+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; pulse_debug_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; pulse_warm_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; pulse_cold_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; hps_reset_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 1     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; debounce_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_002|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_002|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_001|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_001|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33    ; 31             ; 0            ; 31             ; 2      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 2            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 2            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|irq_mapper_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 32             ; 0            ; 32             ; 32     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|irq_mapper_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 29             ; 0            ; 29             ; 32     ; 29              ; 29            ; 29              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 8     ; 2              ; 2            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 156   ; 3              ; 2            ; 3              ; 115    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|hps_0_f2h_sdram0_data_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 54    ; 4              ; 0            ; 4              ; 47     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 120   ; 12             ; 0            ; 12             ; 151    ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 117   ; 0              ; 2            ; 0              ; 115    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 117   ; 1              ; 2            ; 1              ; 115    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 117   ; 0              ; 2            ; 0              ; 115    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 117   ; 1              ; 2            ; 1              ; 115    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 152   ; 0              ; 2            ; 0              ; 151    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 116   ; 2              ; 3            ; 2              ; 115    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 192   ; 39             ; 0            ; 39             ; 151    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|hps_0_f2h_sdram0_data_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 54    ; 1              ; 0            ; 1              ; 52     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 442   ; 72             ; 70           ; 72             ; 488    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|f2sdram_only_master_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 192   ; 39             ; 79           ; 39             ; 148    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|hps_0_f2h_sdram0_data_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 191   ; 4              ; 3            ; 4              ; 177    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3|f2sdram_only_master_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 116   ; 13             ; 2            ; 13             ; 109    ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 140   ; 0              ; 1            ; 0              ; 145    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_009|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_008|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_007|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_006|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_005|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_004|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_003|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_002|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_001|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_007|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_007|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_007|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_006|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_006|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_006|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_005|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_005|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_005|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_004|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_004|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_004|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_003|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_003|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_003|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_002|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_002|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_002|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_001|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_001|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_001|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 127   ; 0              ; 0            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 129   ; 2              ; 0            ; 2              ; 123    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 164   ; 3              ; 2            ; 3              ; 123    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 164   ; 3              ; 2            ; 3              ; 123    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 47    ; 4              ; 0            ; 4              ; 40     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 128   ; 12             ; 0            ; 12             ; 159    ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 47    ; 4              ; 0            ; 4              ; 40     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 128   ; 12             ; 0            ; 12             ; 159    ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux_002|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 12    ; 6              ; 0            ; 6              ; 6      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux_002|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 4            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 369   ; 0              ; 0            ; 0              ; 125    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux_001|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 24    ; 12             ; 0            ; 12             ; 12     ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux_001|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 10    ; 0              ; 4            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 735   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 40    ; 20             ; 0            ; 20             ; 20     ; 20              ; 20            ; 20              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 14    ; 0              ; 4            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 1223  ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 125   ; 1              ; 2            ; 1              ; 123    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 126   ; 4              ; 2            ; 4              ; 245    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_009|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_009|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_008|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_008|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_007|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_007|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_006|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_006|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 125   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_004|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_004|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_003|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_003|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_002|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_002|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_001|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_001|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 247   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 127   ; 9              ; 2            ; 9              ; 367    ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 139   ; 36             ; 6            ; 36             ; 733    ; 36              ; 36            ; 36              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 143   ; 100            ; 2            ; 100            ; 1221   ; 100             ; 100           ; 100             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|fpga_only_master_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 248   ; 0              ; 0            ; 0              ; 255    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|mm_bridge_0_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 248   ; 0              ; 0            ; 0              ; 255    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_012|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_012                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_011|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_011                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_010|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_010                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_009|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_009                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_008|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_008                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_007|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_006|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 151   ; 0              ; 2            ; 0              ; 159    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_005|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 151   ; 0              ; 2            ; 0              ; 159    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_004|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_003|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 2            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 14             ; 0            ; 14             ; 14     ; 14              ; 14            ; 14              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 6            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 14             ; 0            ; 14             ; 14     ; 14              ; 14            ; 14              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 115   ; 0              ; 6            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0     ; 14             ; 0            ; 14             ; 14     ; 14              ; 14            ; 14              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 115   ; 0              ; 6            ; 0              ; 123    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|onchip_memory2_0_s1_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|led_pio_s1_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|led_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|dipsw_pio_s1_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|dipsw_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|button_pio_s1_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|button_pio_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sgdma_0_csr_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sgdma_0_csr_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sysid_qsys_control_slave_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 111   ; 41             ; 0            ; 41             ; 68     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 191   ; 39             ; 0            ; 39             ; 150    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 449   ; 72             ; 79           ; 72             ; 479    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 111   ; 41             ; 0            ; 41             ; 68     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 191   ; 39             ; 0            ; 39             ; 150    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 449   ; 72             ; 79           ; 72             ; 479    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|ilc_avalon_slave_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|ilc_avalon_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 155   ; 39             ; 0            ; 39             ; 114    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 47    ; 1              ; 0            ; 1              ; 45     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 313   ; 39             ; 47           ; 39             ; 338    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sgdma_0_m_write_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 200   ; 38             ; 87           ; 38             ; 147    ; 38              ; 38            ; 38              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|fpga_only_master_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 200   ; 38             ; 87           ; 38             ; 147    ; 38              ; 38            ; 38              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|mm_bridge_0_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 200   ; 38             ; 87           ; 38             ; 147    ; 38              ; 38            ; 38              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 115   ; 7              ; 21           ; 7              ; 84     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 115   ; 6              ; 33           ; 6              ; 70     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|dipsw_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 115   ; 6              ; 33           ; 6              ; 70     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|button_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 115   ; 6              ; 33           ; 6              ; 70     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sgdma_0_csr_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 115   ; 6              ; 28           ; 6              ; 73     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 115   ; 6              ; 31           ; 6              ; 35     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sha3_256_0_avs_cra_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 184   ; 6              ; 27           ; 6              ; 145    ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|camelliacbc_0_avs_cra_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 184   ; 6              ; 28           ; 6              ; 144    ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|ilc_avalon_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 115   ; 6              ; 26           ; 6              ; 74     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 115   ; 5              ; 34           ; 5              ; 70     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|sgdma_0_m_write_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 116   ; 15             ; 2            ; 15             ; 76     ; 15              ; 15            ; 15              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|fpga_only_master_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 116   ; 13             ; 2            ; 13             ; 109    ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2|mm_bridge_0_m0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 102   ; 24             ; 2            ; 24             ; 109    ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 587   ; 0              ; 1            ; 0              ; 500    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 120   ; 0              ; 2            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 120   ; 0              ; 2            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 121   ; 4              ; 2            ; 4              ; 235    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|cmd_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|cmd_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 237   ; 0              ; 0            ; 0              ; 119    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 120   ; 1              ; 2            ; 1              ; 118    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 120   ; 1              ; 2            ; 1              ; 118    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 31    ; 0              ; 2            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 7     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 29    ; 5              ; 0            ; 5              ; 23     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 120   ; 0              ; 0            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 120   ; 0              ; 0            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 118   ; 0              ; 2            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 3              ; 0            ; 3              ; 3      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 118   ; 3              ; 3            ; 3              ; 118    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0     ; 3              ; 0            ; 3              ; 3      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 118   ; 3              ; 3            ; 3              ; 118    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 79    ; 41             ; 0            ; 41             ; 36     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 158   ; 39             ; 0            ; 39             ; 117    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 45    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 311   ; 39             ; 39           ; 39             ; 333    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 1            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 413   ; 83             ; 183          ; 83             ; 298    ; 83              ; 83            ; 83              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1|mm_bridge_0_s0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 104   ; 4              ; 3            ; 4              ; 92     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 193   ; 0              ; 0            ; 0              ; 124    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 169   ; 3              ; 2            ; 3              ; 128    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 169   ; 3              ; 2            ; 3              ; 128    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_rd_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 58    ; 4              ; 0            ; 4              ; 44     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 133   ; 4              ; 0            ; 4              ; 164    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_wr_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 58    ; 4              ; 0            ; 4              ; 44     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 133   ; 4              ; 0            ; 4              ; 164    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_003|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_003|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 4            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 257   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_002|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_002|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 4            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 257   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_001|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 8     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_001|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 4            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 257   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 8     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 4            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 257   ; 0              ; 0            ; 0              ; 129    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 133   ; 16             ; 2            ; 16             ; 509    ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 133   ; 16             ; 2            ; 16             ; 509    ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux_001|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16    ; 4              ; 0            ; 4              ; 8      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux_001|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 8     ; 0              ; 1            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 511   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 16    ; 4              ; 0            ; 4              ; 8      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 8     ; 0              ; 1            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 511   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 134   ; 4              ; 4            ; 4              ; 255    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 134   ; 4              ; 4            ; 4              ; 255    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 131   ; 4              ; 2            ; 4              ; 255    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 134   ; 4              ; 4            ; 4              ; 255    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_only_master_master_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 258   ; 1              ; 1            ; 1              ; 259    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_m_read_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 258   ; 1              ; 1            ; 1              ; 259    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_descriptor_read_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 258   ; 1              ; 1            ; 1              ; 259    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_005|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 162   ; 0              ; 2            ; 0              ; 164    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_004|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 162   ; 0              ; 2            ; 0              ; 164    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_003|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 126   ; 0              ; 4            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 126   ; 0              ; 4            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 126   ; 0              ; 4            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 126   ; 0              ; 4            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|read_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 202   ; 41             ; 0            ; 41             ; 159    ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|write_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 202   ; 41             ; 0            ; 41             ; 159    ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|read_burst_uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 58    ; 1              ; 0            ; 1              ; 56     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|check_and_align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 46    ; 9              ; 2            ; 9              ; 35     ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 420   ; 30             ; 27           ; 30             ; 532    ; 30              ; 30            ; 30              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_only_master_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 205   ; 49             ; 92           ; 49             ; 158    ; 49              ; 49            ; 49              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_m_read_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 205   ; 49             ; 92           ; 49             ; 158    ; 49              ; 49            ; 49              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_descriptor_write_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 205   ; 49             ; 92           ; 49             ; 158    ; 49              ; 49            ; 49              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_descriptor_read_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 205   ; 49             ; 92           ; 49             ; 158    ; 49              ; 49            ; 49              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_only_master_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 116   ; 13             ; 2            ; 13             ; 109    ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_m_read_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 116   ; 51             ; 2            ; 51             ; 109    ; 51              ; 51            ; 51              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_descriptor_write_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 116   ; 19             ; 2            ; 19             ; 76     ; 19              ; 19            ; 19              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|sgdma_0_descriptor_read_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 116   ; 51             ; 2            ; 51             ; 109    ; 51              ; 51            ; 51              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 295   ; 0              ; 1            ; 0              ; 315    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sysid_qsys                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 18             ; 2            ; 18             ; 32     ; 18              ; 18            ; 18              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2051  ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 4362  ; 0              ; 2313         ; 0                ; 2313              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 2314  ; 0              ; 2311         ; 0                ; 2311              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2052  ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 6676  ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 8726  ; 0              ; 2            ; 0                ; 2                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4362  ; 0              ; 4362         ; 0                ; 4362              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4363  ; 4              ; 0            ; 4              ; 4362   ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2051  ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 4362  ; 0              ; 2313         ; 0                ; 2313              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 2314  ; 0              ; 2311         ; 0                ; 2311              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2052  ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 6676  ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 8726  ; 0              ; 2            ; 0                ; 2                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4362  ; 0              ; 4362         ; 0                ; 4362              ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4363  ; 4              ; 0            ; 4              ; 4362   ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].router[1].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4364  ; 1              ; 2            ; 1              ; 4361   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].router[0].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4364  ; 1              ; 2            ; 1              ; 4361   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                                                                                                                                                        ; 2830  ; 0              ; 0            ; 0              ; 2560   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                     ; 2831  ; 0              ; 0            ; 0              ; 2560   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                   ; 5649  ; 3584           ; 2306         ; 3584           ; 5120   ; 3584            ; 3584          ; 3584            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4625  ; 0              ; 0            ; 0              ; 4096   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4625  ; 0              ; 0            ; 0              ; 4096   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|bottom_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 8209  ; 2              ; 4101         ; 2              ; 4112   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|top_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 8209  ; 2              ; 4101         ; 2              ; 4112   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12305 ; 0              ; 0            ; 0              ; 4116   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4625  ; 0              ; 0            ; 0              ; 4096   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4626  ; 10             ; 1            ; 10             ; 4098   ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 4618  ; 0              ; 0            ; 0              ; 4098   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4618  ; 2              ; 2            ; 2              ; 4100   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].host[1].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4391  ; 23             ; 8            ; 23             ; 4384   ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].host[0].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4391  ; 23             ; 8            ; 23             ; 4384   ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B5_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B5_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B3_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B3_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thesha3_256_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560_reg                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561_reg                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|fifo                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thesha3_256_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thesha3_256_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; 1352  ; 2              ; 0            ; 2              ; 1352   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1385  ; 37             ; 0            ; 37             ; 1348   ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1350  ; 0              ; 1            ; 0              ; 1348   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector                                                                                                                                                                                                             ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                       ; 22    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                          ; 12    ; 2              ; 0            ; 2              ; 15     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560                                                                                                                                                                                                                     ; 12    ; 7              ; 0            ; 7              ; 11     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 7     ; 0              ; 1            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|pipelined_write|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|pipelined_write                                                                                                                                                                                                                                                                                       ; 2343  ; 19             ; 10           ; 19             ; 2349   ; 19              ; 19            ; 19              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|u_permute_address                                                                                                                                                                                                                                                                                     ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561                                                                                                                                                                                                                                                                                                       ; 6542  ; 2313           ; 2114         ; 2313           ; 2343   ; 2313            ; 2313          ; 2313            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x                                                                                                                                                                                                                                                                                                                                             ; 4169  ; 64             ; 1            ; 64             ; 2340   ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                              ; 3400  ; 0              ; 257          ; 0              ; 2341   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3401  ; 0              ; 0            ; 0              ; 2342   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561_reg                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561                                                                                                                                                                                                                                                                                                              ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                    ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond107_sha3_2562|thei_llvm_fpga_push_i1_notexitcond107_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond107_sha3_2562|thei_llvm_fpga_push_i1_notexitcond107_sha3_2561                                                                                                                                                                                                                                                                                            ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond107_sha3_2562                                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thepassthru                                                                                                                                                                                                                                                                                                                                ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|asr|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|asr                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thei_llvm_fpga_pipeline_keep_going106_sha3_2561                                                                                                                                                                                                                                                                                            ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thesha3_256_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 3404  ; 0              ; 0            ; 0              ; 2348   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thesha3_256_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thesha3_256_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3405  ; 0              ; 0            ; 0              ; 2348   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; 264   ; 0              ; 0            ; 0              ; 262    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x|theiowr_nb                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 328   ; 4              ; 63           ; 4              ; 260    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 260   ; 0              ; 0            ; 0              ; 260    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617_reg                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 261   ; 0              ; 0            ; 0              ; 261    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thesha3_256_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thesha3_256_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 261   ; 0              ; 0            ; 0              ; 262    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2560|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2560|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2560                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector|acl_reset_handler_inst                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector                                                                                                                                                                                                            ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                        ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                         ; 28    ; 2              ; 0            ; 2              ; 31     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560                                                                                                                                                                                                                    ; 28    ; 21             ; 0            ; 21             ; 27     ; 21              ; 21            ; 21              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x                                                                                                                                                                                                                                                                                             ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                          ; 9     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_256200|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_2561                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_256200                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_2561                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654                                                                                                                                                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561|fifo                                                                                                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561                                                                                                                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656                                                                                                                                                                                                                                                                                                                                             ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_masked69_sha3_256234_delay                                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_256209|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_256209                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25634_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_256208|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_256208                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25636_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_256207|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_256207                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25638_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_256206|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_256206                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25640_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_256205|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_2561                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_256205                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25642_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_256204|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_2561                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_256204                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25644_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_256203|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_2561                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_256203                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25646_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_256233|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_256233                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256105_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_2561                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561|fifo                                                                                                                                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561                                                                                                                                                                                                                                                                                        ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_256232|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_256232                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256107_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_256231|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_256231                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256109_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_256230|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_256230                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256111_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_256202|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_2561                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_256202                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25648_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_256229|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_256229                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256113_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_256228|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_256228                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256115_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_256227|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_256227                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256117_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_256226|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_256226                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256119_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_256225|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_256225                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256121_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_256224|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_256224                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256123_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_256223|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_256223                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256125_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_256222|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_256222                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256127_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_256221|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_256221                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256129_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_256220|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_256220                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256131_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_256201|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_2561                                                                                                                                                                                                                                                                          ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_256201                                                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25650_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_2561                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657                                                                                                                                                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561|fifo                                                                                                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561                                                                                                                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659                                                                                                                                                                                                                                                                                                                                             ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_256219|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_256219                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256133_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_256218|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_256218                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256135_delay                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_2561                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561|fifo                                                                                                                                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561                                                                                                                                                                                                                                                                                        ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_256217|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_256217                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25652_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_2561                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561|fifo                                                                                                                                                                                                                                                                                   ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561                                                                                                                                                                                                                                                                                        ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_256216|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_256216                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25620_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102                                                                                                                                                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_256215|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_256215                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25622_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101                                                                                                                                                                                                                                                                                                                                           ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_256214|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_256214                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25624_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_256213|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_256213                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25626_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_256212|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_256212                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25628_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_256211|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_256211                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25630_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_256210|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_2561                                                                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_256210                                                                                                                                                                                                                                                                                                                                    ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25632_delay                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684                                                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561|fifo                                                                                                                                                                                                                                                                                  ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686                                                                                                                                                                                                                                                                                                                                            ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                     ; 9     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|req_fifo                                                                                                                                                                                                                     ; 9     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read                                                                                                                                                                                                                              ; 2087  ; 271            ; 3            ; 271            ; 365    ; 271             ; 271           ; 271             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|u_permute_address                                                                                                                                                                                                                           ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561                                                                                                                                                                                                                                             ; 2326  ; 2065           ; 193          ; 2065           ; 2407   ; 2065            ; 2065          ; 2065            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x                                                                                                                                                                                                                                                                                                                  ; 2121  ; 59             ; 1            ; 59             ; 2404   ; 59              ; 59            ; 59              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_2561                                                                                                                                                                                                                                                                                                         ; 23    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612                                                                                                                                                                                                                                                                                                                                                     ; 23    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561|fifo                                                                                                                                                                                                                                                                                               ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561                                                                                                                                                                                                                                                                                                    ; 15    ; 1              ; 0            ; 1              ; 19     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189                                                                                                                                                                                                                                                                                                                                                  ; 14    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2561                                                                                                                                                                                                                                                                                                ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562                                                                                                                                                                                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561|fifo                                                                                                                                                                                                                                                                                     ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561                                                                                                                                                                                                                                                                                          ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197                                                                                                                                                                                                                                                                                                                                             ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thepassthru                                                                                                                                                                                                                                                                                                                                       ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push|staging_reg                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push                                                                                                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop2|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop2                                                                                                                                                                                                                                                                                               ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop1|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop1                                                                                                                                                                                                                                                                                               ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561                                                                                                                                                                                                                                                                                                    ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566                                                                                                                                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561|staging_reg                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561                                                                                                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611                                                                                                                                                                                                                                                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2561                                                                                                                                                                                                                                                                                        ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567                                                                                                                                                                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561                                                                                                                                                                                                                                                                                    ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo|fifo                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo                                                                                                                                                                                                                                                                                             ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561                                                                                                                                                                                                                                                                                                  ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194                                                                                                                                                                                                                                                                                                                                                 ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_2561                                                                                                                                                                                                                                                                                      ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190                                                                                                                                                                                                                                                                                                                                           ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561                                                                                                                                                                                                                                                                                  ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199                                                                                                                                                                                                                                                                                                                                         ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                  ; 2058  ; 0              ; 1            ; 0              ; 3435   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2059  ; 1              ; 0            ; 1              ; 3434   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thesha3_256_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2058  ; 0              ; 0            ; 0              ; 3434   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thesha3_256_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thesha3_256_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2061  ; 0              ; 0            ; 0              ; 3437   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2|thesha3_256_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2|thebb_sha3_256_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2|thesha3_256_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2561|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2561|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2561                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector                                                                                                                                                                                                    ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                 ; 28    ; 2              ; 0            ; 2              ; 31     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560                                                                                                                                                                                                            ; 28    ; 21             ; 0            ; 21             ; 27     ; 21              ; 21            ; 21              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x                                                                                                                                                                                                                                                                                       ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                      ; 9     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_256573|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_256573                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_256580|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_256580                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_256579|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_256579                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_256578|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_256578                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_256577|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_256577                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_256576|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_256576                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_256575|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_256575                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_256574|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_2561                                                                                                                                                                                                                                                                    ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_256574                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694                                                                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_2561                                                                                                                                                                                                                                                                                   ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685                                                                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561|fifo                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418                                                                                                                                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697                                                                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_pop96_sha3_256112|thei_llvm_fpga_pop_i32_pop96_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_pop96_sha3_256112|thei_llvm_fpga_pop_i32_pop96_sha3_2561                                                                                                                                                                                                                                                                                                              ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_pop96_sha3_256112                                                                                                                                                                                                                                                                                                                                                     ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561|fifo                                                                                                                                                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561                                                                                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553                                                                                                                                                                                                                                                                                                                                                   ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643                                                                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_2561                                                                                                                                                                                                                                                                                     ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561|fifo                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646                                                                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_2561                                                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691                                                                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_2561                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_2561                                                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_2561                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130                                                                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561|fifo                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_2561                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125                                                                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561|fifo                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_2561                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_2561                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_2561                                                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_2561                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_2561                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_2561                                                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_2561                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100                                                                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561|fifo                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_2561                                                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_2561                                                                                                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165                                                                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561|fifo                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542                                                                                                                                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_2561                                                                                                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136                                                                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561|fifo                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522                                                                                                                                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_2561                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_2561                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658                                                                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_2561                                                                                                                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_2561                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_2561                                                                                                                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_2561                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_2561                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_2561                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103                                                                                                                                                                                                                                                                                                                                          ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_2561                                                                                                                                                                                                                                                                            ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_2561                                                                                                                                                                                                                                                                                     ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561|fifo                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_2561                                                                                                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142                                                                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561|fifo                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526                                                                                                                                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_2561                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652                                                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374                                                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_2561                                                                                                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146                                                                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561|fifo                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490                                                                                                                                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_2561                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661                                                                                                                                                                                                                                                                                                                                            ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561|fifo                                                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_2561                                                                                                                                                                                                                                                                                            ; 23    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543                                                                                                                                                                                                                                                                                                                                            ; 23    ; 8              ; 0            ; 8              ; 9      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561|fifo                                                                                                                                                                                                                                                                                   ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561                                                                                                                                                                                                                                                                                        ; 15    ; 1              ; 0            ; 1              ; 19     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562                                                                                                                                                                                                                                                                                                                                          ; 14    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_2561                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120                                                                                                                                                                                                                                                                                                                                        ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561|fifo                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_2561                                                                                                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160                                                                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561|fifo                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498                                                                                                                                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_2561                                                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166                                                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561|fifo                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561                                                                                                                                                                                                                                                                                  ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502                                                                                                                                                                                                                                                                                                                                       ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_2561                                                                                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_2561                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thepassthru                                                                                                                                                                                                                                                                                                                                     ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push|staging_reg                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push                                                                                                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop2|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop2                                                                                                                                                                                                                                                                                               ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop1|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop1                                                                                                                                                                                                                                                                                               ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561                                                                                                                                                                                                                                                                                                    ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561|staging_reg                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561                                                                                                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611                                                                                                                                                                                                                                                                                                                                            ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2561                                                                                                                                                                                                                                                                                        ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567                                                                                                                                                                                                                                                                                                                                           ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561|fifo                                                                                                                                                                                                                                                                               ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561                                                                                                                                                                                                                                                                                    ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569                                                                                                                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|staging_reg                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo|fifo                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561                                                                                                                                                                                                                                                                                                  ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567                                                                                                                                                                                                                                                                                                                                               ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_2561                                                                                                                                                                                                                                                                              ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563                                                                                                                                                                                                                                                                                                                                     ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561|fifo                                                                                                                                                                                                                                                                     ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561                                                                                                                                                                                                                                                                          ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572                                                                                                                                                                                                                                                                                                                                   ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2561                                                                                                                                                                                                                                                                                                ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562                                                                                                                                                                                                                                                                                                                                               ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561|fifo                                                                                                                                                                                                                                                                                     ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561                                                                                                                                                                                                                                                                                          ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_2561|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_2561                                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                              ; 1094  ; 0              ; 1            ; 0              ; 263    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 1095  ; 1              ; 0            ; 1              ; 262    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thesha3_256_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 1094  ; 0              ; 0            ; 0              ; 262    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thesha3_256_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thesha3_256_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 1097  ; 0              ; 0            ; 0              ; 265    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5580  ; 1              ; 129          ; 1              ; 4939   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 4184  ; 0              ; 2            ; 0              ; 4746   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0|sha3_256_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 81    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sha3_256_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 81    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 44    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 41    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 40    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 30    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 29    ; 0              ; 0            ; 0              ; 26     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 28    ; 0              ; 0            ; 0              ; 26     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 28    ; 0              ; 0            ; 0              ; 26     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|fifo_state|is_almost_full_compare|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|fifo_state|is_almost_empty_compare|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|rd_ptr|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|last_row_data_out_mux|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 65    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 110   ; 0              ; 0            ; 0              ; 104    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 109   ; 0              ; 0            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 108   ; 0              ; 0            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 108   ; 0              ; 0            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0|the_thirty_two_bit_byteenable_FSM|upper_sixteen_bit_byteenable_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0|the_thirty_two_bit_byteenable_FSM|lower_sixteen_bit_byteenable_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0|the_thirty_two_bit_byteenable_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 8     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 8     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 108   ; 2              ; 16           ; 2              ; 96     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 52    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 41    ; 0              ; 0            ; 0              ; 44     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 40    ; 0              ; 0            ; 0              ; 44     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 40    ; 0              ; 0            ; 0              ; 44     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 41    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_m_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 97    ; 0              ; 12           ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_command_grabber                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 111   ; 0              ; 5            ; 0              ; 119    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_write_which_resides_within_soc_system_sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 93    ; 0              ; 16           ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|fifo_state|is_almost_full_compare|auto_generated                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|fifo_state|is_almost_empty_compare|auto_generated                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|rd_ptr|auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|last_row_data_out_mux|auto_generated                                                                                                                                                                                                                                                                                                                                                      ; 15    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 106   ; 0              ; 32           ; 0              ; 227    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain|the_control_status_slave_which_resides_within_soc_system_sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 85    ; 0              ; 0            ; 0              ; 101    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0|the_soc_system_sgdma_0_chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 164   ; 0              ; 0            ; 0              ; 272    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 111   ; 0              ; 0            ; 0              ; 233    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|onchip_memory2_0|the_altsyncram|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 54    ; 1              ; 1            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_bridge_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 96    ; 2              ; 0            ; 2              ; 92     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 22             ; 22           ; 22             ; 42     ; 22              ; 22            ; 22              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 24    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 13    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 12    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 13    ; 0              ; 1            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 24    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 13    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 12    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 12    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 38    ; 10             ; 23           ; 10             ; 34     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|p2b_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 14    ; 8              ; 2            ; 8              ; 20     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|b2p_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 22    ; 0              ; 2            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|transacto|p2m                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 48    ; 0              ; 0            ; 0              ; 82     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|transacto                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 48    ; 0              ; 0            ; 0              ; 82     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|p2b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|b2p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 12    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 53    ; 41             ; 0            ; 41             ; 10     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|timing_adt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 12    ; 0              ; 3            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 13    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 12    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 14    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 12    ; 1              ; 0            ; 1              ; 10     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 12    ; 2              ; 0            ; 2              ; 10     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 20    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 3              ; 0            ; 3              ; 8      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master|jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 38    ; 27             ; 0            ; 27             ; 11     ; 27              ; 27            ; 27              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_only_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|dll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1     ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|c0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 228   ; 173            ; 8            ; 173            ; 280    ; 173             ; 173           ; 173             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|seq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 1     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 7     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 1              ; 0            ; 1              ; 6      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19    ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 91    ; 1              ; 0            ; 1              ; 15     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[23].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[21].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[16].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[15].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[14].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[13].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[12].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[11].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[10].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[9].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[7].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[6].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[5].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[4].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[3].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[2].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[1].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 118   ; 0              ; 5            ; 0              ; 27     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 633   ; 58             ; 118          ; 58             ; 220    ; 58              ; 58            ; 58              ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 10    ; 0              ; 1            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 975   ; 1              ; 2            ; 1              ; 366    ; 1               ; 1             ; 1               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 878   ; 545            ; 0            ; 545            ; 130    ; 545             ; 545           ; 545             ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 2            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 1     ; 0              ; 0            ; 0              ; 31     ; 0               ; 0             ; 0               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 13    ; 0              ; 0            ; 0              ; 49     ; 0               ; 0             ; 0               ; 72    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 586   ; 0              ; 0            ; 0              ; 523    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 501   ; 0              ; 0            ; 0              ; 362    ; 0               ; 0             ; 0               ; 72    ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|p2b_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 14    ; 8              ; 2            ; 8              ; 20     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|b2p_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 22    ; 0              ; 2            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|transacto|p2m                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 48    ; 0              ; 0            ; 0              ; 82     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|transacto                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 48    ; 0              ; 0            ; 0              ; 82     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|p2b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|b2p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 53    ; 41             ; 0            ; 41             ; 10     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|timing_adt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 12    ; 0              ; 3            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 13    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 14    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 12    ; 1              ; 0            ; 1              ; 10     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 12    ; 2              ; 0            ; 2              ; 10     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 20    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 3              ; 0            ; 3              ; 8      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master|jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 38    ; 27             ; 0            ; 27             ; 11     ; 27              ; 27            ; 27              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|fpga_only_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|p2b_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 14    ; 8              ; 2            ; 8              ; 20     ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|b2p_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 22    ; 0              ; 2            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|transacto|p2m                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 48    ; 0              ; 0            ; 0              ; 82     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|transacto                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 48    ; 0              ; 0            ; 0              ; 82     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|p2b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 22    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|b2p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 12    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 53    ; 41             ; 0            ; 41             ; 10     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|timing_adt                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 12    ; 0              ; 3            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 13    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 12    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 14    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 12    ; 1              ; 0            ; 1              ; 10     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 12    ; 2              ; 0            ; 2              ; 10     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 19    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 3              ; 0            ; 3              ; 8      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 38    ; 27             ; 0            ; 27             ; 11     ; 27              ; 27            ; 27              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|f2sdram_only_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|dipsw_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 48    ; 0              ; 22           ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].a|mux_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 6936  ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].mout_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].m1_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].m0_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2051  ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 4362  ; 0              ; 2307         ; 0                ; 2307              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 2314  ; 0              ; 2311         ; 0                ; 2311              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2052  ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 6676  ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 8726  ; 0              ; 1            ; 0                ; 1                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4362  ; 0              ; 4362         ; 0                ; 4362              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 8726  ; 0              ; 1            ; 0                ; 1                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4362  ; 0              ; 4362         ; 0                ; 4362              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6673  ; 4              ; 0            ; 4              ; 6413   ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2051  ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 4362  ; 0              ; 2313         ; 0                ; 2313              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 1              ; 1            ; 1              ; 1      ; 1               ; 1             ; 1               ; 2314  ; 0              ; 2311         ; 0                ; 2311              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2052  ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 6676  ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 2            ; 0              ; 0      ; 0               ; 0             ; 0               ; 8726  ; 0              ; 2            ; 0                ; 2                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2050  ; 0              ; 2050         ; 0                ; 2050              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2     ; 0              ; 2            ; 0                ; 2                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 2312  ; 0              ; 2312         ; 0                ; 2312              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 4362  ; 0              ; 4362         ; 0                ; 4362              ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4363  ; 4              ; 0            ; 4              ; 4362   ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].router[2].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4364  ; 1              ; 2            ; 1              ; 4361   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].router[1].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4364  ; 1              ; 2            ; 1              ; 4361   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].router[0].router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4364  ; 1              ; 2            ; 1              ; 4361   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                                                                                                                                                  ; 2830  ; 0              ; 0            ; 0              ; 2560   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                               ; 2831  ; 0              ; 0            ; 0              ; 2560   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                             ; 5649  ; 3584           ; 2306         ; 3584           ; 5120   ; 3584            ; 3584          ; 3584            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4625  ; 0              ; 0            ; 0              ; 4096   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4625  ; 0              ; 0            ; 0              ; 4096   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|bottom_inst                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8209  ; 2              ; 4101         ; 2              ; 4112   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|top_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 8209  ; 2              ; 4101         ; 2              ; 4112   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 12305 ; 0              ; 0            ; 0              ; 4116   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4625  ; 0              ; 0            ; 0              ; 4096   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 4626  ; 10             ; 1            ; 10             ; 4098   ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4618  ; 0              ; 0            ; 0              ; 4098   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4618  ; 2              ; 2            ; 2              ; 4100   ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].host[2].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4391  ; 23             ; 8            ; 23             ; 4384   ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].host[1].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4391  ; 23             ; 8            ; 23             ; 4384   ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].host[0].avm_to_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4391  ; 23             ; 8            ; 23             ; 4384   ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B9_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B9_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B2_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B2_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B11_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B11_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B10_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B10_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thecamelliaCBC_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1_reg                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|fifo                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                      ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thecamelliaCBC_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thecamelliaCBC_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                            ; 136   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x|theiowr_nb                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 200   ; 4              ; 63           ; 4              ; 132    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 132   ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9_reg                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1|fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 133   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thecamelliaCBC_B12_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thecamelliaCBC_B12_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 133   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc12|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc12                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                  ; 423   ; 0              ; 0            ; 0              ; 421    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                              ; 424   ; 2              ; 0            ; 2              ; 424    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                                                        ; 457   ; 37             ; 0            ; 37             ; 420    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                ; 422   ; 0              ; 1            ; 0              ; 396    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0_reg                                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                        ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thecamelliaCBC_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc1                                                                                                                                                                                                                                                                                                                           ; 291   ; 24             ; 0            ; 24             ; 288    ; 24              ; 24            ; 24              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                             ; 269   ; 0              ; 1            ; 0              ; 266    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc13|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc13                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc14|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc14                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc15|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc15                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc16|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc16                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc17|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc17                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc18|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc18                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc19|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc19                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 423   ; 0              ; 0            ; 0              ; 525    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thecamelliaCBC_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thecamelliaCBC_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 424   ; 0              ; 0            ; 0              ; 528    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC0|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector|acl_reset_handler_inst                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector                                                                                                                                                                      ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector                                                                                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                  ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                ; 38    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst                                                                                                                                                   ; 28    ; 2              ; 0            ; 2              ; 31     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0                                                                                                                                                                              ; 28    ; 21             ; 0            ; 21             ; 27     ; 21              ; 21            ; 21              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x                                                                                                                                                                                                                                                            ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; 9     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc124|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc1                                                                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc124                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_masked209_camelliacbc127_delay                                                                                                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc123|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc1                                                                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc123                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc126|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc1                                                                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc126                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc125|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc1                                                                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc125                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc1                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22                                                                                                                                                                                                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1|staging_reg                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1                                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc1                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19                                                                                                                                                                                                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1|staging_reg                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102                                                                                                                                                                                                                                                                                                             ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_reduction_camelliacbc_9_camelliacbc100_delay                                                                                                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc1                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13                                                                                                                                                                                                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1|fifo                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110                                                                                                                                                                                                                                                                                                             ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc1                                                                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc1                                                                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc1                                                                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc1                                                                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_reduction_camelliacbc_6_camelliacbc94_delay                                                                                                                                                                                                                                                                                                                        ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc1                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16                                                                                                                                                                                                                                                                                                                ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1|fifo                                                                                                                                                                                                                                                 ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1                                                                                                                                                                                                                                                      ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106                                                                                                                                                                                                                                                                                                             ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc1                                                                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc1                                                                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc1                                                                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21                                                                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_cmp8_i_camelliacbc90_delay                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc1                                                                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24                                                                                                                                                                                                                                                                                                                  ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1|fifo                                                                                                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1                                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112                                                                                                                                                                                                                                                                                                               ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thepassthru                                                                                                                                                                                                                                                                                                       ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push|staging_reg                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push                                                                                                                                                                                                                                                           ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop2|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop2                                                                                                                                                                                                                                                           ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop1|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop1                                                                                                                                                                                                                                                           ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1                                                                                                                                                                                                                                                                ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6                                                                                                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|fifo                                                                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1                                                                                                                                                                                                                                                       ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11                                                                                                                                                                                                                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc1                                                                                                                                                                                                                                                    ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7                                                                                                                                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1|fifo                                                                                                                                                                                                                                           ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1                                                                                                                                                                                                                                                ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo|fifo                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo                                                                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1                                                                                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117                                                                                                                                                                                                                                                                                                                 ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc1                                                                                                                                                                                                                                                  ; 23    ; 5              ; 0            ; 5              ; 11     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113                                                                                                                                                                                                                                                                                                           ; 18    ; 3              ; 0            ; 3              ; 4      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1|fifo                                                                                                                                                                                                                                         ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1                                                                                                                                                                                                                                              ; 15    ; 6              ; 0            ; 6              ; 19     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122                                                                                                                                                                                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc1                                                                                                                                                                                                                                                            ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2                                                                                                                                                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1|fifo                                                                                                                                                                                                                                                 ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1                                                                                                                                                                                                                                                      ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120                                                                                                                                                                                                                                                                                                             ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc1                                                                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                      ; 134   ; 0              ; 1            ; 0              ; 135    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 135   ; 1              ; 0            ; 1              ; 134    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thecamelliaCBC_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 134   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thecamelliaCBC_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thecamelliaCBC_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 137   ; 0              ; 0            ; 0              ; 137    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector|acl_reset_handler_inst                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector                                                                             ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated       ; 30    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst                                                          ; 20    ; 2              ; 0            ; 2              ; 23     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0                                                                                     ; 20    ; 14             ; 0            ; 14             ; 19     ; 14              ; 14            ; 14              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                             ; 8     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc133|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc133                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1                                                                                                                                                        ; 292   ; 25             ; 1            ; 25             ; 290    ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x                                                                                                                                                                                                                                  ; 268   ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|pipelined_write|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|pipelined_write                                                                                                                                                                                                        ; 2343  ; 19             ; 10           ; 19             ; 2349   ; 19              ; 19            ; 19              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|u_permute_address                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1                                                                                                                                                                                                                        ; 6542  ; 2313           ; 2114         ; 2313           ; 2343   ; 2313            ; 2313          ; 2313            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x                                                                                                                                                                                                                                                                 ; 4169  ; 64             ; 1            ; 64             ; 2340   ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc1                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc1|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc1                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc1|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc1                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc1|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc1                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc1                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc1|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc1                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc1                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc1                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc1                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc1                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc1                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc1                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc1|acl_reset_handler_inst                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc1                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc1                                                                                                                                                        ; 292   ; 25             ; 1            ; 25             ; 290    ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x                                                                                                                                                                                                                                  ; 268   ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc148|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc148                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc1                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc1                                                                                                                                                                          ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc147|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc147                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc1|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc1                                                                                                                                                                          ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc1|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc1                                                                                                                                                                            ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc146|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc146                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc1|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc1                                                                                                                                                                            ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc1                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc145|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc145                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc1                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc1                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc144|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc144                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc143|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc143                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc142|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc142                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc141|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc141                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc1|acl_reset_handler_inst                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc1                                                                                                                                                                         ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49                                                                                                                                                                                                                                               ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc140|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc140                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc139|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc139                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc1                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc1|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc1                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc138|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc138                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc1|acl_reset_handler_inst                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc1                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc1                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc137|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc137                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc1|acl_reset_handler_inst                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc1                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc1                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc136|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc136                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc1                                                                                                                                                        ; 292   ; 25             ; 1            ; 25             ; 290    ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x                                                                                                                                                                                                                                  ; 268   ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc135|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc135                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc1                                                                                                                                                        ; 292   ; 25             ; 1            ; 25             ; 290    ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x                                                                                                                                                                                                                                  ; 268   ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc134|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc1                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc134                                                                                                                                                                                                                                                  ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc1|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc1                                                                                                                                                        ; 292   ; 25             ; 1            ; 25             ; 290    ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x                                                                                                                                                                                                                                  ; 268   ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x                                                                                                                                                                                                                                                                                                                      ; 2575  ; 0              ; 0            ; 0              ; 2855   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2577  ; 1              ; 0            ; 1              ; 2855   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2576  ; 0              ; 0            ; 0              ; 2855   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thecamelliaCBC_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thecamelliaCBC_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2577  ; 0              ; 0            ; 0              ; 2855   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc13|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc13                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                 ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc15|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc15                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc14|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc14                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc12|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc12                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 260   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thecamelliaCBC_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thecamelliaCBC_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 260   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC1|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector|acl_reset_handler_inst                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector                                                                                                                                                                  ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                            ; 38    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst                                                                                                                                               ; 28    ; 2              ; 0            ; 2              ; 31     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0                                                                                                                                                                          ; 28    ; 21             ; 0            ; 21             ; 27     ; 21              ; 21            ; 21              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x                                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                            ; 9     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc147|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc1                                                                                                                                                                                                                              ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc147                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_masked191_camelliacbc151_delay                                                                                                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc150|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc1                                                                                                                                                                                                                              ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc150                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc149|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc1                                                                                                                                                                                                                              ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc149                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc148|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc1                                                                                                                                                                                                                              ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc148                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc1                                                                                                                                                                                                                                                     ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc1                                                                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22                                                                                                                                                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1|fifo                                                                                                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1                                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc1                                                                                                                                                                                                                                                ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc1                                                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc1                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc1                                                                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19                                                                                                                                                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1|fifo                                                                                                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1                                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_cmp46_camelliacbc88_delay                                                                                                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_cmp53_camelliacbc104_delay                                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_or_i43_camelliacbc114_delay                                                                                                                                                                                                                                                                                                                                      ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc1                                                                                                                                                                                                                                                ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_xor_i58_camelliacbc99_delay                                                                                                                                                                                                                                                                                                                                      ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc1                                                                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16                                                                                                                                                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1|fifo                                                                                                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1                                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc1                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc1                                                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc1                                                                                                                                                                                                                                                               ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13                                                                                                                                                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1|fifo                                                                                                                                                                                                                                                     ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1                                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc1                                                                                                                                                                                                                                                     ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc1                                                                                                                                                                                                                                                ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc1                                                                                                                                                                                                                                                                 ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc1                                                                                                                                                                                                                                                             ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18                                                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc1                                                                                                                                                                                                                                                ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                         ; 9     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|req_fifo                                                                                                                                                                         ; 9     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read                                                                                                                                                                                  ; 2087  ; 271            ; 3            ; 271            ; 365    ; 271             ; 271           ; 271             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|u_permute_address                                                                                                                                                                               ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1                                                                                                                                                                                                 ; 2326  ; 2065           ; 193          ; 2065           ; 2407   ; 2065            ; 2065          ; 2065            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x                                                                                                                                                                                                                                                                             ; 2121  ; 59             ; 1            ; 59             ; 2404   ; 59              ; 59            ; 59              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc1                                                                                                                                                                                                                                                                   ; 23    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24                                                                                                                                                                                                                                                                                                                   ; 23    ; 8              ; 0            ; 8              ; 9      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1|fifo                                                                                                                                                                                                                                                         ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1                                                                                                                                                                                                                                                              ; 15    ; 1              ; 0            ; 1              ; 19     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136                                                                                                                                                                                                                                                                                                                ; 14    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc1                                                                                                                                                                                                                                                          ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2                                                                                                                                                                                                                                                                                                               ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1|fifo                                                                                                                                                                                                                                               ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1                                                                                                                                                                                                                                                    ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thepassthru                                                                                                                                                                                                                                                                                                     ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push|staging_reg                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push                                                                                                                                                                                                                                                         ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop2|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop2                                                                                                                                                                                                                                                         ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop1|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop1                                                                                                                                                                                                                                                         ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1                                                                                                                                                                                                                                                              ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1|staging_reg                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1                                                                                                                                                                                                                                                     ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11                                                                                                                                                                                                                                                                                                            ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc1                                                                                                                                                                                                                                                  ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7                                                                                                                                                                                                                                                                                                           ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1|fifo                                                                                                                                                                                                                                         ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1                                                                                                                                                                                                                                              ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9                                                                                                                                                                                                                                                                                                         ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo|fifo                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo                                                                                                                                                                                                                                                       ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1                                                                                                                                                                                                                                                            ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141                                                                                                                                                                                                                                                                                                               ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc1                                                                                                                                                                                                                                              ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137                                                                                                                                                                                                                                                                                                        ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1|fifo                                                                                                                                                                                                                                     ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1                                                                                                                                                                                                                                          ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146                                                                                                                                                                                                                                                                                                      ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                    ; 2442  ; 0              ; 1            ; 0              ; 2475   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2443  ; 1              ; 0            ; 1              ; 2474   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thecamelliaCBC_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 2442  ; 0              ; 0            ; 0              ; 2474   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thecamelliaCBC_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thecamelliaCBC_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2445  ; 0              ; 0            ; 0              ; 2477   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7|thecamelliaCBC_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7|thebb_camelliaCBC_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7|thecamelliaCBC_B7_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc29|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc29                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc31|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc31                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc30|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc30                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc28|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc28                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thecamelliaCBC_B8_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 517   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thecamelliaCBC_B8_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thecamelliaCBC_B8_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 519   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector|acl_reset_handler_inst                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector                                                                                                                                                        ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector                                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                  ; 38    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst                                                                                                                                     ; 28    ; 2              ; 0            ; 2              ; 31     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0                                                                                                                                                                ; 28    ; 21             ; 0            ; 21             ; 27     ; 21              ; 21            ; 21              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x                                                                                                                                                                                                                                                 ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                      ; 9     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc149|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc1                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc149                                                                                                                                                                                                                                                                                          ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_masked173_camelliacbc153_delay                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc152|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc1                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc152                                                                                                                                                                                                                                                                                          ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc151|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc1                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc151                                                                                                                                                                                                                                                                                          ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc150|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc1                                                                                                                                                                                                                        ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc150                                                                                                                                                                                                                                                                                          ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|redist16_i_cmp106_camelliacbc90_q_7                                                                                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_cmp106_camelliacbc90_delay                                                                                                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_and_i_camelliacbc119_delay                                                                                                                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc1                                                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_xor_i27_camelliacbc101_delay                                                                                                                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc1                                                                                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc1                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1|fifo                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc1                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1|fifo                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_or_i_camelliacbc116_delay                                                                                                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc1                                                                                                                                                                                                                                              ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc1                                                                                                                                                                                                                                                       ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc1                                                                                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_cmp114_camelliacbc106_delay                                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc1                                                                                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc1                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1|fifo                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc1                                                                                                                                                                                                                                           ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc1                                                                                                                                                                                                                                                       ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated                                                                                                                                                                                                                                               ; 10    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc1                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22                                                                                                                                                                                                                                                                                                           ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1|fifo                                                                                                                                                                                                                                               ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1                                                                                                                                                                                                                                                    ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128                                                                                                                                                                                                                                                                                                        ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc1                                                                                                                                                                                                                                                       ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc1                                                                                                                                                                                                                                        ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc1                                                                                                                                                                                                                                                       ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc1                                                                                                                                                                                                                                          ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|req_fifo                                                                                                                                                                   ; 9     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|acl_reset_handler_inst                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read                                                                                                                                                                            ; 2087  ; 271            ; 3            ; 271            ; 365    ; 271             ; 271           ; 271             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|u_permute_address                                                                                                                                                                         ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1                                                                                                                                                                                           ; 2326  ; 2065           ; 193          ; 2065           ; 2407   ; 2065            ; 2065          ; 2065            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x                                                                                                                                                                                                                                                                       ; 2121  ; 59             ; 1            ; 59             ; 2404   ; 59              ; 59            ; 59              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc1                                                                                                                                                                                                                                                         ; 23    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24                                                                                                                                                                                                                                                                                                           ; 23    ; 8              ; 0            ; 8              ; 9      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1|fifo                                                                                                                                                                                                                                               ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1                                                                                                                                                                                                                                                    ; 15    ; 1              ; 0            ; 1              ; 19     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138                                                                                                                                                                                                                                                                                                        ; 14    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc1                                                                                                                                                                                                                                                    ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2                                                                                                                                                                                                                                                                                                         ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1|fifo                                                                                                                                                                                                                                         ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1                                                                                                                                                                                                                                              ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146                                                                                                                                                                                                                                                                                                     ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thepassthru                                                                                                                                                                                                                                                                                               ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push|staging_reg                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push|acl_reset_handler_inst                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push                                                                                                                                                                                                                                                   ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop2|acl_reset_handler_inst                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop2                                                                                                                                                                                                                                                   ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop1|acl_reset_handler_inst                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop1                                                                                                                                                                                                                                                   ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1                                                                                                                                                                                                                                                        ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6                                                                                                                                                                                                                                                                                                           ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1|staging_reg                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1                                                                                                                                                                                                                                               ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11                                                                                                                                                                                                                                                                                                      ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc1                                                                                                                                                                                                                                            ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7                                                                                                                                                                                                                                                                                                     ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1|fifo                                                                                                                                                                                                                                   ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1                                                                                                                                                                                                                                        ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9                                                                                                                                                                                                                                                                                                   ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo|fifo                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo                                                                                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1                                                                                                                                                                                                                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143                                                                                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc1                                                                                                                                                                                                                                        ; 23    ; 2              ; 0            ; 2              ; 11     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139                                                                                                                                                                                                                                                                                                  ; 21    ; 6              ; 0            ; 6              ; 7      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1|fifo                                                                                                                                                                                                                               ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1                                                                                                                                                                                                                                    ; 15    ; 3              ; 0            ; 3              ; 19     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148                                                                                                                                                                                                                                                                                                ; 12    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; 2442  ; 0              ; 1            ; 0              ; 2475   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2443  ; 1              ; 0            ; 1              ; 2474   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thecamelliaCBC_B10_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2442  ; 0              ; 0            ; 0              ; 2474   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thecamelliaCBC_B10_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thecamelliaCBC_B10_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2445  ; 0              ; 0            ; 0              ; 2477   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc13|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc13                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc15|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc15                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc14|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc14                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc12|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc1                                                                                                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc12                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 1            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 260   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thecamelliaCBC_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thecamelliaCBC_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 260   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC2|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6|thecamelliaCBC_B6_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6|thebb_camelliaCBC_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6|thecamelliaCBC_B6_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC3|thelimiter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|acl_reset_handler_inst                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector                                                                                                                                                    ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                        ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                               ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                              ; 38    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                          ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst                                                                                                                                 ; 28    ; 2              ; 0            ; 2              ; 31     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0                                                                                                                                                            ; 28    ; 21             ; 0            ; 21             ; 27     ; 21              ; 21            ; 21              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x                                                                                                                                                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                    ; 9     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc66|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc1                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc66                                                                                                                                                                                                                                                                                         ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc34_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc1                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1|fifo                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1                                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37                                                                                                                                                                                                                                                                                  ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc1                                                                                                                                                                                                     ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_masked_camelliacbc70_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc69|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc1                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc69                                                                                                                                                                                                                                                                                         ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc28_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc1                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1|fifo                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1                                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43                                                                                                                                                                                                                                                                                  ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc1                                                                                                                                                                                                     ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc68|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc1                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc68                                                                                                                                                                                                                                                                                         ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc30_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc1                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1|fifo                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1                                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41                                                                                                                                                                                                                                                                                  ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc1                                                                                                                                                                                                     ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc1                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67                                                                                                                                                                                                                                                                                         ; 37    ; 0              ; 1            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc32_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc1                                                                                                                                                                                                             ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22                                                                                                                                                                                                                                                                                    ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1|fifo                                                                                                                                                                                                    ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1                                                                                                                                                                                                         ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39                                                                                                                                                                                                                                                                                  ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc1                                                                                                                                                                                                     ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21                                                                                                                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_pop39_camelliacbc13|thei_llvm_fpga_pop_i32_pop39_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_pop39_camelliacbc13|thei_llvm_fpga_pop_i32_pop39_camelliacbc1                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_pop39_camelliacbc13                                                                                                                                                                                                                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1|fifo                                                                                                                                                                                                                                                              ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1                                                                                                                                                                                                                                                                   ; 39    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65                                                                                                                                                                                                                                                                                                               ; 38    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc56_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc58_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc1                                                                                                                                                                                                                                                     ; 23    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27                                                                                                                                                                                                                                                                                                        ; 23    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1|fifo                                                                                                                                                                                                                                            ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1                                                                                                                                                                                                                                                 ; 15    ; 1              ; 0            ; 1              ; 19     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45                                                                                                                                                                                                                                                                                                      ; 14    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc1                                                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc1                                                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc1                                                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thepassthru                                                                                                                                                                                                                                                                                                ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push|staging_reg                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push                                                                                                                                                                                                                                                       ; 8     ; 4              ; 0            ; 4              ; 7      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop2|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop2                                                                                                                                                                                                                                                       ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop1|acl_reset_handler_inst                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop1                                                                                                                                                                                                                                                       ; 9     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1                                                                                                                                                                                                                                                            ; 10    ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1|staging_reg                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1                                                                                                                                                                                                                                                   ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11                                                                                                                                                                                                                                                                                                       ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc1                                                                                                                                                                                                                                                ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7                                                                                                                                                                                                                                                                                                      ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1|fifo                                                                                                                                                                                                                                       ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1                                                                                                                                                                                                                                            ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9                                                                                                                                                                                                                                                                                                    ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|staging_reg                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo|fifo                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo                                                                                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1                                                                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50                                                                                                                                                                                                                                                                                                           ; 7     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc1                                                                                                                                                                                                                                     ; 23    ; 5              ; 0            ; 5              ; 11     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46                                                                                                                                                                                                                                                                                                ; 18    ; 3              ; 0            ; 3              ; 4      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1|fifo                                                                                                                                                                                                                            ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1                                                                                                                                                                                                                                 ; 15    ; 6              ; 0            ; 6              ; 19     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55                                                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc1                                                                                                                                                                                                                                                        ; 23    ; 4              ; 0            ; 4              ; 11     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2                                                                                                                                                                                                                                                                                                          ; 19    ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|fifo                                                                                                                                                                                                                                              ; 12    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1                                                                                                                                                                                                                                                   ; 15    ; 5              ; 0            ; 5              ; 19     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53                                                                                                                                                                                                                                                                                                       ; 10    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1|acl_reset_handler_inst                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1                                                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x                                                                                                                                                                                                                                                                                                                                                            ; 262   ; 0              ; 1            ; 0              ; 135    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 263   ; 1              ; 0            ; 1              ; 134    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thecamelliaCBC_B11_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 262   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thecamelliaCBC_B11_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thecamelliaCBC_B11_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 265   ; 0              ; 0            ; 0              ; 137    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 6703  ; 1              ; 129          ; 1              ; 7151   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6234  ; 0              ; 2            ; 0              ; 7086   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0|camelliacbc_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 80    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|camelliacbc_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 80    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|button_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 42    ; 0              ; 28           ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[7].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[6].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[5].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[4].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[3].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[2].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[1].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|state_machine[0].state_machine_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[7].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[6].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[5].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[4].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[3].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[2].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[1].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc|irq_detector_cicuit[0].irq_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|ilc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 60    ; 7              ; 0            ; 7              ; 60     ; 7               ; 7             ; 7               ; 72    ; 0              ; 0            ; 0                ; 0                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
