INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/project_FINAL/project_FINAL.sim/sim_1/synth/func/xsim/sim_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_CONTROL
INFO: [VRFC 10-311] analyzing module PROYECTO_TOP
INFO: [VRFC 10-311] analyzing module adquisicion_muestras
INFO: [VRFC 10-311] analyzing module contador_data
INFO: [VRFC 10-311] analyzing module control_fsm
INFO: [VRFC 10-311] analyzing module lbus_regmap
INFO: [VRFC 10-311] analyzing module memoria_ram
INFO: [VRFC 10-311] analyzing module memoriacanal2
INFO: [VRFC 10-311] analyzing module rampa_hv
INFO: [VRFC 10-311] analyzing module rampa_hv_0
INFO: [VRFC 10-311] analyzing module rampa_hv_1
INFO: [VRFC 10-311] analyzing module registro_datos_por_seg
INFO: [VRFC 10-311] analyzing module spi_slave_lbus
INFO: [VRFC 10-311] analyzing module top_nexys
INFO: [VRFC 10-311] analyzing module trigger_v1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Doraluz/project_LAGO_TESIS/project_LAGO_TESIS.srcs/sources_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
