 
****************************************
Report : qor
Design : posit_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Wed Aug 20 14:07:28 2025
****************************************


  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:            105.000
  Critical Path Length:         7.065
  Critical Path Slack:          2.613
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.144
  Total Hold Violation:       -27.743
  No. of Hold Violations:     421.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.397
  Critical Path Slack:          9.193
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.205
  Total Hold Violation:       -18.076
  No. of Hold Violations:     121.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.129
  Critical Path Slack:          9.521
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.035
  Total Hold Violation:        -0.293
  No. of Hold Violations:       9.000
  -----------------------------------


  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:            105.000
  Critical Path Length:         4.137
  Critical Path Slack:          5.551
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.165
  Total Hold Violation:       -54.846
  No. of Hold Violations:     512.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.273
  Critical Path Slack:          9.348
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.181
  Total Hold Violation:       -15.128
  No. of Hold Violations:     164.000
  -----------------------------------

  Scenario 'mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              0.000
  Critical Path Length:         0.076
  Critical Path Slack:          9.574
  Critical Path Clk Period:    10.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.082
  Total Hold Violation:        -0.723
  No. of Hold Violations:       9.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         15
  Hierarchical Port Count:        100
  Leaf Cell Count:               2641
  Buf/Inv Cell Count:             219
  Buf Cell Count:                  30
  Inv Cell Count:                 189
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2103
  Sequential Cell Count:          538
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        1221.933
  Noncombinational Area:     1220.736
  Buf/Inv Area:                52.224
  Total Buffer Area:           11.098
  Total Inverter Area:         41.126
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :       9773.314
  Net YLength        :       8283.498
  -----------------------------------
  Cell Area:                 2442.669
  Design Area:               2442.669
  Net Length        :       18056.812


  Design Rules
  -----------------------------------
  Total Number of Nets:          2770
  Nets With Violations:             2
  Max Trans Violations:             2
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mustang

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   2.143
  Logic Optimization:                 4.156
  Mapping Optimization:              18.880
  -----------------------------------------
  Overall Compile Time:              70.655
  Overall Compile Wall Clock Time:   48.827

  --------------------------------------------------------------------

  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C   WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C  (Hold)  WNS: 0.205  TNS: 46.113  Number of Violating Paths: 551
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C  (Hold)  WNS: 0.181  TNS: 70.698  Number of Violating Paths: 685
  Design (Hold)  WNS: 0.205  TNS: 73.916  Number of Violating Paths: 685

  --------------------------------------------------------------------


1
