// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pool1_output_address0,
        pool1_output_ce0,
        pool1_output_q0,
        pool1_output_address1,
        pool1_output_ce1,
        pool1_output_q1,
        pool1_output_address2,
        pool1_output_ce2,
        pool1_output_q2,
        pool1_output_address3,
        pool1_output_ce3,
        pool1_output_q3,
        pool1_output_address4,
        pool1_output_ce4,
        pool1_output_q4,
        pool1_output_address5,
        pool1_output_ce5,
        pool1_output_q5,
        pool1_output_address6,
        pool1_output_ce6,
        pool1_output_q6,
        pool1_output_address7,
        pool1_output_ce7,
        pool1_output_q7,
        pool1_output_address8,
        pool1_output_ce8,
        pool1_output_q8,
        conv2_output_address0,
        conv2_output_ce0,
        conv2_output_we0,
        conv2_output_d0,
        grp_fu_1472_p_din0,
        grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0,
        grp_fu_1472_p_ce,
        grp_fu_1476_p_din0,
        grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0,
        grp_fu_1476_p_ce,
        grp_fu_1480_p_din0,
        grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0,
        grp_fu_1480_p_ce,
        grp_fu_1484_p_din0,
        grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0,
        grp_fu_1484_p_ce,
        grp_fu_1488_p_din0,
        grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0,
        grp_fu_1488_p_ce,
        grp_fu_1492_p_din0,
        grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0,
        grp_fu_1492_p_ce,
        grp_fu_1496_p_din0,
        grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0,
        grp_fu_1496_p_ce,
        grp_fu_1500_p_din0,
        grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0,
        grp_fu_1500_p_ce,
        grp_fu_1504_p_din0,
        grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0,
        grp_fu_1504_p_ce,
        grp_fu_1508_p_din0,
        grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0,
        grp_fu_1508_p_ce,
        grp_fu_1512_p_din0,
        grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0,
        grp_fu_1512_p_ce,
        grp_fu_1516_p_din0,
        grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0,
        grp_fu_1516_p_ce,
        grp_fu_1520_p_din0,
        grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0,
        grp_fu_1520_p_ce,
        grp_fu_1524_p_din0,
        grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0,
        grp_fu_1524_p_ce,
        grp_fu_1528_p_din0,
        grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0,
        grp_fu_1528_p_ce,
        grp_fu_1532_p_din0,
        grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0,
        grp_fu_1532_p_ce,
        grp_fu_1536_p_din0,
        grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0,
        grp_fu_1536_p_ce,
        grp_fu_1540_p_din0,
        grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0,
        grp_fu_1540_p_ce,
        grp_fu_1544_p_din0,
        grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0,
        grp_fu_1544_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] pool1_output_address0;
output   pool1_output_ce0;
input  [31:0] pool1_output_q0;
output  [3:0] pool1_output_address1;
output   pool1_output_ce1;
input  [31:0] pool1_output_q1;
output  [3:0] pool1_output_address2;
output   pool1_output_ce2;
input  [31:0] pool1_output_q2;
output  [3:0] pool1_output_address3;
output   pool1_output_ce3;
input  [31:0] pool1_output_q3;
output  [3:0] pool1_output_address4;
output   pool1_output_ce4;
input  [31:0] pool1_output_q4;
output  [3:0] pool1_output_address5;
output   pool1_output_ce5;
input  [31:0] pool1_output_q5;
output  [3:0] pool1_output_address6;
output   pool1_output_ce6;
input  [31:0] pool1_output_q6;
output  [3:0] pool1_output_address7;
output   pool1_output_ce7;
input  [31:0] pool1_output_q7;
output  [3:0] pool1_output_address8;
output   pool1_output_ce8;
input  [31:0] pool1_output_q8;
output  [5:0] conv2_output_address0;
output   conv2_output_ce0;
output   conv2_output_we0;
output  [31:0] conv2_output_d0;
output  [31:0] grp_fu_1472_p_din0;
output  [31:0] grp_fu_1472_p_din1;
output  [1:0] grp_fu_1472_p_opcode;
input  [31:0] grp_fu_1472_p_dout0;
output   grp_fu_1472_p_ce;
output  [31:0] grp_fu_1476_p_din0;
output  [31:0] grp_fu_1476_p_din1;
output  [1:0] grp_fu_1476_p_opcode;
input  [31:0] grp_fu_1476_p_dout0;
output   grp_fu_1476_p_ce;
output  [31:0] grp_fu_1480_p_din0;
output  [31:0] grp_fu_1480_p_din1;
output  [1:0] grp_fu_1480_p_opcode;
input  [31:0] grp_fu_1480_p_dout0;
output   grp_fu_1480_p_ce;
output  [31:0] grp_fu_1484_p_din0;
output  [31:0] grp_fu_1484_p_din1;
output  [1:0] grp_fu_1484_p_opcode;
input  [31:0] grp_fu_1484_p_dout0;
output   grp_fu_1484_p_ce;
output  [31:0] grp_fu_1488_p_din0;
output  [31:0] grp_fu_1488_p_din1;
output  [1:0] grp_fu_1488_p_opcode;
input  [31:0] grp_fu_1488_p_dout0;
output   grp_fu_1488_p_ce;
output  [31:0] grp_fu_1492_p_din0;
output  [31:0] grp_fu_1492_p_din1;
output  [1:0] grp_fu_1492_p_opcode;
input  [31:0] grp_fu_1492_p_dout0;
output   grp_fu_1492_p_ce;
output  [31:0] grp_fu_1496_p_din0;
output  [31:0] grp_fu_1496_p_din1;
output  [1:0] grp_fu_1496_p_opcode;
input  [31:0] grp_fu_1496_p_dout0;
output   grp_fu_1496_p_ce;
output  [31:0] grp_fu_1500_p_din0;
output  [31:0] grp_fu_1500_p_din1;
output  [1:0] grp_fu_1500_p_opcode;
input  [31:0] grp_fu_1500_p_dout0;
output   grp_fu_1500_p_ce;
output  [31:0] grp_fu_1504_p_din0;
output  [31:0] grp_fu_1504_p_din1;
output  [1:0] grp_fu_1504_p_opcode;
input  [31:0] grp_fu_1504_p_dout0;
output   grp_fu_1504_p_ce;
output  [31:0] grp_fu_1508_p_din0;
output  [31:0] grp_fu_1508_p_din1;
input  [31:0] grp_fu_1508_p_dout0;
output   grp_fu_1508_p_ce;
output  [31:0] grp_fu_1512_p_din0;
output  [31:0] grp_fu_1512_p_din1;
input  [31:0] grp_fu_1512_p_dout0;
output   grp_fu_1512_p_ce;
output  [31:0] grp_fu_1516_p_din0;
output  [31:0] grp_fu_1516_p_din1;
input  [31:0] grp_fu_1516_p_dout0;
output   grp_fu_1516_p_ce;
output  [31:0] grp_fu_1520_p_din0;
output  [31:0] grp_fu_1520_p_din1;
input  [31:0] grp_fu_1520_p_dout0;
output   grp_fu_1520_p_ce;
output  [31:0] grp_fu_1524_p_din0;
output  [31:0] grp_fu_1524_p_din1;
input  [31:0] grp_fu_1524_p_dout0;
output   grp_fu_1524_p_ce;
output  [31:0] grp_fu_1528_p_din0;
output  [31:0] grp_fu_1528_p_din1;
input  [31:0] grp_fu_1528_p_dout0;
output   grp_fu_1528_p_ce;
output  [31:0] grp_fu_1532_p_din0;
output  [31:0] grp_fu_1532_p_din1;
input  [31:0] grp_fu_1532_p_dout0;
output   grp_fu_1532_p_ce;
output  [31:0] grp_fu_1536_p_din0;
output  [31:0] grp_fu_1536_p_din1;
input  [31:0] grp_fu_1536_p_dout0;
output   grp_fu_1536_p_ce;
output  [31:0] grp_fu_1540_p_din0;
output  [31:0] grp_fu_1540_p_din1;
input  [31:0] grp_fu_1540_p_dout0;
output   grp_fu_1540_p_ce;
output  [31:0] grp_fu_1544_p_din0;
output  [31:0] grp_fu_1544_p_din1;
output  [4:0] grp_fu_1544_p_opcode;
input  [0:0] grp_fu_1544_p_dout0;
output   grp_fu_1544_p_ce;

reg ap_idle;
reg pool1_output_ce0;
reg pool1_output_ce1;
reg pool1_output_ce2;
reg pool1_output_ce3;
reg pool1_output_ce4;
reg pool1_output_ce5;
reg pool1_output_ce6;
reg pool1_output_ce7;
reg pool1_output_ce8;
reg conv2_output_ce0;
reg conv2_output_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_473_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] conv2_kernel_0_0_address0;
reg    conv2_kernel_0_0_ce0;
wire   [31:0] conv2_kernel_0_0_q0;
wire   [3:0] conv2_kernel_0_1_address0;
reg    conv2_kernel_0_1_ce0;
wire   [31:0] conv2_kernel_0_1_q0;
wire   [3:0] conv2_kernel_0_2_address0;
reg    conv2_kernel_0_2_ce0;
wire   [31:0] conv2_kernel_0_2_q0;
wire   [3:0] conv2_kernel_1_0_address0;
reg    conv2_kernel_1_0_ce0;
wire   [31:0] conv2_kernel_1_0_q0;
wire   [3:0] conv2_kernel_1_1_address0;
reg    conv2_kernel_1_1_ce0;
wire   [31:0] conv2_kernel_1_1_q0;
wire   [3:0] conv2_kernel_1_2_address0;
reg    conv2_kernel_1_2_ce0;
wire   [31:0] conv2_kernel_1_2_q0;
wire   [3:0] conv2_kernel_2_0_address0;
reg    conv2_kernel_2_0_ce0;
wire   [31:0] conv2_kernel_2_0_q0;
wire   [3:0] conv2_kernel_2_1_address0;
reg    conv2_kernel_2_1_ce0;
wire   [31:0] conv2_kernel_2_1_q0;
wire   [3:0] conv2_kernel_2_2_address0;
reg    conv2_kernel_2_2_ce0;
wire   [31:0] conv2_kernel_2_2_q0;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add_ln50_1_fu_723_p2;
reg   [5:0] add_ln50_1_reg_1010;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter1_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter2_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter3_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter4_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter5_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter6_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter7_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter8_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter9_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter10_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter11_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter12_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter13_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter14_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter15_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter16_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter17_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter18_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter19_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter20_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter21_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter22_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter23_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter24_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter25_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter26_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter27_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter28_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter29_reg;
reg   [5:0] add_ln50_1_reg_1010_pp0_iter30_reg;
reg   [31:0] mul_i_reg_1135;
reg   [31:0] mul_i_0_1_reg_1140;
reg   [31:0] mul_i_0_1_reg_1140_pp0_iter3_reg;
reg   [31:0] mul_i_0_1_reg_1140_pp0_iter4_reg;
reg   [31:0] mul_i_0_1_reg_1140_pp0_iter5_reg;
reg   [31:0] mul_i_0_2_reg_1145;
reg   [31:0] mul_i_0_2_reg_1145_pp0_iter3_reg;
reg   [31:0] mul_i_0_2_reg_1145_pp0_iter4_reg;
reg   [31:0] mul_i_0_2_reg_1145_pp0_iter5_reg;
reg   [31:0] mul_i_0_2_reg_1145_pp0_iter6_reg;
reg   [31:0] mul_i_0_2_reg_1145_pp0_iter7_reg;
reg   [31:0] mul_i_0_2_reg_1145_pp0_iter8_reg;
reg   [31:0] mul_i_1_reg_1150;
reg   [31:0] mul_i_1_reg_1150_pp0_iter3_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter4_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter5_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter6_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter7_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter8_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter9_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter10_reg;
reg   [31:0] mul_i_1_reg_1150_pp0_iter11_reg;
reg   [31:0] mul_i_1_1_reg_1155;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter3_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter4_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter5_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter6_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter7_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter8_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter9_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter10_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter11_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter12_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter13_reg;
reg   [31:0] mul_i_1_1_reg_1155_pp0_iter14_reg;
reg   [31:0] mul_i_1_2_reg_1160;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter3_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter4_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter5_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter6_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter7_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter8_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter9_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter10_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter11_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter12_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter13_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter14_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter15_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter16_reg;
reg   [31:0] mul_i_1_2_reg_1160_pp0_iter17_reg;
reg   [31:0] mul_i_2_reg_1165;
reg   [31:0] mul_i_2_reg_1165_pp0_iter3_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter4_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter5_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter6_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter7_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter8_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter9_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter10_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter11_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter12_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter13_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter14_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter15_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter16_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter17_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter18_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter19_reg;
reg   [31:0] mul_i_2_reg_1165_pp0_iter20_reg;
reg   [31:0] mul_i_2_1_reg_1170;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter3_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter4_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter5_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter6_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter7_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter8_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter9_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter10_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter11_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter12_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter13_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter14_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter15_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter16_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter17_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter18_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter19_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter20_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter21_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter22_reg;
reg   [31:0] mul_i_2_1_reg_1170_pp0_iter23_reg;
reg   [31:0] mul_i_2_2_reg_1175;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter3_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter4_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter5_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter6_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter7_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter8_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter9_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter10_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter11_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter12_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter13_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter14_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter15_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter16_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter17_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter18_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter19_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter20_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter21_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter22_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter23_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter24_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter25_reg;
reg   [31:0] mul_i_2_2_reg_1175_pp0_iter26_reg;
reg   [31:0] sum_6_reg_1180;
reg   [31:0] sum_6_0_1_reg_1185;
reg   [31:0] sum_6_0_2_reg_1190;
reg   [31:0] sum_6_1_reg_1195;
reg   [31:0] sum_6_1_1_reg_1200;
reg   [31:0] sum_6_1_2_reg_1205;
reg   [31:0] sum_6_2_reg_1210;
reg   [31:0] sum_6_2_1_reg_1215;
reg   [31:0] sum_6_2_2_reg_1220;
reg   [31:0] sum_6_2_2_reg_1220_pp0_iter30_reg;
wire   [63:0] zext_ln41_fu_547_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln47_1_fu_692_p1;
wire   [63:0] zext_ln47_2_fu_705_p1;
wire   [63:0] zext_ln47_3_fu_718_p1;
wire   [63:0] zext_ln47_4_fu_743_p1;
wire   [63:0] zext_ln47_5_fu_756_p1;
wire   [63:0] zext_ln47_6_fu_769_p1;
wire   [63:0] zext_ln47_7_fu_788_p1;
wire   [63:0] zext_ln47_8_fu_801_p1;
wire   [63:0] zext_ln47_9_fu_814_p1;
wire   [63:0] zext_ln50_1_fu_858_p1;
reg   [1:0] j_fu_90;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_j_load;
wire   [1:0] add_ln47_fu_729_p2;
reg   [1:0] i_fu_94;
reg   [1:0] ap_sig_allocacmp_i_load;
wire   [1:0] select_ln42_1_fu_598_p3;
reg   [3:0] indvar_flatten38_fu_98;
reg   [3:0] ap_sig_allocacmp_indvar_flatten38_load;
wire   [3:0] select_ln42_4_fu_825_p3;
reg   [4:0] k_fu_102;
reg   [4:0] ap_sig_allocacmp_k_load;
wire   [4:0] select_ln41_1_fu_517_p3;
reg   [6:0] indvar_flatten69_fu_106;
reg   [6:0] ap_sig_allocacmp_indvar_flatten69_load;
wire   [6:0] add_ln41_1_fu_479_p2;
wire   [0:0] icmp_ln42_fu_503_p2;
wire   [4:0] add_ln41_fu_497_p2;
wire   [3:0] trunc_ln41_fu_531_p1;
wire   [3:0] trunc_ln41_1_fu_535_p1;
wire   [3:0] select_ln41_3_fu_539_p3;
wire   [0:0] icmp_ln43_fu_566_p2;
wire   [0:0] xor_ln41_fu_560_p2;
wire   [1:0] select_ln41_fu_509_p3;
wire   [0:0] and_ln41_fu_572_p2;
wire   [0:0] or_ln42_fu_584_p2;
wire   [1:0] p_dup30_fu_578_p2;
wire   [4:0] shl_ln50_fu_525_p2;
wire   [4:0] zext_ln50_fu_606_p1;
wire   [4:0] add_ln50_fu_610_p2;
wire   [1:0] empty_62_fu_630_p2;
wire   [1:0] p_mid134_fu_624_p2;
wire   [1:0] select_ln41_4_fu_636_p3;
wire   [1:0] empty_63_fu_658_p2;
wire   [1:0] p_mid136_fu_652_p2;
wire   [1:0] select_ln41_5_fu_664_p3;
wire   [1:0] select_ln42_fu_590_p3;
wire   [3:0] tmp_fu_684_p3;
wire   [1:0] select_ln42_2_fu_644_p3;
wire   [3:0] tmp_1_fu_697_p3;
wire   [1:0] select_ln42_3_fu_672_p3;
wire   [3:0] tmp_2_fu_710_p3;
wire   [5:0] tmp_53_cast_fu_616_p3;
wire   [5:0] zext_ln47_fu_680_p1;
wire   [3:0] tmp_3_fu_735_p3;
wire   [3:0] tmp_4_fu_748_p3;
wire   [3:0] tmp_5_fu_761_p3;
wire   [1:0] xor_ln47_fu_774_p2;
wire   [3:0] tmp_6_fu_780_p3;
wire   [3:0] tmp_7_fu_793_p3;
wire   [3:0] tmp_8_fu_806_p3;
wire   [3:0] add_ln42_fu_819_p2;
wire   [31:0] bitcast_ln7_fu_862_p1;
wire   [7:0] tmp_11_fu_865_p4;
wire   [22:0] trunc_ln7_fu_875_p1;
wire   [0:0] icmp_ln7_1_fu_885_p2;
wire   [0:0] icmp_ln7_fu_879_p2;
wire   [0:0] or_ln7_fu_891_p2;
wire   [0:0] and_ln7_fu_897_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_done_reg = 1'b0;
end

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_0_0_address0),
    .ce0(conv2_kernel_0_0_ce0),
    .q0(conv2_kernel_0_0_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_0_1_address0),
    .ce0(conv2_kernel_0_1_ce0),
    .q0(conv2_kernel_0_1_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_0_2_address0),
    .ce0(conv2_kernel_0_2_ce0),
    .q0(conv2_kernel_0_2_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_1_0_address0),
    .ce0(conv2_kernel_1_0_ce0),
    .q0(conv2_kernel_1_0_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_1_1_address0),
    .ce0(conv2_kernel_1_1_ce0),
    .q0(conv2_kernel_1_1_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_1_2_address0),
    .ce0(conv2_kernel_1_2_ce0),
    .q0(conv2_kernel_1_2_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_2_0_address0),
    .ce0(conv2_kernel_2_0_ce0),
    .q0(conv2_kernel_2_0_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_2_1_address0),
    .ce0(conv2_kernel_2_1_ce0),
    .q0(conv2_kernel_2_1_q0)
);

DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv2_kernel_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_kernel_2_2_address0),
    .ce0(conv2_kernel_2_2_ce0),
    .q0(conv2_kernel_2_2_q0)
);

DNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter30_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_473_p2 == 1'd0))) begin
            i_fu_94 <= select_ln42_1_fu_598_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_94 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_473_p2 == 1'd0))) begin
            indvar_flatten38_fu_98 <= select_ln42_4_fu_825_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten38_fu_98 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_473_p2 == 1'd0))) begin
            indvar_flatten69_fu_106 <= add_ln41_1_fu_479_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten69_fu_106 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_473_p2 == 1'd0))) begin
            j_fu_90 <= add_ln47_fu_729_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_90 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln41_fu_473_p2 == 1'd0))) begin
            k_fu_102 <= select_ln41_1_fu_517_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_102 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln41_fu_473_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln50_1_reg_1010 <= add_ln50_1_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln50_1_reg_1010_pp0_iter10_reg <= add_ln50_1_reg_1010_pp0_iter9_reg;
        add_ln50_1_reg_1010_pp0_iter11_reg <= add_ln50_1_reg_1010_pp0_iter10_reg;
        add_ln50_1_reg_1010_pp0_iter12_reg <= add_ln50_1_reg_1010_pp0_iter11_reg;
        add_ln50_1_reg_1010_pp0_iter13_reg <= add_ln50_1_reg_1010_pp0_iter12_reg;
        add_ln50_1_reg_1010_pp0_iter14_reg <= add_ln50_1_reg_1010_pp0_iter13_reg;
        add_ln50_1_reg_1010_pp0_iter15_reg <= add_ln50_1_reg_1010_pp0_iter14_reg;
        add_ln50_1_reg_1010_pp0_iter16_reg <= add_ln50_1_reg_1010_pp0_iter15_reg;
        add_ln50_1_reg_1010_pp0_iter17_reg <= add_ln50_1_reg_1010_pp0_iter16_reg;
        add_ln50_1_reg_1010_pp0_iter18_reg <= add_ln50_1_reg_1010_pp0_iter17_reg;
        add_ln50_1_reg_1010_pp0_iter19_reg <= add_ln50_1_reg_1010_pp0_iter18_reg;
        add_ln50_1_reg_1010_pp0_iter20_reg <= add_ln50_1_reg_1010_pp0_iter19_reg;
        add_ln50_1_reg_1010_pp0_iter21_reg <= add_ln50_1_reg_1010_pp0_iter20_reg;
        add_ln50_1_reg_1010_pp0_iter22_reg <= add_ln50_1_reg_1010_pp0_iter21_reg;
        add_ln50_1_reg_1010_pp0_iter23_reg <= add_ln50_1_reg_1010_pp0_iter22_reg;
        add_ln50_1_reg_1010_pp0_iter24_reg <= add_ln50_1_reg_1010_pp0_iter23_reg;
        add_ln50_1_reg_1010_pp0_iter25_reg <= add_ln50_1_reg_1010_pp0_iter24_reg;
        add_ln50_1_reg_1010_pp0_iter26_reg <= add_ln50_1_reg_1010_pp0_iter25_reg;
        add_ln50_1_reg_1010_pp0_iter27_reg <= add_ln50_1_reg_1010_pp0_iter26_reg;
        add_ln50_1_reg_1010_pp0_iter28_reg <= add_ln50_1_reg_1010_pp0_iter27_reg;
        add_ln50_1_reg_1010_pp0_iter29_reg <= add_ln50_1_reg_1010_pp0_iter28_reg;
        add_ln50_1_reg_1010_pp0_iter2_reg <= add_ln50_1_reg_1010_pp0_iter1_reg;
        add_ln50_1_reg_1010_pp0_iter30_reg <= add_ln50_1_reg_1010_pp0_iter29_reg;
        add_ln50_1_reg_1010_pp0_iter3_reg <= add_ln50_1_reg_1010_pp0_iter2_reg;
        add_ln50_1_reg_1010_pp0_iter4_reg <= add_ln50_1_reg_1010_pp0_iter3_reg;
        add_ln50_1_reg_1010_pp0_iter5_reg <= add_ln50_1_reg_1010_pp0_iter4_reg;
        add_ln50_1_reg_1010_pp0_iter6_reg <= add_ln50_1_reg_1010_pp0_iter5_reg;
        add_ln50_1_reg_1010_pp0_iter7_reg <= add_ln50_1_reg_1010_pp0_iter6_reg;
        add_ln50_1_reg_1010_pp0_iter8_reg <= add_ln50_1_reg_1010_pp0_iter7_reg;
        add_ln50_1_reg_1010_pp0_iter9_reg <= add_ln50_1_reg_1010_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul_i_0_1_reg_1140 <= grp_fu_1512_p_dout0;
        mul_i_0_1_reg_1140_pp0_iter3_reg <= mul_i_0_1_reg_1140;
        mul_i_0_1_reg_1140_pp0_iter4_reg <= mul_i_0_1_reg_1140_pp0_iter3_reg;
        mul_i_0_1_reg_1140_pp0_iter5_reg <= mul_i_0_1_reg_1140_pp0_iter4_reg;
        mul_i_0_2_reg_1145 <= grp_fu_1516_p_dout0;
        mul_i_0_2_reg_1145_pp0_iter3_reg <= mul_i_0_2_reg_1145;
        mul_i_0_2_reg_1145_pp0_iter4_reg <= mul_i_0_2_reg_1145_pp0_iter3_reg;
        mul_i_0_2_reg_1145_pp0_iter5_reg <= mul_i_0_2_reg_1145_pp0_iter4_reg;
        mul_i_0_2_reg_1145_pp0_iter6_reg <= mul_i_0_2_reg_1145_pp0_iter5_reg;
        mul_i_0_2_reg_1145_pp0_iter7_reg <= mul_i_0_2_reg_1145_pp0_iter6_reg;
        mul_i_0_2_reg_1145_pp0_iter8_reg <= mul_i_0_2_reg_1145_pp0_iter7_reg;
        mul_i_1_1_reg_1155 <= grp_fu_1524_p_dout0;
        mul_i_1_1_reg_1155_pp0_iter10_reg <= mul_i_1_1_reg_1155_pp0_iter9_reg;
        mul_i_1_1_reg_1155_pp0_iter11_reg <= mul_i_1_1_reg_1155_pp0_iter10_reg;
        mul_i_1_1_reg_1155_pp0_iter12_reg <= mul_i_1_1_reg_1155_pp0_iter11_reg;
        mul_i_1_1_reg_1155_pp0_iter13_reg <= mul_i_1_1_reg_1155_pp0_iter12_reg;
        mul_i_1_1_reg_1155_pp0_iter14_reg <= mul_i_1_1_reg_1155_pp0_iter13_reg;
        mul_i_1_1_reg_1155_pp0_iter3_reg <= mul_i_1_1_reg_1155;
        mul_i_1_1_reg_1155_pp0_iter4_reg <= mul_i_1_1_reg_1155_pp0_iter3_reg;
        mul_i_1_1_reg_1155_pp0_iter5_reg <= mul_i_1_1_reg_1155_pp0_iter4_reg;
        mul_i_1_1_reg_1155_pp0_iter6_reg <= mul_i_1_1_reg_1155_pp0_iter5_reg;
        mul_i_1_1_reg_1155_pp0_iter7_reg <= mul_i_1_1_reg_1155_pp0_iter6_reg;
        mul_i_1_1_reg_1155_pp0_iter8_reg <= mul_i_1_1_reg_1155_pp0_iter7_reg;
        mul_i_1_1_reg_1155_pp0_iter9_reg <= mul_i_1_1_reg_1155_pp0_iter8_reg;
        mul_i_1_2_reg_1160 <= grp_fu_1528_p_dout0;
        mul_i_1_2_reg_1160_pp0_iter10_reg <= mul_i_1_2_reg_1160_pp0_iter9_reg;
        mul_i_1_2_reg_1160_pp0_iter11_reg <= mul_i_1_2_reg_1160_pp0_iter10_reg;
        mul_i_1_2_reg_1160_pp0_iter12_reg <= mul_i_1_2_reg_1160_pp0_iter11_reg;
        mul_i_1_2_reg_1160_pp0_iter13_reg <= mul_i_1_2_reg_1160_pp0_iter12_reg;
        mul_i_1_2_reg_1160_pp0_iter14_reg <= mul_i_1_2_reg_1160_pp0_iter13_reg;
        mul_i_1_2_reg_1160_pp0_iter15_reg <= mul_i_1_2_reg_1160_pp0_iter14_reg;
        mul_i_1_2_reg_1160_pp0_iter16_reg <= mul_i_1_2_reg_1160_pp0_iter15_reg;
        mul_i_1_2_reg_1160_pp0_iter17_reg <= mul_i_1_2_reg_1160_pp0_iter16_reg;
        mul_i_1_2_reg_1160_pp0_iter3_reg <= mul_i_1_2_reg_1160;
        mul_i_1_2_reg_1160_pp0_iter4_reg <= mul_i_1_2_reg_1160_pp0_iter3_reg;
        mul_i_1_2_reg_1160_pp0_iter5_reg <= mul_i_1_2_reg_1160_pp0_iter4_reg;
        mul_i_1_2_reg_1160_pp0_iter6_reg <= mul_i_1_2_reg_1160_pp0_iter5_reg;
        mul_i_1_2_reg_1160_pp0_iter7_reg <= mul_i_1_2_reg_1160_pp0_iter6_reg;
        mul_i_1_2_reg_1160_pp0_iter8_reg <= mul_i_1_2_reg_1160_pp0_iter7_reg;
        mul_i_1_2_reg_1160_pp0_iter9_reg <= mul_i_1_2_reg_1160_pp0_iter8_reg;
        mul_i_1_reg_1150 <= grp_fu_1520_p_dout0;
        mul_i_1_reg_1150_pp0_iter10_reg <= mul_i_1_reg_1150_pp0_iter9_reg;
        mul_i_1_reg_1150_pp0_iter11_reg <= mul_i_1_reg_1150_pp0_iter10_reg;
        mul_i_1_reg_1150_pp0_iter3_reg <= mul_i_1_reg_1150;
        mul_i_1_reg_1150_pp0_iter4_reg <= mul_i_1_reg_1150_pp0_iter3_reg;
        mul_i_1_reg_1150_pp0_iter5_reg <= mul_i_1_reg_1150_pp0_iter4_reg;
        mul_i_1_reg_1150_pp0_iter6_reg <= mul_i_1_reg_1150_pp0_iter5_reg;
        mul_i_1_reg_1150_pp0_iter7_reg <= mul_i_1_reg_1150_pp0_iter6_reg;
        mul_i_1_reg_1150_pp0_iter8_reg <= mul_i_1_reg_1150_pp0_iter7_reg;
        mul_i_1_reg_1150_pp0_iter9_reg <= mul_i_1_reg_1150_pp0_iter8_reg;
        mul_i_2_1_reg_1170 <= grp_fu_1536_p_dout0;
        mul_i_2_1_reg_1170_pp0_iter10_reg <= mul_i_2_1_reg_1170_pp0_iter9_reg;
        mul_i_2_1_reg_1170_pp0_iter11_reg <= mul_i_2_1_reg_1170_pp0_iter10_reg;
        mul_i_2_1_reg_1170_pp0_iter12_reg <= mul_i_2_1_reg_1170_pp0_iter11_reg;
        mul_i_2_1_reg_1170_pp0_iter13_reg <= mul_i_2_1_reg_1170_pp0_iter12_reg;
        mul_i_2_1_reg_1170_pp0_iter14_reg <= mul_i_2_1_reg_1170_pp0_iter13_reg;
        mul_i_2_1_reg_1170_pp0_iter15_reg <= mul_i_2_1_reg_1170_pp0_iter14_reg;
        mul_i_2_1_reg_1170_pp0_iter16_reg <= mul_i_2_1_reg_1170_pp0_iter15_reg;
        mul_i_2_1_reg_1170_pp0_iter17_reg <= mul_i_2_1_reg_1170_pp0_iter16_reg;
        mul_i_2_1_reg_1170_pp0_iter18_reg <= mul_i_2_1_reg_1170_pp0_iter17_reg;
        mul_i_2_1_reg_1170_pp0_iter19_reg <= mul_i_2_1_reg_1170_pp0_iter18_reg;
        mul_i_2_1_reg_1170_pp0_iter20_reg <= mul_i_2_1_reg_1170_pp0_iter19_reg;
        mul_i_2_1_reg_1170_pp0_iter21_reg <= mul_i_2_1_reg_1170_pp0_iter20_reg;
        mul_i_2_1_reg_1170_pp0_iter22_reg <= mul_i_2_1_reg_1170_pp0_iter21_reg;
        mul_i_2_1_reg_1170_pp0_iter23_reg <= mul_i_2_1_reg_1170_pp0_iter22_reg;
        mul_i_2_1_reg_1170_pp0_iter3_reg <= mul_i_2_1_reg_1170;
        mul_i_2_1_reg_1170_pp0_iter4_reg <= mul_i_2_1_reg_1170_pp0_iter3_reg;
        mul_i_2_1_reg_1170_pp0_iter5_reg <= mul_i_2_1_reg_1170_pp0_iter4_reg;
        mul_i_2_1_reg_1170_pp0_iter6_reg <= mul_i_2_1_reg_1170_pp0_iter5_reg;
        mul_i_2_1_reg_1170_pp0_iter7_reg <= mul_i_2_1_reg_1170_pp0_iter6_reg;
        mul_i_2_1_reg_1170_pp0_iter8_reg <= mul_i_2_1_reg_1170_pp0_iter7_reg;
        mul_i_2_1_reg_1170_pp0_iter9_reg <= mul_i_2_1_reg_1170_pp0_iter8_reg;
        mul_i_2_2_reg_1175 <= grp_fu_1540_p_dout0;
        mul_i_2_2_reg_1175_pp0_iter10_reg <= mul_i_2_2_reg_1175_pp0_iter9_reg;
        mul_i_2_2_reg_1175_pp0_iter11_reg <= mul_i_2_2_reg_1175_pp0_iter10_reg;
        mul_i_2_2_reg_1175_pp0_iter12_reg <= mul_i_2_2_reg_1175_pp0_iter11_reg;
        mul_i_2_2_reg_1175_pp0_iter13_reg <= mul_i_2_2_reg_1175_pp0_iter12_reg;
        mul_i_2_2_reg_1175_pp0_iter14_reg <= mul_i_2_2_reg_1175_pp0_iter13_reg;
        mul_i_2_2_reg_1175_pp0_iter15_reg <= mul_i_2_2_reg_1175_pp0_iter14_reg;
        mul_i_2_2_reg_1175_pp0_iter16_reg <= mul_i_2_2_reg_1175_pp0_iter15_reg;
        mul_i_2_2_reg_1175_pp0_iter17_reg <= mul_i_2_2_reg_1175_pp0_iter16_reg;
        mul_i_2_2_reg_1175_pp0_iter18_reg <= mul_i_2_2_reg_1175_pp0_iter17_reg;
        mul_i_2_2_reg_1175_pp0_iter19_reg <= mul_i_2_2_reg_1175_pp0_iter18_reg;
        mul_i_2_2_reg_1175_pp0_iter20_reg <= mul_i_2_2_reg_1175_pp0_iter19_reg;
        mul_i_2_2_reg_1175_pp0_iter21_reg <= mul_i_2_2_reg_1175_pp0_iter20_reg;
        mul_i_2_2_reg_1175_pp0_iter22_reg <= mul_i_2_2_reg_1175_pp0_iter21_reg;
        mul_i_2_2_reg_1175_pp0_iter23_reg <= mul_i_2_2_reg_1175_pp0_iter22_reg;
        mul_i_2_2_reg_1175_pp0_iter24_reg <= mul_i_2_2_reg_1175_pp0_iter23_reg;
        mul_i_2_2_reg_1175_pp0_iter25_reg <= mul_i_2_2_reg_1175_pp0_iter24_reg;
        mul_i_2_2_reg_1175_pp0_iter26_reg <= mul_i_2_2_reg_1175_pp0_iter25_reg;
        mul_i_2_2_reg_1175_pp0_iter3_reg <= mul_i_2_2_reg_1175;
        mul_i_2_2_reg_1175_pp0_iter4_reg <= mul_i_2_2_reg_1175_pp0_iter3_reg;
        mul_i_2_2_reg_1175_pp0_iter5_reg <= mul_i_2_2_reg_1175_pp0_iter4_reg;
        mul_i_2_2_reg_1175_pp0_iter6_reg <= mul_i_2_2_reg_1175_pp0_iter5_reg;
        mul_i_2_2_reg_1175_pp0_iter7_reg <= mul_i_2_2_reg_1175_pp0_iter6_reg;
        mul_i_2_2_reg_1175_pp0_iter8_reg <= mul_i_2_2_reg_1175_pp0_iter7_reg;
        mul_i_2_2_reg_1175_pp0_iter9_reg <= mul_i_2_2_reg_1175_pp0_iter8_reg;
        mul_i_2_reg_1165 <= grp_fu_1532_p_dout0;
        mul_i_2_reg_1165_pp0_iter10_reg <= mul_i_2_reg_1165_pp0_iter9_reg;
        mul_i_2_reg_1165_pp0_iter11_reg <= mul_i_2_reg_1165_pp0_iter10_reg;
        mul_i_2_reg_1165_pp0_iter12_reg <= mul_i_2_reg_1165_pp0_iter11_reg;
        mul_i_2_reg_1165_pp0_iter13_reg <= mul_i_2_reg_1165_pp0_iter12_reg;
        mul_i_2_reg_1165_pp0_iter14_reg <= mul_i_2_reg_1165_pp0_iter13_reg;
        mul_i_2_reg_1165_pp0_iter15_reg <= mul_i_2_reg_1165_pp0_iter14_reg;
        mul_i_2_reg_1165_pp0_iter16_reg <= mul_i_2_reg_1165_pp0_iter15_reg;
        mul_i_2_reg_1165_pp0_iter17_reg <= mul_i_2_reg_1165_pp0_iter16_reg;
        mul_i_2_reg_1165_pp0_iter18_reg <= mul_i_2_reg_1165_pp0_iter17_reg;
        mul_i_2_reg_1165_pp0_iter19_reg <= mul_i_2_reg_1165_pp0_iter18_reg;
        mul_i_2_reg_1165_pp0_iter20_reg <= mul_i_2_reg_1165_pp0_iter19_reg;
        mul_i_2_reg_1165_pp0_iter3_reg <= mul_i_2_reg_1165;
        mul_i_2_reg_1165_pp0_iter4_reg <= mul_i_2_reg_1165_pp0_iter3_reg;
        mul_i_2_reg_1165_pp0_iter5_reg <= mul_i_2_reg_1165_pp0_iter4_reg;
        mul_i_2_reg_1165_pp0_iter6_reg <= mul_i_2_reg_1165_pp0_iter5_reg;
        mul_i_2_reg_1165_pp0_iter7_reg <= mul_i_2_reg_1165_pp0_iter6_reg;
        mul_i_2_reg_1165_pp0_iter8_reg <= mul_i_2_reg_1165_pp0_iter7_reg;
        mul_i_2_reg_1165_pp0_iter9_reg <= mul_i_2_reg_1165_pp0_iter8_reg;
        mul_i_reg_1135 <= grp_fu_1508_p_dout0;
        sum_6_0_1_reg_1185 <= grp_fu_1476_p_dout0;
        sum_6_0_2_reg_1190 <= grp_fu_1480_p_dout0;
        sum_6_1_1_reg_1200 <= grp_fu_1488_p_dout0;
        sum_6_1_2_reg_1205 <= grp_fu_1492_p_dout0;
        sum_6_1_reg_1195 <= grp_fu_1484_p_dout0;
        sum_6_2_1_reg_1215 <= grp_fu_1500_p_dout0;
        sum_6_2_2_reg_1220 <= grp_fu_1504_p_dout0;
        sum_6_2_2_reg_1220_pp0_iter30_reg <= sum_6_2_2_reg_1220;
        sum_6_2_reg_1210 <= grp_fu_1496_p_dout0;
        sum_6_reg_1180 <= grp_fu_1472_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln50_1_reg_1010_pp0_iter1_reg <= add_ln50_1_reg_1010;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln41_fu_473_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter30_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 2'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_94;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten38_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten38_load = indvar_flatten38_fu_98;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten69_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten69_load = indvar_flatten69_fu_106;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 2'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_90;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_k_load = 5'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_102;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_0_0_ce0 = 1'b1;
    end else begin
        conv2_kernel_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_0_1_ce0 = 1'b1;
    end else begin
        conv2_kernel_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_0_2_ce0 = 1'b1;
    end else begin
        conv2_kernel_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_1_0_ce0 = 1'b1;
    end else begin
        conv2_kernel_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_1_1_ce0 = 1'b1;
    end else begin
        conv2_kernel_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_1_2_ce0 = 1'b1;
    end else begin
        conv2_kernel_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_2_0_ce0 = 1'b1;
    end else begin
        conv2_kernel_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_2_1_ce0 = 1'b1;
    end else begin
        conv2_kernel_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv2_kernel_2_2_ce0 = 1'b1;
    end else begin
        conv2_kernel_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        conv2_output_ce0 = 1'b1;
    end else begin
        conv2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        conv2_output_we0 = 1'b1;
    end else begin
        conv2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce0 = 1'b1;
    end else begin
        pool1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce1 = 1'b1;
    end else begin
        pool1_output_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce2 = 1'b1;
    end else begin
        pool1_output_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce3 = 1'b1;
    end else begin
        pool1_output_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce4 = 1'b1;
    end else begin
        pool1_output_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce5 = 1'b1;
    end else begin
        pool1_output_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce6 = 1'b1;
    end else begin
        pool1_output_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce7 = 1'b1;
    end else begin
        pool1_output_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool1_output_ce8 = 1'b1;
    end else begin
        pool1_output_ce8 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln41_1_fu_479_p2 = (ap_sig_allocacmp_indvar_flatten69_load + 7'd1);

assign add_ln41_fu_497_p2 = (ap_sig_allocacmp_k_load + 5'd1);

assign add_ln42_fu_819_p2 = (ap_sig_allocacmp_indvar_flatten38_load + 4'd1);

assign add_ln47_fu_729_p2 = (select_ln42_fu_590_p3 + 2'd1);

assign add_ln50_1_fu_723_p2 = (tmp_53_cast_fu_616_p3 + zext_ln47_fu_680_p1);

assign add_ln50_fu_610_p2 = (shl_ln50_fu_525_p2 + zext_ln50_fu_606_p1);

assign and_ln41_fu_572_p2 = (xor_ln41_fu_560_p2 & icmp_ln43_fu_566_p2);

assign and_ln7_fu_897_p2 = (or_ln7_fu_891_p2 & grp_fu_1544_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln7_fu_862_p1 = sum_6_2_2_reg_1220_pp0_iter30_reg;

assign conv2_kernel_0_0_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_0_1_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_0_2_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_1_0_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_1_1_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_1_2_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_2_0_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_2_1_address0 = zext_ln41_fu_547_p1;

assign conv2_kernel_2_2_address0 = zext_ln41_fu_547_p1;

assign conv2_output_address0 = zext_ln50_1_fu_858_p1;

assign conv2_output_d0 = ((and_ln7_fu_897_p2[0:0] == 1'b1) ? 32'd0 : sum_6_2_2_reg_1220_pp0_iter30_reg);

assign empty_62_fu_630_p2 = (ap_sig_allocacmp_i_load + 2'd1);

assign empty_63_fu_658_p2 = (ap_sig_allocacmp_i_load ^ 2'd2);

assign grp_fu_1472_p_ce = 1'b1;

assign grp_fu_1472_p_din0 = mul_i_reg_1135;

assign grp_fu_1472_p_din1 = 32'd0;

assign grp_fu_1472_p_opcode = 2'd0;

assign grp_fu_1476_p_ce = 1'b1;

assign grp_fu_1476_p_din0 = sum_6_reg_1180;

assign grp_fu_1476_p_din1 = mul_i_0_1_reg_1140_pp0_iter5_reg;

assign grp_fu_1476_p_opcode = 2'd0;

assign grp_fu_1480_p_ce = 1'b1;

assign grp_fu_1480_p_din0 = sum_6_0_1_reg_1185;

assign grp_fu_1480_p_din1 = mul_i_0_2_reg_1145_pp0_iter8_reg;

assign grp_fu_1480_p_opcode = 2'd0;

assign grp_fu_1484_p_ce = 1'b1;

assign grp_fu_1484_p_din0 = sum_6_0_2_reg_1190;

assign grp_fu_1484_p_din1 = mul_i_1_reg_1150_pp0_iter11_reg;

assign grp_fu_1484_p_opcode = 2'd0;

assign grp_fu_1488_p_ce = 1'b1;

assign grp_fu_1488_p_din0 = sum_6_1_reg_1195;

assign grp_fu_1488_p_din1 = mul_i_1_1_reg_1155_pp0_iter14_reg;

assign grp_fu_1488_p_opcode = 2'd0;

assign grp_fu_1492_p_ce = 1'b1;

assign grp_fu_1492_p_din0 = sum_6_1_1_reg_1200;

assign grp_fu_1492_p_din1 = mul_i_1_2_reg_1160_pp0_iter17_reg;

assign grp_fu_1492_p_opcode = 2'd0;

assign grp_fu_1496_p_ce = 1'b1;

assign grp_fu_1496_p_din0 = sum_6_1_2_reg_1205;

assign grp_fu_1496_p_din1 = mul_i_2_reg_1165_pp0_iter20_reg;

assign grp_fu_1496_p_opcode = 2'd0;

assign grp_fu_1500_p_ce = 1'b1;

assign grp_fu_1500_p_din0 = sum_6_2_reg_1210;

assign grp_fu_1500_p_din1 = mul_i_2_1_reg_1170_pp0_iter23_reg;

assign grp_fu_1500_p_opcode = 2'd0;

assign grp_fu_1504_p_ce = 1'b1;

assign grp_fu_1504_p_din0 = sum_6_2_1_reg_1215;

assign grp_fu_1504_p_din1 = mul_i_2_2_reg_1175_pp0_iter26_reg;

assign grp_fu_1504_p_opcode = 2'd0;

assign grp_fu_1508_p_ce = 1'b1;

assign grp_fu_1508_p_din0 = pool1_output_q8;

assign grp_fu_1508_p_din1 = conv2_kernel_0_0_q0;

assign grp_fu_1512_p_ce = 1'b1;

assign grp_fu_1512_p_din0 = pool1_output_q7;

assign grp_fu_1512_p_din1 = conv2_kernel_0_1_q0;

assign grp_fu_1516_p_ce = 1'b1;

assign grp_fu_1516_p_din0 = pool1_output_q6;

assign grp_fu_1516_p_din1 = conv2_kernel_0_2_q0;

assign grp_fu_1520_p_ce = 1'b1;

assign grp_fu_1520_p_din0 = pool1_output_q5;

assign grp_fu_1520_p_din1 = conv2_kernel_1_0_q0;

assign grp_fu_1524_p_ce = 1'b1;

assign grp_fu_1524_p_din0 = pool1_output_q4;

assign grp_fu_1524_p_din1 = conv2_kernel_1_1_q0;

assign grp_fu_1528_p_ce = 1'b1;

assign grp_fu_1528_p_din0 = pool1_output_q3;

assign grp_fu_1528_p_din1 = conv2_kernel_1_2_q0;

assign grp_fu_1532_p_ce = 1'b1;

assign grp_fu_1532_p_din0 = pool1_output_q2;

assign grp_fu_1532_p_din1 = conv2_kernel_2_0_q0;

assign grp_fu_1536_p_ce = 1'b1;

assign grp_fu_1536_p_din0 = pool1_output_q1;

assign grp_fu_1536_p_din1 = conv2_kernel_2_1_q0;

assign grp_fu_1540_p_ce = 1'b1;

assign grp_fu_1540_p_din0 = pool1_output_q0;

assign grp_fu_1540_p_din1 = conv2_kernel_2_2_q0;

assign grp_fu_1544_p_ce = 1'b1;

assign grp_fu_1544_p_din0 = sum_6_2_2_reg_1220;

assign grp_fu_1544_p_din1 = 32'd0;

assign grp_fu_1544_p_opcode = 5'd4;

assign icmp_ln41_fu_473_p2 = ((ap_sig_allocacmp_indvar_flatten69_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_503_p2 = ((ap_sig_allocacmp_indvar_flatten38_load == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_566_p2 = ((ap_sig_allocacmp_j_load == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_885_p2 = ((trunc_ln7_fu_875_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_879_p2 = ((tmp_11_fu_865_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln42_fu_584_p2 = (icmp_ln42_fu_503_p2 | and_ln41_fu_572_p2);

assign or_ln7_fu_891_p2 = (icmp_ln7_fu_879_p2 | icmp_ln7_1_fu_885_p2);

assign p_dup30_fu_578_p2 = (select_ln41_fu_509_p3 + 2'd1);

assign p_mid134_fu_624_p2 = (select_ln41_fu_509_p3 ^ 2'd2);

assign p_mid136_fu_652_p2 = ($signed(select_ln41_fu_509_p3) + $signed(2'd3));

assign pool1_output_address0 = zext_ln47_9_fu_814_p1;

assign pool1_output_address1 = zext_ln47_6_fu_769_p1;

assign pool1_output_address2 = zext_ln47_3_fu_718_p1;

assign pool1_output_address3 = zext_ln47_8_fu_801_p1;

assign pool1_output_address4 = zext_ln47_5_fu_756_p1;

assign pool1_output_address5 = zext_ln47_2_fu_705_p1;

assign pool1_output_address6 = zext_ln47_7_fu_788_p1;

assign pool1_output_address7 = zext_ln47_4_fu_743_p1;

assign pool1_output_address8 = zext_ln47_1_fu_692_p1;

assign select_ln41_1_fu_517_p3 = ((icmp_ln42_fu_503_p2[0:0] == 1'b1) ? add_ln41_fu_497_p2 : ap_sig_allocacmp_k_load);

assign select_ln41_3_fu_539_p3 = ((icmp_ln42_fu_503_p2[0:0] == 1'b1) ? trunc_ln41_fu_531_p1 : trunc_ln41_1_fu_535_p1);

assign select_ln41_4_fu_636_p3 = ((icmp_ln42_fu_503_p2[0:0] == 1'b1) ? 2'd1 : empty_62_fu_630_p2);

assign select_ln41_5_fu_664_p3 = ((icmp_ln42_fu_503_p2[0:0] == 1'b1) ? 2'd2 : empty_63_fu_658_p2);

assign select_ln41_fu_509_p3 = ((icmp_ln42_fu_503_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_i_load);

assign select_ln42_1_fu_598_p3 = ((and_ln41_fu_572_p2[0:0] == 1'b1) ? p_dup30_fu_578_p2 : select_ln41_fu_509_p3);

assign select_ln42_2_fu_644_p3 = ((and_ln41_fu_572_p2[0:0] == 1'b1) ? p_mid134_fu_624_p2 : select_ln41_4_fu_636_p3);

assign select_ln42_3_fu_672_p3 = ((and_ln41_fu_572_p2[0:0] == 1'b1) ? p_mid136_fu_652_p2 : select_ln41_5_fu_664_p3);

assign select_ln42_4_fu_825_p3 = ((icmp_ln42_fu_503_p2[0:0] == 1'b1) ? 4'd1 : add_ln42_fu_819_p2);

assign select_ln42_fu_590_p3 = ((or_ln42_fu_584_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_j_load);

assign shl_ln50_fu_525_p2 = select_ln41_1_fu_517_p3 << 5'd1;

assign tmp_11_fu_865_p4 = {{bitcast_ln7_fu_862_p1[30:23]}};

assign tmp_1_fu_697_p3 = {{select_ln42_2_fu_644_p3}, {select_ln42_fu_590_p3}};

assign tmp_2_fu_710_p3 = {{select_ln42_3_fu_672_p3}, {select_ln42_fu_590_p3}};

assign tmp_3_fu_735_p3 = {{select_ln42_1_fu_598_p3}, {add_ln47_fu_729_p2}};

assign tmp_4_fu_748_p3 = {{select_ln42_2_fu_644_p3}, {add_ln47_fu_729_p2}};

assign tmp_53_cast_fu_616_p3 = {{add_ln50_fu_610_p2}, {1'd0}};

assign tmp_5_fu_761_p3 = {{select_ln42_3_fu_672_p3}, {add_ln47_fu_729_p2}};

assign tmp_6_fu_780_p3 = {{select_ln42_1_fu_598_p3}, {xor_ln47_fu_774_p2}};

assign tmp_7_fu_793_p3 = {{select_ln42_2_fu_644_p3}, {xor_ln47_fu_774_p2}};

assign tmp_8_fu_806_p3 = {{select_ln42_3_fu_672_p3}, {xor_ln47_fu_774_p2}};

assign tmp_fu_684_p3 = {{select_ln42_1_fu_598_p3}, {select_ln42_fu_590_p3}};

assign trunc_ln41_1_fu_535_p1 = ap_sig_allocacmp_k_load[3:0];

assign trunc_ln41_fu_531_p1 = add_ln41_fu_497_p2[3:0];

assign trunc_ln7_fu_875_p1 = bitcast_ln7_fu_862_p1[22:0];

assign xor_ln41_fu_560_p2 = (icmp_ln42_fu_503_p2 ^ 1'd1);

assign xor_ln47_fu_774_p2 = (select_ln42_fu_590_p3 ^ 2'd2);

assign zext_ln41_fu_547_p1 = select_ln41_3_fu_539_p3;

assign zext_ln47_1_fu_692_p1 = tmp_fu_684_p3;

assign zext_ln47_2_fu_705_p1 = tmp_1_fu_697_p3;

assign zext_ln47_3_fu_718_p1 = tmp_2_fu_710_p3;

assign zext_ln47_4_fu_743_p1 = tmp_3_fu_735_p3;

assign zext_ln47_5_fu_756_p1 = tmp_4_fu_748_p3;

assign zext_ln47_6_fu_769_p1 = tmp_5_fu_761_p3;

assign zext_ln47_7_fu_788_p1 = tmp_6_fu_780_p3;

assign zext_ln47_8_fu_801_p1 = tmp_7_fu_793_p3;

assign zext_ln47_9_fu_814_p1 = tmp_8_fu_806_p3;

assign zext_ln47_fu_680_p1 = select_ln42_fu_590_p3;

assign zext_ln50_1_fu_858_p1 = add_ln50_1_reg_1010_pp0_iter30_reg;

assign zext_ln50_fu_606_p1 = select_ln42_1_fu_598_p3;

endmodule //DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
