{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620185148815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620185148815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 20:25:48 2021 " "Processing started: Tue May 04 20:25:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620185148815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620185148815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RightRotate -c RightRotate " "Command: quartus_map --read_settings_files=on --write_settings_files=off RightRotate -c RightRotate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620185148815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620185149144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620185149144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RightRotate.sv(49) " "Verilog HDL information at RightRotate.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620185156831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightrotate.sv 2 2 " "Found 2 design units, including 2 entities, in source file rightrotate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RightRotate " "Found entity 1: RightRotate" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620185156831 ""} { "Info" "ISGN_ENTITY_NAME" "2 RightRotate_tb " "Found entity 2: RightRotate_tb" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620185156831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620185156831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RightRotate " "Elaborating entity \"RightRotate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620185156848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "check GND " "Pin \"check\" is stuck at GND" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620185157815 "|RightRotate|check"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620185157815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620185157971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620185157971 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerA\[0\] " "No output dependent on input pin \"registerA\[0\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerA\[1\] " "No output dependent on input pin \"registerA\[1\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerA\[2\] " "No output dependent on input pin \"registerA\[2\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerA\[3\] " "No output dependent on input pin \"registerA\[3\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerB\[0\] " "No output dependent on input pin \"registerB\[0\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerB\[1\] " "No output dependent on input pin \"registerB\[1\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerB\[2\] " "No output dependent on input pin \"registerB\[2\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "registerB\[3\] " "No output dependent on input pin \"registerB\[3\]\"" {  } { { "RightRotate.sv" "" { Text "C:/Users/Ying/Desktop/HDL projects/RightRotate/RightRotate.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620185158018 "|RightRotate|registerB[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620185158018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620185158018 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620185158018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620185158018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ying/Desktop/HDL projects/RightRotate/output_files/RightRotate.map.smsg " "Generated suppressed messages file C:/Users/Ying/Desktop/HDL projects/RightRotate/output_files/RightRotate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620185158049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620185158065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 20:25:58 2021 " "Processing ended: Tue May 04 20:25:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620185158065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620185158065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620185158065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620185158065 ""}
