<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AM_Modulator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_tVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_tRAEDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_tDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_ACLK.ASSOCIATED_BUSIF">Tx_1:Tx_2:M_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_Tx_1_tVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_Tx_1_tDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_Tx_1_tRAEDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Q_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q_Tx_1_tDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q_Tx_1_tVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q_Tx_1_tRAEDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I_2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_Tx_2_tVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_Tx_2_tDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_Tx_2_tRAEDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Q_2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q_Tx_2_tVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q_Tx_2_tRAEDY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q_Tx_2_tDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AM_Modulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>04fc5c64</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AM_Modulator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>04fc5c64</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0139f1ba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3f3a7c39</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_Tx_1_tVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_Tx_1_tDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_Tx_1_tRAEDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_Tx_1_tVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_Tx_1_tDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_Tx_1_tRAEDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_Tx_2_tVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_Tx_2_tDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_Tx_2_tRAEDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_Tx_2_tVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_Tx_2_tDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_Tx_2_tRAEDY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_tVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_tDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_tRAEDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S_AXIS_ACLK_FRQ</spirit:name>
        <spirit:displayName>S Axis Aclk Frq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S_AXIS_ACLK_FRQ">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CARRIER_FRQ</spirit:name>
        <spirit:displayName>Carrier Frq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CARRIER_FRQ">100000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>BYPASS_MODULATION</spirit:name>
        <spirit:displayName>Bypass Modulation</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BYPASS_MODULATION">false</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>MAX_CARRIER_FRQ</spirit:name>
        <spirit:displayName>Max Carrier Frq</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_CARRIER_FRQ">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AM_Modulator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AM_Modulator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a21465a0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AM_Modulator_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AM_Modulator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AM_Modulator_v1_0/data/AM_Modulator.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AM_Modulator_v1_0/data/AM_Modulator.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AM_Modulator_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AM_Modulator_v1_0/src/AM_Modulator.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AM_Modulator_v1_0/src/AM_Modulator.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AM_Modulator_v1_0/src/AM_Modulator_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AM_Modulator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3f3a7c39</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AM_Modulator_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>S_AXIS_ACLK_FRQ</spirit:name>
      <spirit:displayName>S_AXIS ACLK Frrequency</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.S_AXIS_ACLK_FRQ">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CARRIER_FRQ</spirit:name>
      <spirit:displayName>Carrier Fequency</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CARRIER_FRQ">100000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BYPASS_MODULATION</spirit:name>
      <spirit:displayName>Bypass AM Modulation</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.BYPASS_MODULATION">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_CARRIER_FRQ</spirit:name>
      <spirit:displayName>Max Carrier Frequency</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_CARRIER_FRQ">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AM_Modulator_v1.0</xilinx:displayName>
      <xilinx:coreRevision>18</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-10-04T04:37:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ded35b2_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6712e081_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5952a7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121baa57_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9e41cd_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7bbaed_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b30eca4_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506eb24a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c415a7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c6773e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43af01d8_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebe836a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690d5ec0_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f4395b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8b6d1f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275e90cc_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b3e90d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a23e17d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ba8430_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117a938d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a9a2fa_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad7b7cf_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4acf0f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3421e0c3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c2f363_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604fbc77_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c0bf70_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d767068_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b1dc30_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c700e3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379ab40c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99f628d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fadcf3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161a2ecf_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174deb2a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adde438_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5679b1ba_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d5ee81_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c9580_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e3a06e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d57080_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2637042_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d25f8cc_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2977c25b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142f1e7d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c79054_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7472573f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c51dbc0_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f893df_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e182a22_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184efc4f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14763516_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d75b8bb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635c208c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ba5bd1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bea61cc_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3882379d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1ebf2f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49351f1f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54499c8c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f2ce3a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d874fcc_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c51ab1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5cba1b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6acbf7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a21c3c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7528ad55_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d116917_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67149f9d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b1f25b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630ddd3e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17289387_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4fa9a7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b738cd2_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561dda9f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ade051_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e8f72f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e503685_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1074a26e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5291eb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30967c3b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba4f5e4_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596f8d11_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72aa6f51_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755badf9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c930b0_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db914f5_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328acb85_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3571e5af_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7d6156_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356ae0a4_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fee038b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4339b5eb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e865cae_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201242ea_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f91eaac_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d444fb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3e385c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38094a62_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60439efb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18baf3e2_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d081f9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4fd4c3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b05ddd_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f39a514_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea57e19_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3082b804_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6989d8_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468b9f43_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5200b3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7b59a8_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dec5288_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fddaf8d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a99cc11_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dad745a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a9cbc23_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e660a65_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3819ce2f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9c0141_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b6008_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc4d7a6_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1e92a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30770640_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f47a66d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1b39b4_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624754f6_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6acc4d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff402b6_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af4a3f9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1181e61a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea97a67_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8211c3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c7fdf5_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d277fb9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763ae718_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a923d55_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b678671_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3873a544_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e09ad84_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212ecff0_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c83b2d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359d90ff_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59471fa8_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59588a48_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d8a629_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be76dc1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223da051_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1effeece_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c580b2a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc54c16_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640f297c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d8373c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6350fabe_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45361fb5_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27766e89_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435ea273_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb0a081_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef82301_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7f305a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336fd280_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5a9620_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2898cfaa_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123506c4_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4eade1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b4bd3f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1ad71e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394e031e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4900b2bd_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522feac1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263ec439_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3768f2f2_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280a220b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f43fb7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b57ad5_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fca2370_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297bc050_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc49d93_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad8d5aa_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428bd294_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab323d5_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1a235d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4582879f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0afdc8_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325f92b1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448b72cc_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1428b70a_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b67c5de_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f61aad7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159b44b9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f99c15e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145e876_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631e0a01_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb3ddb6_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3104de30_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bab48ef_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49268538_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126755a9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5890a12e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a6ced_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5cc7c5_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3273dde8_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39409785_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192664dd_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aaa9a3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388d4e54_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1f9bcb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25a6e524_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee8bffb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb28eb9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a4d1a7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661c843d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bf6fac_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360f1b08_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3550e352_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea7cabb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88f87b7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce7887c_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bfc2cb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3360de2_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e970769_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b37db7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfb306f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d77d765_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3361e4d1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eeda9c0_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adeb70_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ffc57b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa03d91_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd94ec9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f1c72b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b9eaa7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37526fc4_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf91ac5_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b238c2_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a62ff0_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a32b912_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b59ab3_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3c5599_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2c958d_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c5acbb_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d42be51_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c699f7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54df5cf9_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386e4a29_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de28512_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fec63a0_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2822fe72_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90d0990_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375c20b1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c20a425_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e3d89f_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f835943_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af36eaa_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5667c5f2_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59912c70_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785c261b_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324d5be7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f33a4e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f15be52_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f8616e_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dd80f7_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a86a149_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f622ff1_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32653bf6_ARCHIVE_LOCATION">d:/edu/Compenies/Afra/SDR/AK201_NO_OS_V2018/ip_repo/AM_Modulator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7638f8_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6184a39d_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d5fee3_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b80030b_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659e5296_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80e8112_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2145fba9_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769dadab_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dde7409_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331f7c5c_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b38b95_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ded372c_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b2eac2_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9df1f0_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25066821_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38563c34_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec70cab_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8da7ce_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e08deac_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1699cfdd_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475fa709_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cf7842_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d23690_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fb37b3_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265ab33_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7a2e74_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2c9ce2_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26591564_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c2fc22_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507c1516_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb72852_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755e2d95_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713dc2b0_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d506c1_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a62138b_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402267fc_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260ce536_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3609ff_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aea8f14_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed09cc3_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e0ca5f_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3408fcbf_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca3bb62_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a276dcc_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e406e89_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4293a74_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2ca6b9_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76532bf0_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b8ce70_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7887d0_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b085416_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12886307_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757b3af2_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465969f7_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758a2afc_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7782710f_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2566e73_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b515f9_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49aeb6d7_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fbb483_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622e45bc_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c1149a_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cbf3c0_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fff59e_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c721ddf_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8deadb_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac00279_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9fb046_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a5fe8_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b495a5e_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0e363a_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f303de_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0b6c41_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dee5ea5_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e5d79c_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2748eb1e_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17df1164_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61677fa9_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e17c9_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44823e2a_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab0392c_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad4e05c_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a114ce9_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6d7451_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d727322_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7111dbb2_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a24a72f_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f17a97_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455ceec2_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1399ed62_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254bac3_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106788a3_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33860bbb_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfe34a2_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2747f5d5_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105e5481_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b09cfe9_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8ba4cf_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425ce833_ARCHIVE_LOCATION">d:/edu/Compenies/Taksun/ip_repo/HDL/AM_Modulator_2.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="715aea5d"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3a2be445"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2f73af48"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a7d0f9d9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="31044780"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
