// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #72)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2800009_22_B0_stall_region
// SystemVerilog created on Thu Oct 22 21:57:46 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2800009_22_B0_stall_region (
    input wire [0:0] in_feedback_in_0,
    output wire [0:0] out_feedback_stall_out_0,
    input wire [0:0] in_feedback_valid_in_0,
    input wire [31:0] in_arg0,
    input wire [31:0] in_arg1,
    input wire [63:0] in_arg2,
    output wire [63:0] out_intel_reserved_ffwd_0_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_valid_in,
    output wire [0:0] out_intel_reserved_ffwd_1_0,
    output wire [0:0] out_valid_out,
    output wire [0:0] out_intel_reserved_ffwd_2_0,
    output wire [31:0] out_intel_reserved_ffwd_3_0,
    output wire [0:0] out_intel_reserved_ffwd_4_0,
    output wire [32:0] out_intel_reserved_ffwd_5_0,
    output wire [31:0] out_intel_reserved_ffwd_6_0,
    input wire [63:0] in_arg5_0_tpl,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_out_stall_out;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_out_valid_out;
    wire [32:0] c_i33_137_q;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_intel_reserved_ffwd_1_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_intel_reserved_ffwd_2_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_valid_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_intel_reserved_ffwd_4_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_intel_reserved_ffwd_3_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_valid_out;
    wire [31:0] i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_intel_reserved_ffwd_6_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_valid_out;
    wire [32:0] i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_intel_reserved_ffwd_5_0;
    wire [0:0] i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_valid_out;
    wire [63:0] i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_intel_reserved_ffwd_0_0;
    wire [0:0] i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_stall_out;
    wire [0:0] i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_feedback_stall_out_0;
    wire [0:0] i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_valid_out;
    wire [31:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_buffer_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_valid_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_select_63_b;
    wire [0:0] i_phi_decision4_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_q;
    wire [0:0] i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_s;
    reg [31:0] i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_a;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_b;
    logic [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_o;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_c;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_a;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_b;
    logic [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_o;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_c;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_a;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_b;
    logic [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_o;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_q;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_join_q;
    wire [31:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_select_31_b;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_a;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_b;
    logic [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_o;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_q;
    wire [1:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_const_1_q;
    wire [63:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_join_q;
    wire [61:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_select_63_b;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_a;
    wire [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_b;
    logic [33:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_o;
    wire [0:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_c;
    wire [31:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_sel_x_b;
    wire [32:0] bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_sel_x_b;
    wire [31:0] c_i32_035_recast_x_q;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_stall_out;
    wire [0:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_valid_out;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_buffer_out_0_tpl;
    wire [64:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_a;
    wire [64:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_b;
    logic [64:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_o;
    wire [64:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_q;
    wire [61:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_narrow_x_b;
    wire [63:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_join_x_q;
    wire [63:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_dupName_0_trunc_sel_x_b;
    wire [32:0] i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_sel_x_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_b;
    wire [31:0] bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_q;
    wire [31:0] bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_b;
    wire [63:0] bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q;
    wire [63:0] bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_b;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireStall;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg0;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg1;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg2;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg3;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg4;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg5;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg6;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg7;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg8;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg9;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg10;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg11;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg12;
    reg [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg12;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed12;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_backStall;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V1;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V2;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V3;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V4;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V5;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V6;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V7;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V8;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V9;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V10;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V11;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V12;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_V0;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall;
    wire [0:0] SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and2;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and3;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and4;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and5;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and6;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V0;
    reg [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_R_v_0;
    wire [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_v_s_0;
    wire [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_s_tv_0;
    wire [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backEN;
    wire [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_and0;
    wire [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_and1;
    wire [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backStall;
    wire [0:0] SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_V0;
    reg [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_0;
    reg [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_1;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_v_s_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_1;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backEN;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_and0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_or0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V0;
    wire [0:0] SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V1;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_and0;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall;
    wire [0:0] SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V0;
    reg [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_R_v_0;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_v_s_0;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_s_tv_0;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_backEN;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_backStall;
    wire [0:0] bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_V0;


    // c_i33_137(CONSTANT,8)
    assign c_i33_137_q = $unsigned(33'b111111111111111111111111111111111);

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221(BITJOIN,166)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_q = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221(BITSELECT,167)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_q[31:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219(BITJOIN,175)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q = i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219(BITSELECT,176)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_q[31:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218(BITJOIN,163)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_q = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218(BITSELECT,164)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_q[31:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(BITJOIN,172)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_q = i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(BITSELECT,173)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_q[31:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214(BITJOIN,160)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214(BITSELECT,161)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_q[31:0]);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216(COMPARE,40)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_a = $unsigned({{2{bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_b[31]}}, bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_b});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_b = $unsigned({{2{bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b[31]}}, bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_b});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_o = $unsigned($signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_a) - $signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_b));
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_c[0] = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_o[33];

    // i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220(MUX,38)@1 + 1
    assign i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_s = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2216_c;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q <= 32'b0;
        end
        else if (SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backEN == 1'b1)
        begin
            unique case (i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_s)
                1'b0 : i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q <= bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_b;
                1'b1 : i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q <= bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_b;
                default : i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q <= 32'b0;
            endcase
        end
    end

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222(SUB,41)@2
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_a = {1'b0, i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_b = {1'b0, bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_b};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_a) - $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_o[32:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_sel_x(BITSELECT,107)@2
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_sel_x_b = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_q[31:0]);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_sel_x(BITSELECT,124)@2
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_sel_x_b = {1'b0, bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2222_sel_x_b[31:0]};

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_select_31(BITSELECT,45)@2
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_select_31_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_sel_x_b[31:0];

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_join(BITJOIN,44)@2
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_join_q = {GND_q, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_select_31_b};

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224(ADD,46)@2
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_a = {1'b0, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2223_vt_join_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_b = {1'b0, c_i33_137_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_a) + $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_o[33:0];

    // bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_sel_x(BITSELECT,108)@2
    assign bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_sel_x_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_q[32:0];

    // i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231(BLACKBOX,20)@2
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_5_0@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000514cles2_eulve289_220 thei_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231 (
        .in_predicate_in(GND_q),
        .in_src_data_in_5_0(bgTrunc_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2224_sel_x_b),
        .in_stall_in(SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_V0),
        .out_intel_reserved_ffwd_5_0(i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_intel_reserved_ffwd_5_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219(STALLENABLE,222)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_backStall = SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backStall | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_wireValid = i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_valid_out;

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218(STALLENABLE,214)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_backStall = SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backStall | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_wireValid = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_valid_out;

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(STALLENABLE,220)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall = SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backStall | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and0 = i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_wireValid = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_and0;

    // SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220(STALLENABLE,230)
    // Valid signal propagation
    assign SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_V0 = SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_R_v_0;
    // Stall signal propagation
    assign SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_s_tv_0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall & SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_R_v_0;
    // Backward Enable generation
    assign SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backEN = ~ (SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_and0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_V0 & SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backEN;
    assign SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_and1 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_V0 & SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_and0;
    assign SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_v_s_0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_V0 & SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_and1;
    // Backward Stall generation
    assign SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backStall = ~ (SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_backEN == 1'b0)
            begin
                SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_R_v_0 <= SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_R_v_0 & SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_s_tv_0;
            end
            else
            begin
                SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_R_v_0 <= SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221(STALLENABLE,216)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall = i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_stall_out | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_and0 = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_wireValid = SE_i_smax73_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2220_V0 & SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_and0;

    // i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221(BLACKBOX,28)@2
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000d14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_backStall),
        .in_valid_in(bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_V0),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg(STALLENABLE,343)
    // Valid signal propagation
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_V0 = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_s_tv_0 = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer6_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2221_out_stall_out & bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_backEN = ~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_v_s_0 = bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_backEN & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V12;
    // Backward Stall generation
    assign bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_backStall = ~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_backEN == 1'b0)
            begin
                bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_R_v_0 <= bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_R_v_0 & bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_s_tv_0;
            end
            else
            begin
                bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_R_v_0 <= bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_v_s_0;
            end

        end
    end

    // bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg(STALLENABLE,347)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_s_tv_0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall & bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226(STALLENABLE,202)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_V0 = SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall = bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_backStall | ~ (SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_wireValid = i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_valid_out;

    // bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(BITJOIN,185)
    assign bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_buffer_out_0_tpl;

    // bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(BITSELECT,186)
    assign bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_q[63:0]);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_narrow_x(BITSELECT,120)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_narrow_x_b = bubble_select_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_b[61:0];

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_join_x(BITJOIN,121)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_join_x_q = {i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_narrow_x_b, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_const_1_q};

    // bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223(BITJOIN,181)
    assign bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_q = i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223(BITSELECT,182)
    assign bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_q[63:0]);

    // i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_select_63(BITSELECT,36)@1
    assign i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_select_63_b = bubble_select_i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_b[63:10];

    // i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_const_9(CONSTANT,34)
    assign i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_const_9_q = $unsigned(10'b0000000000);

    // i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_join(BITJOIN,35)@1
    assign i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_join_q = {i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_const_9_q};

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x(ADD,118)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_vt_join_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_b = {1'b0, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_shift_join_x_q};
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_o = $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_a) + $unsigned(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_b);
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_o[64:0];

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_dupName_0_trunc_sel_x(BITSELECT,123)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_dupName_0_trunc_sel_x_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_add_x_q[63:0];

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_select_63(BITSELECT,49)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_select_63_b = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_const_1(CONSTANT,47)
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_const_1_q = $unsigned(2'b00);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_join(BITJOIN,48)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_join_q = {i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_select_63_b, i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_const_1_q};

    // i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226(BLACKBOX,21)@1
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_0_0@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000614cles2_eulve289_220 thei_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226 (
        .in_predicate_in(GND_q),
        .in_src_data_in_0_0(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_vt_join_q),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V0),
        .out_intel_reserved_ffwd_0_0(i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_intel_reserved_ffwd_0_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(STALLENABLE,245)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_V0 = SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall = i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_stall_out | ~ (SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_and0 = i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_valid_out;
    assign SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_wireValid = i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_valid_out & SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_and0;

    // i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x(BLACKBOX,117)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000j14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V11),
        .in_buffer_in_0_tpl(in_arg5_0_tpl),
        .out_stall_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_valid_out),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_buffer_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223(BLACKBOX,33)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000i14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223 (
        .in_buffer_in(in_arg2),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V10),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(BITJOIN,151)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_q = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(BITSELECT,152)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_q[31:0]);

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(BITJOIN,178)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_q = i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(BITSELECT,179)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_q[31:0]);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227(COMPARE,50)@1 + 1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_a = $unsigned({{2{bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b[31]}}, bubble_select_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_b});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_b = $unsigned({{2{bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b[31]}}, bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_b});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_o <= 34'b0;
        end
        else if (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backEN == 1'b1)
        begin
            i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_o <= $unsigned($signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_a) - $signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_b));
        end
    end
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_c[0] = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_o[33];

    // i_phi_decision4_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213(LOGICAL,37)@2
    assign i_phi_decision4_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_q = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_c ^ VCC_q;

    // i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230(BLACKBOX,17)@2
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_4_0@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000214cles2_eulve289_220 thei_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230 (
        .in_predicate_in(GND_q),
        .in_src_data_in_4_0(i_phi_decision4_xor_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2213_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall),
        .in_valid_in(SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V1),
        .out_intel_reserved_ffwd_4_0(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_intel_reserved_ffwd_4_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227(BLACKBOX,15)@2
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_1_0@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000014cles2_eulve289_220 thei_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227 (
        .in_predicate_in(GND_q),
        .in_src_data_in_1_0(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_c),
        .in_stall_in(SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall),
        .in_valid_in(SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V0),
        .out_intel_reserved_ffwd_1_0(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_intel_reserved_ffwd_1_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(STALLENABLE,206)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_backStall = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_wireValid = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_valid_out;

    // SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227(STALLENABLE,239)
    // Valid signal propagation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_0;
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_V1 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_1;
    // Stall signal propagation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_0 = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_stall_out & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_0;
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_1 = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_stall_out & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_1;
    // Backward Enable generation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_or0 = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_0;
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backEN = ~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_1 | SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_and0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_V0 & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backEN;
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_v_s_0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V0 & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_and0;
    // Backward Stall generation
    assign SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall = ~ (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_0 <= 1'b0;
            SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backEN == 1'b0)
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_0 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_0 & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_0 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_v_s_0;
            end

            if (SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backEN == 1'b0)
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_1 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_1 & SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_s_tv_1;
            end
            else
            begin
                SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_R_v_1 <= SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(STALLENABLE,224)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_backStall = SE_i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_backStall | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_wireValid = i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_valid_out;

    // i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226(BLACKBOX,32)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000h14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V9),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219(BLACKBOX,31)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000g14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V8),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215(BLACKBOX,30)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000f14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215 (
        .in_buffer_in(in_arg1),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V7),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg(STALLENABLE,346)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_s_tv_0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall & bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232(STALLENABLE,198)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_backStall | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_valid_out;

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225(BITJOIN,169)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_q = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225(BITSELECT,170)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_q[31:0]);

    // i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232(BLACKBOX,19)@1
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_6_0@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000414cles2_eulve289_220 thei_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232 (
        .in_predicate_in(GND_q),
        .in_src_data_in_6_0(bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_b),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_V0),
        .out_intel_reserved_ffwd_6_0(i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_intel_reserved_ffwd_6_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225(STALLENABLE,218)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_stall_out | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_wireValid = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_valid_out;

    // i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225(BLACKBOX,29)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000e14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V6),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218(BLACKBOX,27)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000c14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V5),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214(BLACKBOX,26)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000b14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V4),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg(STALLENABLE,345)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_s_tv_0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall & bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229(STALLENABLE,196)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_V0 = SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_backStall | ~ (SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_wireValid = i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_valid_out;

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212(BITJOIN,157)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_q = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212(BITSELECT,158)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_q[31:0]);

    // i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229(BLACKBOX,18)@1
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_3_0@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000314cles2_eulve289_220 thei_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229 (
        .in_predicate_in(GND_q),
        .in_src_data_in_3_0(bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_b),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_V0),
        .out_intel_reserved_ffwd_3_0(i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_intel_reserved_ffwd_3_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212(STALLENABLE,210)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_backStall = i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_stall_out | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_wireValid = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_valid_out;

    // i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212(BLACKBOX,25)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000a14cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V3),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg(STALLENABLE,344)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_V0 = bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_s_tv_0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall & bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_v_s_0 = bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_backEN & SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_R_v_0 & bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228(STALLENABLE,192)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_V0 = SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_backStall = bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_backStall | ~ (SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_wireValid = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_valid_out;

    // bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(BITJOIN,154)
    assign bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_q = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_buffer_out;

    // bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(BITSELECT,155)
    assign bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_b = $unsigned(bubble_join_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_q[31:0]);

    // c_i32_035_recast_x(CONSTANT,109)
    assign c_i32_035_recast_x_q = $unsigned(32'b00000000000000000000000000000000);

    // i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210(COMPARE,39)@1
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_a = $unsigned({{2{c_i32_035_recast_x_q[31]}}, c_i32_035_recast_x_q});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_b = $unsigned({{2{bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_b[31]}}, bubble_select_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_b});
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_o = $unsigned($signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_a) - $signed(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_b));
    assign i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_c[0] = i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_o[33];

    // i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228(BLACKBOX,16)@1
    // in in_stall_in@20000000
    // out out_intel_reserved_ffwd_2_0@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000114cles2_eulve289_220 thei_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228 (
        .in_predicate_in(GND_q),
        .in_src_data_in_2_0(i_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2210_c),
        .in_stall_in(SE_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V0),
        .out_intel_reserved_ffwd_2_0(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_intel_reserved_ffwd_2_0),
        .out_stall_out(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_stall_out),
        .out_valid_out(i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(STALLENABLE,208)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_V0 = SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_backStall = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_stall_out | ~ (SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_wireValid = i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_valid_out;

    // i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229(BLACKBOX,24)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000914cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V2),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225(BLACKBOX,23)@1
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000814cles2_eulve289_220 thei_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V1),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_buffer_out),
        .out_stall_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_stall_out),
        .out_valid_out(i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_stall_entry(STALLENABLE,240)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg(BLACKBOX,2)@0
    // in in_stall_in@20000000
    // out out_data_out@1
    // out out_stall_out@20000000
    // out out_valid_out@1
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280000E289_22_B0_merge_reg theZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg (
        .in_data_in(GND_q),
        .in_stall_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .out_data_out(),
        .out_stall_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_out_stall_out),
        .out_valid_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg(STALLENABLE,188)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg0 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg1 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg2 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg3 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg4 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg5 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg6 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg7 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg8 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg9 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg10 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg11 <= '0;
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg12 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg0 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg0;
            // Successor 1
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg1 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg1;
            // Successor 2
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg2 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg2;
            // Successor 3
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg3 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg3;
            // Successor 4
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg4 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg4;
            // Successor 5
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg5 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg5;
            // Successor 6
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg6 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg6;
            // Successor 7
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg7 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg7;
            // Successor 8
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg8 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg8;
            // Successor 9
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg9 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg9;
            // Successor 10
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg10 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg10;
            // Successor 11
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg11 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg11;
            // Successor 12
            SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg12 <= SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg12;
        end
    end
    // Input Stall processing
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed0 = (~ (i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed1 = (~ (i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer1_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg1;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed2 = (~ (i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer2_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_229_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg2;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed3 = (~ (i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer3_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2212_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg3;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed4 = (~ (i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer4_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2214_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg4;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed5 = (~ (i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer5_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2218_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg5;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed6 = (~ (i_llvm_fpga_sync_buffer_i32_arg0_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2225_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg6;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed7 = (~ (i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer7_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2215_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg7;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed8 = (~ (i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer8_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2219_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg8;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed9 = (~ (i_llvm_fpga_sync_buffer_i32_arg1_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg9;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed10 = (~ (i_llvm_fpga_sync_buffer_p1024i32_arg2_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg10;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed11 = (~ (i_llvm_fpga_sync_buffer_s_class_ztsn2cl4sycl5rangeili1eee_cl_sycl_ranges_arg5_sync_buffer_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_aunroll_x_out_stall_out) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg11;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed12 = (~ (bubble_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_12_reg_backStall) & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid) | SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg12;
    // Consuming
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_backStall & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg1 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed1;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg2 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed2;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg3 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed3;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg4 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed4;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg5 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed5;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg6 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed6;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg7 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed7;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg8 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed8;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg9 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed9;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg10 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed10;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg11 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed11;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_toReg12 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_StallValid & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed12;
    // Backward Stall generation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or1 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed1 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or0;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or2 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed2 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or1;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or3 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed3 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or2;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or4 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed4 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or3;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or5 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed5 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or4;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or6 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed6 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or5;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or7 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed7 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or6;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or8 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed8 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or7;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or9 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed9 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or8;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or10 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed10 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or9;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or11 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed11 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or10;
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireStall = ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_consumed12 & SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_or11);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_backStall = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireStall;
    // Valid signal propagation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg0);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V1 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg1);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V2 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg2);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V3 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg3);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V4 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg4);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V5 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg5);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V6 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg6);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V7 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg7);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V8 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg8);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V9 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg9);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V10 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg10);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V11 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg11);
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V12 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid & ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_fromReg12);
    // Computing multiple Valid(s)
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_wireValid = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_out_valid_out;

    // SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220(STALLENABLE,204)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_V0 = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall = in_stall_in | ~ (SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and0 = i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and1 = i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_valid_out & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and0;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and2 = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_valid_out & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and1;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and3 = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_valid_out & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and2;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and4 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_1_reg_V0 & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and3;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and5 = bubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_1_reg_V0 & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and4;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and6 = bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_1_reg_V0 & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and5;
    assign SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_wireValid = bubble_out_i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_1_reg_V0 & SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_and6;

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220(BLACKBOX,22)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_0@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE28000714cles2_eulve289_220 thei_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220 (
        .in_data_in(GND_q),
        .in_dir(GND_q),
        .in_feedback_in_0(in_feedback_in_0),
        .in_feedback_valid_in_0(in_feedback_valid_in_0),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_backStall),
        .in_valid_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE280_14clES2_EUlvE289_22_B0_merge_reg_V0),
        .out_data_out(),
        .out_feedback_stall_out_0(i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_feedback_stall_out_0),
        .out_stall_out(i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // feedback_stall_out_0_sync(GPOUT,13)
    assign out_feedback_stall_out_0 = i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_out_feedback_stall_out_0;

    // regfree_osync(GPOUT,99)
    assign out_intel_reserved_ffwd_0_0 = i_llvm_fpga_ffwd_source_p1024i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_221_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2226_out_intel_reserved_ffwd_0_0;

    // sync_out(GPOUT,105)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_regfree_osync_x(GPOUT,110)
    assign out_intel_reserved_ffwd_1_0 = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_222_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2227_out_intel_reserved_ffwd_1_0;

    // dupName_0_sync_out_x(GPOUT,111)@2
    assign out_valid_out = SE_out_i_llvm_fpga_pop_throttle_i1_throttle_pop_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_220_V0;

    // dupName_1_regfree_osync_x(GPOUT,112)
    assign out_intel_reserved_ffwd_2_0 = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_223_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2228_out_intel_reserved_ffwd_2_0;

    // dupName_2_regfree_osync_x(GPOUT,113)
    assign out_intel_reserved_ffwd_3_0 = i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_224_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2229_out_intel_reserved_ffwd_3_0;

    // dupName_3_regfree_osync_x(GPOUT,114)
    assign out_intel_reserved_ffwd_4_0 = i_llvm_fpga_ffwd_source_i1_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_225_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2230_out_intel_reserved_ffwd_4_0;

    // dupName_4_regfree_osync_x(GPOUT,115)
    assign out_intel_reserved_ffwd_5_0 = i_llvm_fpga_ffwd_source_i33_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_226_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2231_out_intel_reserved_ffwd_5_0;

    // dupName_5_regfree_osync_x(GPOUT,116)
    assign out_intel_reserved_ffwd_6_0 = i_llvm_fpga_ffwd_source_i32_unnamed_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_227_k2_ztszz4mainenkulrn2cl4sycl7handleree280_14cles2_eulve289_2232_out_intel_reserved_ffwd_6_0;

endmodule
