_RC4 44 0 ABS 0
_RC5 45 0 ABS 0
__S0 200 0 ABS 0
__S1 0 0 ABS 0
__S2 0 0 ABS 0
__Hintentry 1 0 ENTRY 0
__Lintentry 1 0 ENTRY 0
__end_of_init 200 0 CODE 0
_main 1F2 0 CODE 0
___sp 0 0 STACK 2
btemp C 0 ABS 0
ltemp C 0 ABS 0
ttemp C 0 ABS 0
wtemp C 0 ABS 0
_init 1F8 0 CODE 0
start 1 0 ENTRY 0
reset_vec 7FF 0 CODE 0
ltemp0 C 0 ABS 0
ttemp0 C 0 ABS 0
wtemp0 C 0 ABS 0
ltemp1 10 0 ABS 0
ttemp1 F 0 ABS 0
wtemp1 E 0 ABS 0
ltemp2 14 0 ABS 0
ttemp2 12 0 ABS 0
wtemp2 10 0 ABS 0
ltemp3 E 0 ABS 0
ttemp3 15 0 ABS 0
wtemp3 12 0 ABS 0
__size_of_init 0 0 ABS 0
ttemp4 D 0 ABS 0
wtemp4 14 0 ABS 0
wtemp5 16 0 ABS 0
wtemp6 D 0 ABS 0
__Hconfig 0 0 CONFIG 0
__Lconfig 0 0 CONFIG 0
__Hram 0 0 ABS 0
__Lram 0 0 ABS 0
__Hjmp_tab 0 0 ABS 0
__Ljmp_tab 0 0 ABS 0
__pjmp_tab 8 0 ENTRY 0
__Hfunctab 0 0 ENTRY 0
__Lfunctab 0 0 ENTRY 0
__Hcommon 0 0 ABS 0
__Lcommon 0 0 ABS 0
___int_sp 0 0 STACK 2
__Habs1 0 0 ABS 0
__Labs1 0 0 ABS 0
__Hsfr0 0 0 ABS 0
__Lsfr0 0 0 ABS 0
__Hsfr1 0 0 ABS 0
__Lsfr1 0 0 ABS 0
__Hsfr2 0 0 ABS 0
__Lsfr2 0 0 ABS 0
__Hsfr3 0 0 ABS 0
__Lsfr3 0 0 ABS 0
__Hsfr4 0 0 ABS 0
__Lsfr4 0 0 ABS 0
__Hsfr5 0 0 ABS 0
__Lsfr5 0 0 ABS 0
__Hsfr6 0 0 ABS 0
__Lsfr6 0 0 ABS 0
__Hsfr7 0 0 ABS 0
__Lsfr7 0 0 ABS 0
__Hcode 0 0 ABS 0
__Lcode 0 0 ABS 0
stackhi 0 0 ABS 0
__HcstackBANK0 0 0 ABS 0
__LcstackBANK0 0 0 ABS 0
__pcstackBANK0 0 0 BANK0 1
stacklo 0 0 ABS 0
__Hinit 1 0 ENTRY 0
__Linit 1 0 ENTRY 0
__end_of_main 1F8 0 CODE 0
__Htext 0 0 ABS 0
__Ltext 0 0 ABS 0
end_of_initialization 4 0 ENTRY 0
_PORTBbits 7 0 ABS 0
_PORTCbits 8 0 ABS 0
__Hstrings 0 0 STRING 0
__Lstrings 0 0 STRING 0
__Hbank0 0 0 ABS 0
__Lbank0 0 0 ABS 0
__Hbank1 0 0 ABS 0
__Lbank1 0 0 ABS 0
__Hbank2 0 0 ABS 0
__Lbank2 0 0 ABS 0
__Hbank3 0 0 ABS 0
__Lbank3 0 0 ABS 0
___latbits 2 0 ABS 0
__Hbank4 0 0 ABS 0
__Lbank4 0 0 ABS 0
__Hbank5 0 0 ABS 0
__Lbank5 0 0 ABS 0
__Hpowerup 0 0 CODE 0
__Lpowerup 0 0 CODE 0
__Hbank6 0 0 ABS 0
__Lbank6 0 0 ABS 0
__Hbank7 0 0 ABS 0
__Lbank7 0 0 ABS 0
__ptext1 1F8 0 CODE 0
__Hclrtext 8 0 ENTRY 0
__Lclrtext 8 0 ENTRY 0
__end_of__initialization 4 0 ENTRY 0
__Hidloc 0 0 IDLOC 0
__Lidloc 0 0 IDLOC 0
__Hstack 0 0 STACK 2
__Lstack 0 0 STACK 2
__Hspace_0 800 0 ABS 0
__Lspace_0 0 0 ABS 0
__Hspace_1 0 0 ABS 0
__Lspace_1 0 0 ABS 0
__Hspace_2 0 0 ABS 0
__Lspace_2 0 0 ABS 0
__Hcinit 8 0 ENTRY 0
__Lcinit 4 0 ENTRY 0
__size_of_main 0 0 ABS 0
__Hreset_wrap 1 0 ENTRY 0
__Lreset_wrap 0 0 ENTRY 0
__Hend_init 4 0 ENTRY 0
__Lend_init 1 0 ENTRY 0
entry__init 8 0 ENTRY 0
__Hreset_vec 800 0 CODE 0
__Lreset_vec 7FF 0 CODE 0
intlevel0 1 0 ENTRY 0
intlevel1 1 0 ENTRY 0
intlevel2 1 0 ENTRY 0
intlevel3 1 0 ENTRY 0
intlevel4 1 0 ENTRY 0
intlevel5 1 0 ENTRY 0
start_initialization 4 0 ENTRY 0
__Hmaintext 0 0 ABS 0
__Lmaintext 0 0 ABS 0
__pmaintext 1F2 0 CODE 0
__initialization 4 0 ENTRY 0
%segments
reset_vec FFE FFF CODE FFE 0
reset_wrap 0 15 ENTRY 0 0
text1 3F0 3FF CODE 3F0 0
maintext 3E4 3EF CODE 3E4 0
%locals
dist/default/debug\Testy.X.debug.obj
C:\Users\simon\AppData\Local\Temp\s1ro.
110 4 0 ENTRY 0
113 4 0 ENTRY 0
119 4 0 ENTRY 0
121 4 0 ENTRY 0
122 5 0 ENTRY 0
blink.c
24 1F2 0 CODE 0
25 1F2 0 CODE 0
26 1F7 0 CODE 0
12 1F8 0 CODE 0
15 1F8 0 CODE 0
16 1FA 0 CODE 0
17 1FB 0 CODE 0
18 1FC 0 CODE 0
20 1FD 0 CODE 0
21 1FE 0 CODE 0
22 1FF 0 CODE 0
12 8 0 ENTRY 0
