///Register `AHB2LPENR` reader
pub struct R(crate::R<AHB2LPENR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<AHB2LPENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<AHB2LPENR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<AHB2LPENR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `AHB2LPENR` writer
pub struct W(crate::W<AHB2LPENR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<AHB2LPENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<AHB2LPENR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<AHB2LPENR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `GPIOALPEN` reader - GPIOA clock enable during sleep mode Set and reset by software.
pub type GPIOALPEN_R = crate::BitReader<bool>;
///Field `GPIOALPEN` writer - GPIOA clock enable during sleep mode Set and reset by software.
pub type GPIOALPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIOBLPEN` reader - GPIOB clock enable during sleep mode Set and reset by software.
pub type GPIOBLPEN_R = crate::BitReader<bool>;
///Field `GPIOBLPEN` writer - GPIOB clock enable during sleep mode Set and reset by software.
pub type GPIOBLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIOCLPEN` reader - GPIOC clock enable during sleep mode Set and reset by software.
pub type GPIOCLPEN_R = crate::BitReader<bool>;
///Field `GPIOCLPEN` writer - GPIOC clock enable during sleep mode Set and reset by software.
pub type GPIOCLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIODLPEN` reader - GPIOD clock enable during sleep mode Set and reset by software.
pub type GPIODLPEN_R = crate::BitReader<bool>;
///Field `GPIODLPEN` writer - GPIOD clock enable during sleep mode Set and reset by software.
pub type GPIODLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIOELPEN` reader - GPIOE clock enable during sleep mode Set and reset by software.
pub type GPIOELPEN_R = crate::BitReader<bool>;
///Field `GPIOELPEN` writer - GPIOE clock enable during sleep mode Set and reset by software.
pub type GPIOELPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIOFLPEN` reader - GPIOF clock enable during sleep mode Set and reset by software.
pub type GPIOFLPEN_R = crate::BitReader<bool>;
///Field `GPIOFLPEN` writer - GPIOF clock enable during sleep mode Set and reset by software.
pub type GPIOFLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIOGLPEN` reader - GPIOG clock enable during sleep mode Set and reset by software.
pub type GPIOGLPEN_R = crate::BitReader<bool>;
///Field `GPIOGLPEN` writer - GPIOG clock enable during sleep mode Set and reset by software.
pub type GPIOGLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIOHLPEN` reader - GPIOH clock enable during sleep mode Set and reset by software.
pub type GPIOHLPEN_R = crate::BitReader<bool>;
///Field `GPIOHLPEN` writer - GPIOH clock enable during sleep mode Set and reset by software.
pub type GPIOHLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `GPIOILPEN` reader - GPIOI clock enable during sleep mode Set and reset by software.
pub type GPIOILPEN_R = crate::BitReader<bool>;
///Field `GPIOILPEN` writer - GPIOI clock enable during sleep mode Set and reset by software.
pub type GPIOILPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `ADC12LPEN` reader - ADC1 and 2 peripherals clock enable during sleep mode Set and reset by software.
pub type ADC12LPEN_R = crate::BitReader<bool>;
///Field `ADC12LPEN` writer - ADC1 and 2 peripherals clock enable during sleep mode Set and reset by software.
pub type ADC12LPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `DAC12LPEN` reader - DAC clock enable during sleep mode Set and reset by software.
pub type DAC12LPEN_R = crate::BitReader<bool>;
///Field `DAC12LPEN` writer - DAC clock enable during sleep mode Set and reset by software.
pub type DAC12LPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `DCMI_PSSILPEN` reader - digital camera interface clock enable during sleep mode (DCMI or PSSI depending which interface is active) Set and reset by software.
pub type DCMI_PSSILPEN_R = crate::BitReader<bool>;
///Field `DCMI_PSSILPEN` writer - digital camera interface clock enable during sleep mode (DCMI or PSSI depending which interface is active) Set and reset by software.
pub type DCMI_PSSILPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `HASHLPEN` reader - HASH clock enable during sleep mode Set and reset by software.
pub type HASHLPEN_R = crate::BitReader<bool>;
///Field `HASHLPEN` writer - HASH clock enable during sleep mode Set and reset by software.
pub type HASHLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `RNGLPEN` reader - RNG clock enable during sleep mode Set and reset by software.
pub type RNGLPEN_R = crate::BitReader<bool>;
///Field `RNGLPEN` writer - RNG clock enable during sleep mode Set and reset by software.
pub type RNGLPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `SRAM2LPEN` reader - SRAM2 clock enable during sleep mode Set and reset by software.
pub type SRAM2LPEN_R = crate::BitReader<bool>;
///Field `SRAM2LPEN` writer - SRAM2 clock enable during sleep mode Set and reset by software.
pub type SRAM2LPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
///Field `SRAM3LPEN` reader - SRAM3 clock enable during sleep mode Set and reset by software.
pub type SRAM3LPEN_R = crate::BitReader<bool>;
///Field `SRAM3LPEN` writer - SRAM3 clock enable during sleep mode Set and reset by software.
pub type SRAM3LPEN_W<'a, const O: u8> = crate::BitWriter<'a, u32, AHB2LPENR_SPEC, bool, O>;
impl R {
    ///Bit 0 - GPIOA clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpioalpen(&self) -> GPIOALPEN_R {
        GPIOALPEN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - GPIOB clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpioblpen(&self) -> GPIOBLPEN_R {
        GPIOBLPEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - GPIOC clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpioclpen(&self) -> GPIOCLPEN_R {
        GPIOCLPEN_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - GPIOD clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpiodlpen(&self) -> GPIODLPEN_R {
        GPIODLPEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - GPIOE clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpioelpen(&self) -> GPIOELPEN_R {
        GPIOELPEN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - GPIOF clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpioflpen(&self) -> GPIOFLPEN_R {
        GPIOFLPEN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - GPIOG clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpioglpen(&self) -> GPIOGLPEN_R {
        GPIOGLPEN_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - GPIOH clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpiohlpen(&self) -> GPIOHLPEN_R {
        GPIOHLPEN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - GPIOI clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn gpioilpen(&self) -> GPIOILPEN_R {
        GPIOILPEN_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 10 - ADC1 and 2 peripherals clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn adc12lpen(&self) -> ADC12LPEN_R {
        ADC12LPEN_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - DAC clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn dac12lpen(&self) -> DAC12LPEN_R {
        DAC12LPEN_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - digital camera interface clock enable during sleep mode (DCMI or PSSI depending which interface is active) Set and reset by software.
    #[inline(always)]
    pub fn dcmi_pssilpen(&self) -> DCMI_PSSILPEN_R {
        DCMI_PSSILPEN_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 17 - HASH clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn hashlpen(&self) -> HASHLPEN_R {
        HASHLPEN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - RNG clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn rnglpen(&self) -> RNGLPEN_R {
        RNGLPEN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 30 - SRAM2 clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn sram2lpen(&self) -> SRAM2LPEN_R {
        SRAM2LPEN_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - SRAM3 clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    pub fn sram3lpen(&self) -> SRAM3LPEN_R {
        SRAM3LPEN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - GPIOA clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpioalpen(&mut self) -> GPIOALPEN_W<0> {
        GPIOALPEN_W::new(self)
    }
    ///Bit 1 - GPIOB clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpioblpen(&mut self) -> GPIOBLPEN_W<1> {
        GPIOBLPEN_W::new(self)
    }
    ///Bit 2 - GPIOC clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpioclpen(&mut self) -> GPIOCLPEN_W<2> {
        GPIOCLPEN_W::new(self)
    }
    ///Bit 3 - GPIOD clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpiodlpen(&mut self) -> GPIODLPEN_W<3> {
        GPIODLPEN_W::new(self)
    }
    ///Bit 4 - GPIOE clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpioelpen(&mut self) -> GPIOELPEN_W<4> {
        GPIOELPEN_W::new(self)
    }
    ///Bit 5 - GPIOF clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpioflpen(&mut self) -> GPIOFLPEN_W<5> {
        GPIOFLPEN_W::new(self)
    }
    ///Bit 6 - GPIOG clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpioglpen(&mut self) -> GPIOGLPEN_W<6> {
        GPIOGLPEN_W::new(self)
    }
    ///Bit 7 - GPIOH clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpiohlpen(&mut self) -> GPIOHLPEN_W<7> {
        GPIOHLPEN_W::new(self)
    }
    ///Bit 8 - GPIOI clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gpioilpen(&mut self) -> GPIOILPEN_W<8> {
        GPIOILPEN_W::new(self)
    }
    ///Bit 10 - ADC1 and 2 peripherals clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn adc12lpen(&mut self) -> ADC12LPEN_W<10> {
        ADC12LPEN_W::new(self)
    }
    ///Bit 11 - DAC clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn dac12lpen(&mut self) -> DAC12LPEN_W<11> {
        DAC12LPEN_W::new(self)
    }
    ///Bit 12 - digital camera interface clock enable during sleep mode (DCMI or PSSI depending which interface is active) Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn dcmi_pssilpen(&mut self) -> DCMI_PSSILPEN_W<12> {
        DCMI_PSSILPEN_W::new(self)
    }
    ///Bit 17 - HASH clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn hashlpen(&mut self) -> HASHLPEN_W<17> {
        HASHLPEN_W::new(self)
    }
    ///Bit 18 - RNG clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn rnglpen(&mut self) -> RNGLPEN_W<18> {
        RNGLPEN_W::new(self)
    }
    ///Bit 30 - SRAM2 clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn sram2lpen(&mut self) -> SRAM2LPEN_W<30> {
        SRAM2LPEN_W::new(self)
    }
    ///Bit 31 - SRAM3 clock enable during sleep mode Set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn sram3lpen(&mut self) -> SRAM3LPEN_W<31> {
        SRAM3LPEN_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///RCC AHB2 sleep clock register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ahb2lpenr](index.html) module
pub struct AHB2LPENR_SPEC;
impl crate::RegisterSpec for AHB2LPENR_SPEC {
    type Ux = u32;
}
///`read()` method returns [ahb2lpenr::R](R) reader structure
impl crate::Readable for AHB2LPENR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ahb2lpenr::W](W) writer structure
impl crate::Writable for AHB2LPENR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets AHB2LPENR to value 0xc01f_1dff
impl crate::Resettable for AHB2LPENR_SPEC {
    const RESET_VALUE: Self::Ux = 0xc01f_1dff;
}
