{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 10:15:14 2019 " "Info: Processing started: Sat Oct 19 10:15:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Info: Found entity 1: Mux3" {  } { { "Mux3.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Info: Found entity 1: Mux4" {  } { { "Mux4.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MultDivMuxBox.v(16) " "Warning (10268): Verilog HDL information at MultDivMuxBox.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "MultDivMuxBox.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/MultDivMuxBox.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdivmuxbox.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multdivmuxbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultDivMuxBox " "Info: Found entity 1: MultDivMuxBox" {  } { { "MultDivMuxBox.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/MultDivMuxBox.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Info: Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend26to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend26to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend26to32 " "Info: Found entity 1: SignalExtend26to32" {  } { { "SignalExtend26to32.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend26to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Info: Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2of26to28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2of26to28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2of26to28 " "Info: Found entity 1: ShiftLeft2of26to28" {  } { { "ShiftLeft2of26to28.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft2of26to28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadSize " "Info: Found entity 1: LoadSize" {  } { { "LoadSize.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/LoadSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Info: Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/StoreSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend1to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend1to32 " "Info: Found entity 1: SignalExtend1to32" {  } { { "SignalExtend1to32.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend1to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux7 " "Info: Found entity 1: Mux7" {  } { { "Mux7.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Info: Found entity 1: Mux8" {  } { { "Mux8.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux9 " "Info: Found entity 1: Mux9" {  } { { "Mux9.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Info: Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux6 " "Info: Found entity 1: Mux6" {  } { { "Mux6.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend16to32 " "Info: Found entity 1: SignalExtend16to32" {  } { { "SignalExtend16to32.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irconcat.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irconcat.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRConcat " "Info: Found entity 1: IRConcat" {  } { { "IRConcat.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/IRConcat.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdivcontrolbox.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multdivcontrolbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultDivControlBox " "Info: Found entity 1: MultDivControlBox" {  } { { "MultDivControlBox.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/MultDivControlBox.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multbox.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultBox " "Info: Found entity 1: MultBox" {  } { { "MultBox.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/MultBox.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divbox.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivBox " "Info: Found entity 1: DivBox" {  } { { "DivBox.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DivBox.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file multdiv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MultDiv " "Info: Found entity 1: MultDiv" {  } { { "MultDiv.bdf" "" { Schematic "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/MultDiv.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Info: Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateOverflow Control_Unit.v(46) " "Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(46): object \"stateOverflow\" assigned a value but never read" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(84) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(84): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(85) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(85): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(114) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(114): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(115) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(115): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(151) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(151): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(152) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(152): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(184) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(184): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(185) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(185): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(253) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(253): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(282) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(282): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(311) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(311): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(340) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(340): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(369) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(369): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(399) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(399): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(429) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(429): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(458) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(458): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(487) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(487): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(516) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(516): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(545) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(545): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(574) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(574): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(603) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(603): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(631) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(631): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(702) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(702): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(731) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(731): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(760) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(760): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(789) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(789): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(818) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(818): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(847) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(847): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(876) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(876): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(905) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(905): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(934) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(934): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(963) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(963): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(992) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(992): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1026) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1026): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1057) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1057): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1086) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1086): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1115) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1115): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1144) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1144): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1173) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1173): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1204) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1204): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1233) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1233): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1262) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1262): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1291) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1291): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1320) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1320): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1345) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1345): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1403) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1403): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1432) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1432): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1461) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1461): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1490) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1490): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1518) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1518): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1556) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1556): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Control_Unit.v(1593) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(1593): truncated value with size 2 to match size of target (1)" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(766) " "Warning (10272): Verilog HDL Case Statement warning at Control_Unit.v(766): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 766 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(795) " "Warning (10272): Verilog HDL Case Statement warning at Control_Unit.v(795): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 795 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(824) " "Warning (10272): Verilog HDL Case Statement warning at Control_Unit.v(824): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 824 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(853) " "Warning (10272): Verilog HDL Case Statement warning at Control_Unit.v(853): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 853 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(911) " "Warning (10272): Verilog HDL Case Statement warning at Control_Unit.v(911): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 911 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Control_Unit.v(1535) " "Warning (10272): Verilog HDL Case Statement warning at Control_Unit.v(1535): case item expression covers a value already covered by a previous case item" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 1535 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "mux_1\[0\] GND " "Warning (13410): Pin \"mux_1\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_1\[1\] GND " "Warning (13410): Pin \"mux_1\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_10\[2\] GND " "Warning (13410): Pin \"mux_10\[2\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_11\[0\] GND " "Warning (13410): Pin \"mux_11\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "mux_11\[1\] GND " "Warning (13410): Pin \"mux_11\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "EPC_CONTROL GND " "Warning (13410): Pin \"EPC_CONTROL\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[0\] GND " "Warning (13410): Pin \"state\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[1\] GND " "Warning (13410): Pin \"state\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[2\] GND " "Warning (13410): Pin \"state\[2\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[3\] GND " "Warning (13410): Pin \"state\[3\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[4\] GND " "Warning (13410): Pin \"state\[4\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[5\] GND " "Warning (13410): Pin \"state\[5\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[6\] GND " "Warning (13410): Pin \"state\[6\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "state\[7\] GND " "Warning (13410): Pin \"state\[7\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "div0 " "Warning (15610): No output dependent on input pin \"div0\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "overflow " "Warning (15610): No output dependent on input pin \"overflow\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "negative " "Warning (15610): No output dependent on input pin \"negative\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero " "Warning (15610): No output dependent on input pin \"zero\"" {  } { { "Control_Unit.v" "" { Text "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "321 " "Info: Implemented 321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "238 " "Info: Implemented 238 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg " "Info: Generated suppressed messages file C:/Users/guilh/Desktop/Hardware 2/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 10:15:20 2019 " "Info: Processing ended: Sat Oct 19 10:15:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
