{
	"author": [
		"Yuichi Nakamura",
		"Takeshi Yoshimura"
	],
	"booktitle": "Proceedings of the 32nd Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/NakamuraY95",
	"doi": "10.1145/217474.217605",
	"ee": "http://doi.acm.org/10.1145/217474.217605",
	"pages": "653-657",
	"publisher": "ACM Press",
	"stemmed": [
		"a",
		"partit",
		"base",
		"logic",
		"optim",
		"method",
		"for",
		"larg",
		"scale",
		"circuit",
		"with",
		"boolean",
		"matrix"
	],
	"tag": [
		"clustering",
		"logic",
		"matrix",
		"optimisation",
		"scalability"
	],
	"title": "A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1995
}