Implementation of RISCV Single Cycle Core 

Initially starting with the implementation of basic ALU
<img width="567" alt="Screenshot 2025-01-20 at 4 20 29 PM" src="https://github.com/user-attachments/assets/869c63d9-ba03-47e9-a4d6-a019c3dc602d" />
