{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509040697756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509040697758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 12:58:17 2017 " "Processing started: Thu Oct 26 12:58:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509040697758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1509040697758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALTERA -c ALTERA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALTERA -c ALTERA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1509040697758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1509040698745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1509040698745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/sieteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/sieteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteseg-arq " "Found design unit 1: sieteseg-arq" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719387 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteseg " "Found entity 1: sieteseg" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-arq " "Found design unit 1: REG-arq" {  } { { "../REG.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/REG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719392 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../REG.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-arq " "Found design unit 1: MAC-arq" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719397 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arq " "Found design unit 1: FSM-arq" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719403 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fir_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/uninorte/documents/fir_10/fir_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_package " "Found design unit 1: FIR_package" {  } { { "../FIR_package.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fir_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/fir_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_10-arq " "Found design unit 1: FIR_10-arq" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719438 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_10 " "Found entity 1: FIR_10" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/data_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/data_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Gen-arq " "Found design unit 1: Data_Gen-arq" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Gen " "Found entity 1: Data_Gen" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/bcd27seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/bcd27seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd27seg-arq " "Found design unit 1: bcd27seg-arq" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/bcd27seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719448 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd27seg " "Found entity 1: bcd27seg" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/bcd27seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALTERA-arq " "Found design unit 1: ALTERA-arq" {  } { { "ALTERA.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719455 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTERA " "Found entity 1: ALTERA" {  } { { "ALTERA.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/clk_div_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/clk_div_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_data-arq " "Found design unit 1: clk_div_data-arq" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_data.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719460 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/clk_div_mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/clk_div_mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_mac-arq " "Found design unit 1: clk_div_mac-arq" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719465 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mac " "Found entity 1: clk_div_mac" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509040719465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509040719465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALTERA " "Elaborating entity \"ALTERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1509040719594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_data clk_div_data:CLOCK_DATA " "Elaborating entity \"clk_div_data\" for hierarchy \"clk_div_data:CLOCK_DATA\"" {  } { { "ALTERA.vhd" "CLOCK_DATA" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mac clk_div_mac:CLOCK_MAC " "Elaborating entity \"clk_div_mac\" for hierarchy \"clk_div_mac:CLOCK_MAC\"" {  } { { "ALTERA.vhd" "CLOCK_MAC" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Gen Data_Gen:DataGen " "Elaborating entity \"Data_Gen\" for hierarchy \"Data_Gen:DataGen\"" {  } { { "ALTERA.vhd" "DataGen" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_10 FIR_10:FIR " "Elaborating entity \"FIR_10\" for hierarchy \"FIR_10:FIR\"" {  } { { "ALTERA.vhd" "FIR" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG FIR_10:FIR\|REG:REG0 " "Elaborating entity \"REG\" for hierarchy \"FIR_10:FIR\|REG:REG0\"" {  } { { "../FIR_10.vhd" "REG0" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC FIR_10:FIR\|MAC:MAC_PROCESS " "Elaborating entity \"MAC\" for hierarchy \"FIR_10:FIR\|MAC:MAC_PROCESS\"" {  } { { "../FIR_10.vhd" "MAC_PROCESS" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FIR_10:FIR\|FSM:FSM_PROCESS " "Elaborating entity \"FSM\" for hierarchy \"FIR_10:FIR\|FSM:FSM_PROCESS\"" {  } { { "../FIR_10.vhd" "FSM_PROCESS" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719646 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509040719648 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_mac FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"reset_mac\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509040719648 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"dir\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509040719648 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[0\] FSM.vhd(34) " "Inferred latch for \"dir\[0\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719648 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[1\] FSM.vhd(34) " "Inferred latch for \"dir\[1\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719648 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[2\] FSM.vhd(34) " "Inferred latch for \"dir\[2\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir\[3\] FSM.vhd(34) " "Inferred latch for \"dir\[3\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_mac FSM.vhd(34) " "Inferred latch for \"reset_mac\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] FSM.vhd(34) " "Inferred latch for \"data_out\[0\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] FSM.vhd(34) " "Inferred latch for \"data_out\[1\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] FSM.vhd(34) " "Inferred latch for \"data_out\[2\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] FSM.vhd(34) " "Inferred latch for \"data_out\[3\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] FSM.vhd(34) " "Inferred latch for \"data_out\[4\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] FSM.vhd(34) " "Inferred latch for \"data_out\[5\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] FSM.vhd(34) " "Inferred latch for \"data_out\[6\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] FSM.vhd(34) " "Inferred latch for \"data_out\[7\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] FSM.vhd(34) " "Inferred latch for \"data_out\[8\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] FSM.vhd(34) " "Inferred latch for \"data_out\[9\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] FSM.vhd(34) " "Inferred latch for \"data_out\[10\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] FSM.vhd(34) " "Inferred latch for \"data_out\[11\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] FSM.vhd(34) " "Inferred latch for \"data_out\[12\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719649 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] FSM.vhd(34) " "Inferred latch for \"data_out\[13\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] FSM.vhd(34) " "Inferred latch for \"data_out\[14\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] FSM.vhd(34) " "Inferred latch for \"data_out\[15\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] FSM.vhd(34) " "Inferred latch for \"data_out\[16\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] FSM.vhd(34) " "Inferred latch for \"data_out\[17\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] FSM.vhd(34) " "Inferred latch for \"data_out\[18\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] FSM.vhd(34) " "Inferred latch for \"data_out\[19\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] FSM.vhd(34) " "Inferred latch for \"data_out\[20\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] FSM.vhd(34) " "Inferred latch for \"data_out\[21\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] FSM.vhd(34) " "Inferred latch for \"data_out\[22\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] FSM.vhd(34) " "Inferred latch for \"data_out\[23\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] FSM.vhd(34) " "Inferred latch for \"data_out\[24\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] FSM.vhd(34) " "Inferred latch for \"data_out\[25\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] FSM.vhd(34) " "Inferred latch for \"data_out\[26\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719650 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] FSM.vhd(34) " "Inferred latch for \"data_out\[27\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719651 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] FSM.vhd(34) " "Inferred latch for \"data_out\[28\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719651 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] FSM.vhd(34) " "Inferred latch for \"data_out\[29\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719651 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] FSM.vhd(34) " "Inferred latch for \"data_out\[30\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719651 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] FSM.vhd(34) " "Inferred latch for \"data_out\[31\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509040719651 "|ALTERA|FIR_10:FIR|FSM:FSM_PROCESS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteseg sieteseg:HEX " "Elaborating entity \"sieteseg\" for hierarchy \"sieteseg:HEX\"" {  } { { "ALTERA.vhd" "HEX" { Text "C:/Users/uninorte/Documents/FIR_10/ALTERA/ALTERA.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd27seg sieteseg:HEX\|bcd27seg:D0 " "Elaborating entity \"bcd27seg\" for hierarchy \"sieteseg:HEX\|bcd27seg:D0\"" {  } { { "../sieteseg.vhd" "D0" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509040719657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509040720030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 12:58:40 2017 " "Processing ended: Thu Oct 26 12:58:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509040720030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509040720030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509040720030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1509040720030 ""}
