Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 20 13:02:28 2024
| Host         : SKomolafesPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bargraphtest_timing_summary_routed.rpt -pb bargraphtest_timing_summary_routed.pb -rpx bargraphtest_timing_summary_routed.rpx -warn_on_violation
| Design       : bargraphtest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CCLK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: M0/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   81          inf        0.000                      0                   81           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/leddata_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.421ns  (logic 3.986ns (62.071%)  route 2.436ns (37.929%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  M1/leddata_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[1]/Q
                         net (fo=1, routed)           2.436     2.892    LD1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.421 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     6.421    LD1
    E19                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 3.957ns (67.420%)  route 1.912ns (32.580%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  M1/leddata_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[2]/Q
                         net (fo=1, routed)           1.912     2.368    LD2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     5.869 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     5.869    LD2
    U19                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.965ns (67.911%)  route 1.873ns (32.089%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  M1/leddata_reg[4]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[4]/Q
                         net (fo=1, routed)           1.873     2.329    LD4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     5.838 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     5.838    LD4
    W18                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 3.965ns (67.966%)  route 1.869ns (32.034%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  M1/leddata_reg[3]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[3]/Q
                         net (fo=1, routed)           1.869     2.325    LD3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.834 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     5.834    LD3
    V19                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 3.962ns (67.959%)  route 1.868ns (32.041%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  M1/leddata_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[6]/Q
                         net (fo=1, routed)           1.868     2.324    LD6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506     5.830 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     5.830    LD6
    U14                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.961ns (67.970%)  route 1.866ns (32.030%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  M1/leddata_reg[0]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[0]/Q
                         net (fo=1, routed)           1.866     2.322    LD0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.827 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     5.827    LD0
    U16                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/leddata_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.957ns (67.958%)  route 1.866ns (32.042%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  M1/leddata_reg[7]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M1/leddata_reg[7]/Q
                         net (fo=1, routed)           1.866     2.322    LD7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     5.822 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     5.822    LD7
    V14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 2.115ns (36.746%)  route 3.641ns (63.254%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  M0/clkq_reg[5]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M0/clkq_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    M0/clkq_reg[5]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  M0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.720    M0/clkq_reg[0]_i_17_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  M0/clkq_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.837    M0/clkq_reg[0]_i_9_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.954 r  M0/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.954    M0/clkq_reg[0]_i_12_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.193 r  M0/clkq_reg[0]_i_4/O[2]
                         net (fo=5, routed)           0.730     2.924    M0/clkq_reg[0]_i_4_n_5
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.301     3.225 r  M0/clkq[0]_i_14/O
                         net (fo=2, routed)           0.681     3.905    M0/clkq[0]_i_14_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  M0/clkq[0]_i_5/O
                         net (fo=1, routed)           0.667     4.696    M0/clkq[0]_i_5_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     4.820 r  M0/clkq[0]_i_1/O
                         net (fo=32, routed)          0.935     5.756    M0/clear
    SLICE_X3Y11          FDRE                                         r  M0/clkq_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 2.115ns (36.746%)  route 3.641ns (63.254%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  M0/clkq_reg[5]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M0/clkq_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    M0/clkq_reg[5]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  M0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.720    M0/clkq_reg[0]_i_17_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  M0/clkq_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.837    M0/clkq_reg[0]_i_9_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.954 r  M0/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.954    M0/clkq_reg[0]_i_12_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.193 r  M0/clkq_reg[0]_i_4/O[2]
                         net (fo=5, routed)           0.730     2.924    M0/clkq_reg[0]_i_4_n_5
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.301     3.225 r  M0/clkq[0]_i_14/O
                         net (fo=2, routed)           0.681     3.905    M0/clkq[0]_i_14_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  M0/clkq[0]_i_5/O
                         net (fo=1, routed)           0.667     4.696    M0/clkq[0]_i_5_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     4.820 r  M0/clkq[0]_i_1/O
                         net (fo=32, routed)          0.935     5.756    M0/clear
    SLICE_X3Y11          FDRE                                         r  M0/clkq_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 2.115ns (36.746%)  route 3.641ns (63.254%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  M0/clkq_reg[5]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M0/clkq_reg[5]/Q
                         net (fo=2, routed)           0.627     1.083    M0/clkq_reg[5]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.720 r  M0/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.720    M0/clkq_reg[0]_i_17_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.837 r  M0/clkq_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.837    M0/clkq_reg[0]_i_9_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.954 r  M0/clkq_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.954    M0/clkq_reg[0]_i_12_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.193 r  M0/clkq_reg[0]_i_4/O[2]
                         net (fo=5, routed)           0.730     2.924    M0/clkq_reg[0]_i_4_n_5
    SLICE_X1Y7           LUT4 (Prop_lut4_I0_O)        0.301     3.225 r  M0/clkq[0]_i_14/O
                         net (fo=2, routed)           0.681     3.905    M0/clkq[0]_i_14_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I5_O)        0.124     4.029 r  M0/clkq[0]_i_5/O
                         net (fo=1, routed)           0.667     4.696    M0/clkq[0]_i_5_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.124     4.820 r  M0/clkq[0]_i_1/O
                         net (fo=32, routed)          0.935     5.756    M0/clear
    SLICE_X3Y11          FDRE                                         r  M0/clkq_reg[30]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0/clkq_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  M0/clkq_reg[11]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[11]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[8]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  M0/clkq_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  M0/clkq_reg[15]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[15]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[12]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  M0/clkq_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  M0/clkq_reg[19]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[19]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[16]_i_1_n_4
    SLICE_X3Y8           FDRE                                         r  M0/clkq_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  M0/clkq_reg[23]/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[23]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[20]_i_1_n_4
    SLICE_X3Y9           FDRE                                         r  M0/clkq_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  M0/clkq_reg[27]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[27]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[24]_i_1_n_4
    SLICE_X3Y10          FDRE                                         r  M0/clkq_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  M0/clkq_reg[31]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[31]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[31]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[28]_i_1_n_4
    SLICE_X3Y11          FDRE                                         r  M0/clkq_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  M0/clkq_reg[3]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[3]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[0]_i_2_n_4
    SLICE_X3Y4           FDRE                                         r  M0/clkq_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  M0/clkq_reg[7]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    M0/clkq_reg[7]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  M0/clkq_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    M0/clkq_reg[4]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  M0/clkq_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE                         0.000     0.000 r  M0/clkq_reg[10]/C
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[10]/Q
                         net (fo=2, routed)           0.120     0.261    M0/clkq_reg[10]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  M0/clkq_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    M0/clkq_reg[8]_i_1_n_5
    SLICE_X3Y6           FDRE                                         r  M0/clkq_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/clkq_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/clkq_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  M0/clkq_reg[14]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/clkq_reg[14]/Q
                         net (fo=2, routed)           0.120     0.261    M0/clkq_reg[14]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  M0/clkq_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    M0/clkq_reg[12]_i_1_n_5
    SLICE_X3Y7           FDRE                                         r  M0/clkq_reg[14]/D
  -------------------------------------------------------------------    -------------------





