$system Left  $library LLIB
	$in 
		$pipe A 16
		$signal  Asig 16
	$out 
		$pipe TMP 16
		$signal TMPsig 16
{
}

$system Right  $library RLIB

	$in 
		$pipe TMP 16
		$signal TMPsig 16
	$out 
		$pipe B 16
		$signal Bsig 16
{
}

$system Top 
	$in 
		$pipe a 16 
	 	$signal asig 16
        $out 
		$pipe b 16
		$signal bsig 16
{
        $pipe tmp 16
        $signal tmp_sig 16
        $instance i0  LLIB:Left   A => a Asig => asig  TMP => tmp TMPsig => tmp_sig 
        $instance i1  RLIB:Right  TMPsig => tmp_sig TMP => tmp B => b Bsig => bsig
}
