<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_233_p2" SOURCE="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69" VARIABLE="icmp_ln69" MODULE="krnl_mm2s_Pipeline_VITIS_LOOP_69_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_238_p2" SOURCE="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69" VARIABLE="add_ln69" MODULE="krnl_mm2s_Pipeline_VITIS_LOOP_69_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_fu_248_p2" SOURCE="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78" VARIABLE="icmp_ln78" MODULE="krnl_mm2s_Pipeline_VITIS_LOOP_69_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_265_p2" SOURCE="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78" VARIABLE="add_ln78" MODULE="krnl_mm2s_Pipeline_VITIS_LOOP_69_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op urem" ID="" IMPL="auto" LATENCY="32" OPTYPE="urem" PRAGMA="" RTLNAME="urem_29ns_12ns_11_33_1_U1" SOURCE="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78" VARIABLE="urem_ln78" MODULE="krnl_mm2s_Pipeline_VITIS_LOOP_69_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_1_fu_296_p2" SOURCE="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78" VARIABLE="icmp_ln78_1" MODULE="krnl_mm2s_Pipeline_VITIS_LOOP_69_1" LOOP="VITIS_LOOP_69_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_146_p2" SOURCE="/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:52" VARIABLE="sub" MODULE="krnl_mm2s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="krnl_mm2s" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="krnl_mm2s" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="30" URAM="0"/>
</BindInfo>
