****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:03:32 2024
****************************************


  Startpoint: operand_a[16]
               (input port clocked by clk)
  Endpoint: product[28]
               (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_a[16] (in)                       0.00       0.00 f
  U846/ZN (OR2_X2)                         0.06       0.06 f
  U542/ZN (NOR2_X1)                        0.05       0.12 r
  U761/ZN (NAND3_X1)                       0.04       0.16 f
  U581/ZN (AND2_X1)                        0.05       0.20 f
  U984/ZN (AND2_X1)                        0.04       0.25 f
  U1022/Z (BUF_X2)                         0.05       0.30 f
  U1066/ZN (NAND2_X1)                      0.04       0.34 r
  U1067/ZN (OAI21_X1)                      0.04       0.38 f
  U471/ZN (OR3_X2)                         0.09       0.47 f
  U564/ZN (OAI21_X1)                       0.04       0.51 r
  U1096/ZN (INV_X1)                        0.03       0.55 f
  U1157/ZN (AOI21_X1)                      0.05       0.60 r
  U467/ZN (OR2_X1)                         0.05       0.64 r
  U1176/ZN (INV_X1)                        0.03       0.67 f
  U1178/ZN (AOI21_X1)                      0.05       0.72 r
  U1183/ZN (OAI211_X1)                     0.06       0.78 f
  U1184/ZN (INV_X1)                        0.04       0.82 r
  U1185/ZN (NAND2_X1)                      0.04       0.85 f
  U1199/ZN (XNOR2_X1)                      0.06       0.92 f
  U819/ZN (NAND2_X1)                       0.03       0.95 r
  U736/ZN (AND4_X1)                        0.06       1.02 r
  U742/ZN (OR2_X1)                         0.04       1.05 r
  U851/ZN (NAND4_X1)                       0.04       1.09 f
  U1446/ZN (NAND2_X1)                      0.03       1.12 r
  product[28] (out)                        0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock reconvergence pessimism            0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  ---------------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.12
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.12


1
