// Seed: 3751906227
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5, id_6, id_7;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  reg id_2, id_3;
  for (genvar id_4 = id_1 + id_1; -1; id_3 = 1) wire id_5;
  always id_3 <= -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1[-1];
  wire id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic [7:0][-1 : -1][1] id_6;
  genvar id_7;
  assign id_3 = -1'b0;
endmodule
