{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 23 17:22:55 2020 " "Info: Processing started: Thu Jul 23 17:22:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_1self4 -c lab7_1self4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_1self4 -c lab7_1self4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_1self4.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file lab7_1self4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_1self4 " "Info: Found entity 1: lab7_1self4" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 control " "Info: Found entity 2: control" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 freq_div " "Info: Found entity 3: freq_div" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 251 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bcd_to_seg7_1 " "Info: Found entity 4: bcd_to_seg7_1" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 seg7_select " "Info: Found entity 5: seg7_select" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 293 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_1self4 " "Info: Elaborating entity \"lab7_1self4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:u1\"" {  } { { "lab7_1self4.v" "u1" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_1self4.v(261) " "Warning (10240): Verilog HDL Always Construct warning at lab7_1self4.v(261): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:u2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:u2\"" {  } { { "lab7_1self4.v" "u2" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab7_1self4.v(261) " "Warning (10240): Verilog HDL Always Construct warning at lab7_1self4.v(261): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u3 " "Info: Elaborating entity \"control\" for hierarchy \"control:u3\"" {  } { { "lab7_1self4.v" "u3" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_select seg7_select:u4 " "Info: Elaborating entity \"seg7_select\" for hierarchy \"seg7_select:u4\"" {  } { { "lab7_1self4.v" "u4" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg7_1 bcd_to_seg7_1:u5 " "Info: Elaborating entity \"bcd_to_seg7_1\" for hierarchy \"bcd_to_seg7_1:u5\"" {  } { { "lab7_1self4.v" "u5" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:u1\|divider\[0\]~0 23 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=23) from the following logic: \"freq_div:u1\|divider\[0\]~0\"" {  } { { "lab7_1self4.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 267 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:u2\|divider\[0\]~0 15 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=15) from the following logic: \"freq_div:u2\|divider\[0\]~0\"" {  } { { "lab7_1self4.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 267 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:u1\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:u1\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:u1\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:u1\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:u1\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:u1\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:u1\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:u2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:u2\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:u2\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:u2\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Info: Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:u2\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:u2\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:u2\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ggled GND " "Warning (13410): Pin \"ggled\" is stuck at GND" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 89 -1 0 } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 205 -1 0 } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 305 -1 0 } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 232 -1 0 } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 58 -1 0 } } { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:u3\|traffic_state~10 " "Info: Register \"control:u3\|traffic_state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:u3\|traffic_state~11 " "Info: Register \"control:u3\|traffic_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "Warning (15610): No output dependent on input pin \"enable\"" {  } { { "lab7_1self4.v" "" { Text "C:/altera/90sp2/quartus/lab7/lab7_1self/qts_self4/lab7_1self4.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Info: Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Info: Implemented 103 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 23 17:22:59 2020 " "Info: Processing ended: Thu Jul 23 17:22:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
