# Memory and bus architecture specifications

**Source**: Page 119, Chunk 856  
**Category**: Memory and bus architecture specifications  
**Chunk Index**: 856

---

RM0433 Memory and bus architecture
AXI interconnect - INI x AHB functionality modification register
(AXI_INIx_FN_MOD_AHB)
Address offset: 0x41028 + 0x1000 * x, where x = 1 and 3
Reset value: 0x0000 0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. C_OVE C_OVE

---

**AI Reasoning**: The content describes a specific register related to the AXI interconnect and its functionality within the memory and bus architecture. It fits well under 'specifications' as it details technical aspects of the hardware configuration. The filename highlights the main focus of the content, making it easily discoverable.
