

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO'
================================================================
* Date:           Tue Jan  9 15:42:04 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mem2stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.819 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       14|     1922|  0.140 us|  19.220 us|   14|  1922|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_43_2  |       12|     1920|         5|          4|          1|  3 ~ 480|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     69|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     120|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     120|    183|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |col_3_fu_156_p2                   |         +|   0|  0|  32|          32|           3|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln43_fu_91_p2                |      icmp|   0|  0|  32|          32|          32|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          68|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_2       |   9|          2|   32|         64|
    |cacheBuff_blk_n              |   9|          2|    1|          2|
    |col_fu_60                    |   9|          2|   32|         64|
    |img_data_blk_n               |   9|          2|    1|          2|
    |img_data_din                 |  21|          5|   24|        120|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 114|         26|   95|        265|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |col_2_reg_173                |  32|   0|   32|          0|
    |col_fu_60                    |  32|   0|   32|          0|
    |icmp_ln43_reg_178            |   1|   0|    1|          0|
    |pixel_3_reg_192              |  24|   0|   24|          0|
    |tmp_4_reg_187                |  16|   0|   16|          0|
    |trunc_ln_reg_182             |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 120|   0|  120|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO|  return value|
|img_data_din              |  out|   24|     ap_fifo|                                                                          img_data|       pointer|
|img_data_num_data_valid   |   in|    2|     ap_fifo|                                                                          img_data|       pointer|
|img_data_fifo_cap         |   in|    2|     ap_fifo|                                                                          img_data|       pointer|
|img_data_full_n           |   in|    1|     ap_fifo|                                                                          img_data|       pointer|
|img_data_write            |  out|    1|     ap_fifo|                                                                          img_data|       pointer|
|cacheBuff_dout            |   in|   32|     ap_fifo|                                                                         cacheBuff|       pointer|
|cacheBuff_num_data_valid  |   in|   13|     ap_fifo|                                                                         cacheBuff|       pointer|
|cacheBuff_fifo_cap        |   in|   13|     ap_fifo|                                                                         cacheBuff|       pointer|
|cacheBuff_empty_n         |   in|    1|     ap_fifo|                                                                         cacheBuff|       pointer|
|cacheBuff_read            |  out|    1|     ap_fifo|                                                                         cacheBuff|       pointer|
|empty                     |   in|   32|     ap_none|                                                                             empty|        scalar|
+--------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

