<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4160" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4160{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4160{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4160{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4160{left:95px;bottom:1088px;}
#t5_4160{left:121px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t6_4160{left:69px;bottom:1061px;}
#t7_4160{left:95px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_4160{left:95px;bottom:1040px;}
#t9_4160{left:121px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_4160{left:95px;bottom:1016px;}
#tb_4160{left:121px;bottom:1016px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tc_4160{left:121px;bottom:999px;letter-spacing:-0.47px;}
#td_4160{left:95px;bottom:975px;}
#te_4160{left:121px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tf_4160{left:121px;bottom:958px;letter-spacing:-0.14px;}
#tg_4160{left:95px;bottom:933px;}
#th_4160{left:121px;bottom:933px;letter-spacing:-0.17px;word-spacing:-0.34px;}
#ti_4160{left:69px;bottom:907px;}
#tj_4160{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_4160{left:95px;bottom:886px;}
#tl_4160{left:121px;bottom:886px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#tm_4160{left:95px;bottom:862px;}
#tn_4160{left:121px;bottom:862px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_4160{left:95px;bottom:837px;}
#tp_4160{left:121px;bottom:837px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_4160{left:121px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_4160{left:95px;bottom:796px;}
#ts_4160{left:121px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_4160{left:69px;bottom:770px;}
#tu_4160{left:95px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_4160{left:69px;bottom:747px;}
#tw_4160{left:95px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tx_4160{left:69px;bottom:724px;}
#ty_4160{left:95px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_4160{left:95px;bottom:703px;}
#t10_4160{left:121px;bottom:703px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t11_4160{left:95px;bottom:678px;}
#t12_4160{left:121px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t13_4160{left:121px;bottom:661px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t14_4160{left:95px;bottom:637px;}
#t15_4160{left:121px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_4160{left:121px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_4160{left:95px;bottom:596px;}
#t18_4160{left:121px;bottom:596px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t19_4160{left:95px;bottom:571px;}
#t1a_4160{left:121px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_4160{left:95px;bottom:547px;}
#t1c_4160{left:121px;bottom:547px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1d_4160{left:121px;bottom:520px;}
#t1e_4160{left:147px;bottom:522px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1f_4160{left:121px;bottom:496px;}
#t1g_4160{left:147px;bottom:498px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1h_4160{left:121px;bottom:471px;}
#t1i_4160{left:147px;bottom:474px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1j_4160{left:121px;bottom:447px;}
#t1k_4160{left:147px;bottom:449px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1l_4160{left:121px;bottom:423px;}
#t1m_4160{left:147px;bottom:425px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t1n_4160{left:121px;bottom:398px;}
#t1o_4160{left:147px;bottom:400px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#t1p_4160{left:146px;bottom:383px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1q_4160{left:121px;bottom:357px;}
#t1r_4160{left:147px;bottom:359px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1s_4160{left:121px;bottom:332px;}
#t1t_4160{left:147px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_4160{left:121px;bottom:308px;}
#t1v_4160{left:147px;bottom:310px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1w_4160{left:69px;bottom:284px;}
#t1x_4160{left:95px;bottom:287px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t1y_4160{left:95px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1z_4160{left:69px;bottom:244px;}
#t20_4160{left:95px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t21_4160{left:95px;bottom:231px;letter-spacing:-0.13px;}
#t22_4160{left:131px;bottom:231px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#t23_4160{left:95px;bottom:214px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t24_4160{left:69px;bottom:187px;}
#t25_4160{left:95px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t26_4160{left:69px;bottom:165px;}
#t27_4160{left:95px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t28_4160{left:95px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t29_4160{left:69px;bottom:125px;}
#t2a_4160{left:95px;bottom:128px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2b_4160{left:95px;bottom:111px;letter-spacing:-0.14px;word-spacing:-0.43px;}

.s1_4160{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4160{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4160{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4160{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4160{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4160" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4160Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4160" style="-webkit-user-select: none;"><object width="935" height="1210" data="4160/4160.svg" type="image/svg+xml" id="pdf4160" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4160" class="t s1_4160">32-28 </span><span id="t2_4160" class="t s1_4160">Vol. 3C </span>
<span id="t3_4160" class="t s2_4160">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4160" class="t s3_4160">— </span><span id="t5_4160" class="t s3_4160">All other bits are cleared to 0. </span>
<span id="t6_4160" class="t s4_4160">• </span><span id="t7_4160" class="t s3_4160">CR3 is set as follows: </span>
<span id="t8_4160" class="t s3_4160">— </span><span id="t9_4160" class="t s3_4160">Bits 63:32 are cleared on processors that support IA-32e mode. </span>
<span id="ta_4160" class="t s3_4160">— </span><span id="tb_4160" class="t s3_4160">Bits 31:12 are set to bits 31:12 of the sum of the MSEG base address and the CR3-offset field in the MSEG </span>
<span id="tc_4160" class="t s3_4160">header. </span>
<span id="td_4160" class="t s3_4160">— </span><span id="te_4160" class="t s3_4160">Bits 11:5 and bits 2:0 are cleared (the corresponding bits in the CR3-offset field in the MSEG header are </span>
<span id="tf_4160" class="t s3_4160">ignored). </span>
<span id="tg_4160" class="t s3_4160">— </span><span id="th_4160" class="t s3_4160">Bits 4:3 are set to bits 4:3 of the CR3-offset field in the MSEG header. </span>
<span id="ti_4160" class="t s4_4160">• </span><span id="tj_4160" class="t s3_4160">CR4 is set as follows: </span>
<span id="tk_4160" class="t s3_4160">— </span><span id="tl_4160" class="t s3_4160">MCE, PGE, CET, and PCIDE are cleared. </span>
<span id="tm_4160" class="t s3_4160">— </span><span id="tn_4160" class="t s3_4160">PAE is set to the value of the IA-32e mode SMM feature bit. </span>
<span id="to_4160" class="t s3_4160">— </span><span id="tp_4160" class="t s3_4160">If the IA-32e mode SMM feature bit is clear, PSE is set to 1 if supported by the processor; if the bit is set, </span>
<span id="tq_4160" class="t s3_4160">PSE is cleared. </span>
<span id="tr_4160" class="t s3_4160">— </span><span id="ts_4160" class="t s3_4160">All other bits are unchanged. </span>
<span id="tt_4160" class="t s4_4160">• </span><span id="tu_4160" class="t s3_4160">DR7 is set to 400H. </span>
<span id="tv_4160" class="t s4_4160">• </span><span id="tw_4160" class="t s3_4160">The IA32_DEBUGCTL MSR is cleared to 00000000_00000000H. </span>
<span id="tx_4160" class="t s4_4160">• </span><span id="ty_4160" class="t s3_4160">The registers CS, SS, DS, ES, FS, and GS are loaded as follows: </span>
<span id="tz_4160" class="t s3_4160">— </span><span id="t10_4160" class="t s3_4160">All registers are usable. </span>
<span id="t11_4160" class="t s3_4160">— </span><span id="t12_4160" class="t s3_4160">CS.selector is loaded from the corresponding field in the MSEG header (the high 16 bits are ignored), with </span>
<span id="t13_4160" class="t s3_4160">bits 2:0 cleared to 0. If the result is 0000H, CS.selector is set to 0008H. </span>
<span id="t14_4160" class="t s3_4160">— </span><span id="t15_4160" class="t s3_4160">The selectors for SS, DS, ES, FS, and GS are set to CS.selector+0008H. If the result is 0000H (if the CS </span>
<span id="t16_4160" class="t s3_4160">selector was FFF8H), these selectors are instead set to 0008H. </span>
<span id="t17_4160" class="t s3_4160">— </span><span id="t18_4160" class="t s3_4160">The base addresses of all registers are cleared to zero. </span>
<span id="t19_4160" class="t s3_4160">— </span><span id="t1a_4160" class="t s3_4160">The segment limits for all registers are set to FFFFFFFFH. </span>
<span id="t1b_4160" class="t s3_4160">— </span><span id="t1c_4160" class="t s3_4160">The AR bytes for the registers are set as follows: </span>
<span id="t1d_4160" class="t s5_4160">• </span><span id="t1e_4160" class="t s3_4160">CS.Type is set to 11 (execute/read, accessed, non-conforming code segment). </span>
<span id="t1f_4160" class="t s5_4160">• </span><span id="t1g_4160" class="t s3_4160">For SS, DS, ES, FS, and GS, the Type is set to 3 (read/write, accessed, expand-up data segment). </span>
<span id="t1h_4160" class="t s5_4160">• </span><span id="t1i_4160" class="t s3_4160">The S bits for all registers are set to 1. </span>
<span id="t1j_4160" class="t s5_4160">• </span><span id="t1k_4160" class="t s3_4160">The DPL for each register is set to 0. </span>
<span id="t1l_4160" class="t s5_4160">• </span><span id="t1m_4160" class="t s3_4160">The P bits for all registers are set to 1. </span>
<span id="t1n_4160" class="t s5_4160">• </span><span id="t1o_4160" class="t s3_4160">On processors that support Intel 64 architecture, CS.L is loaded with the value of the IA-32e mode SMM </span>
<span id="t1p_4160" class="t s3_4160">feature bit. </span>
<span id="t1q_4160" class="t s5_4160">• </span><span id="t1r_4160" class="t s3_4160">CS.D is loaded with the inverse of the value of the IA-32e mode SMM feature bit. </span>
<span id="t1s_4160" class="t s5_4160">• </span><span id="t1t_4160" class="t s3_4160">For each of SS, DS, ES, FS, and GS, the D/B bit is set to 1. </span>
<span id="t1u_4160" class="t s5_4160">• </span><span id="t1v_4160" class="t s3_4160">The G bits for all registers are set to 1. </span>
<span id="t1w_4160" class="t s4_4160">• </span><span id="t1x_4160" class="t s3_4160">LDTR is unusable. The LDTR selector is cleared to 0000H, and the register is otherwise undefined (although the </span>
<span id="t1y_4160" class="t s3_4160">base address is always canonical) </span>
<span id="t1z_4160" class="t s4_4160">• </span><span id="t20_4160" class="t s3_4160">GDTR.base is set to the sum of the MSEG base address and the GDTR base-offset field in the MSEG header </span>
<span id="t21_4160" class="t s3_4160">(bits </span><span id="t22_4160" class="t s3_4160">63:32 are always cleared on processors that support IA-32e mode). GDTR.limit is set to the corresponding </span>
<span id="t23_4160" class="t s3_4160">field in the MSEG header (the high 16 bits are ignored). </span>
<span id="t24_4160" class="t s4_4160">• </span><span id="t25_4160" class="t s3_4160">IDTR.base is unchanged. IDTR.limit is cleared to 0000H. </span>
<span id="t26_4160" class="t s4_4160">• </span><span id="t27_4160" class="t s3_4160">RIP is set to the sum of the MSEG base address and the value of the RIP-offset field in the MSEG header </span>
<span id="t28_4160" class="t s3_4160">(bits 63:32 are always cleared on logical processors that support IA-32e mode). </span>
<span id="t29_4160" class="t s4_4160">• </span><span id="t2a_4160" class="t s3_4160">RSP is set to the sum of the MSEG base address and the value of the RSP-offset field in the MSEG header </span>
<span id="t2b_4160" class="t s3_4160">(bits 63:32 are always cleared on logical processor that supports IA-32e mode). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
