{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Sequential Circuits\n",
    "_lcdf5 chapter 4_\n",
    "\n",
    "\n",
    "Topics\n",
    "---\n",
    "- circuits capable of storing information\n",
    "  - synchronous sequential circuit synchronized with clock\n",
    "    - flip-flops\n",
    "  - asynchronous sequential circuits states changes are\n",
    "    - triggered by the changes in inputs\n",
    "    - latches\n",
    "- describes sequential circuits in\n",
    "  - State transition tables\n",
    "  - state transition diagrams\n",
    "\n",
    "\n",
    "# Sequential Circuit Definitions\n",
    "\n",
    "p1\n",
    "- the output Y and next state S' of a sequential circuit depends on its current state S and input X:\n",
    "  - $Y = f(S, X)$\n",
    "  - $S_{next} = g(S,X)$\n",
    "\n",
    "\n",
    "Logic Structures for Storing Information\n",
    "---\n",
    "p2 describes several primitive storage circuits\n",
    "- $t_G$ is the gate delay in several to hundreds of nanoseconds\n",
    "- a) input appears at the output after $t_G$\n",
    "- 0 is stored forever in b), 1 in c), and X in d)\n",
    "\n",
    "However, there is no way to override the storage without additional inputs. \n",
    "- Asynchronous storage circuits called latches are made from these storage circuits by replacing the inverters with NOR or NAND gates\n",
    "- Synchronous circuits are built from latches together with a clock generator p3\n",
    "  - their outputs can change their value only in the presence of clock pulses\n",
    "  - those use clock pulses as inputs for storage elements are called `clocked sequential circuits`\n",
    "  - the simplest form of clocked sequential circuits are called `flip-flops`\n",
    "    - they store only one bit of information\n",
    "    - and change state only in response to a clock pulse\n",
    "\n",
    "# Latches\n",
    "\n",
    "SR latch\n",
    "---\n",
    "- p4 The SR latch is a circuit constructed from two cross-coupled NOR gates. \n",
    "- It has \n",
    "  - two inputs `set` S and `reset` R\n",
    "  - two outputs $Q$ and $\\bar{Q}$ are `normally` the complements of each other\n",
    "- It is in one of the sates below at a time\n",
    "  - `set state` when $(Q,\\bar{Q})=(1,0)$\n",
    "  - `reset state` when $(Q,\\bar{Q})=(0,1)$\n",
    "  - `undefined state` when $(Q,\\bar{Q})=(0,0)$ and (S,R)=(1,1)\n",
    "    - since it violates the requirement that the outputs be the complements of each other\n",
    "    - It also results in an indeterminate or unpredictable next state when both inputs return to 0 simultaneously\n",
    "- (S,R)=(0,0) is the `normal condition`\n",
    "  - during normal operation, only one of S and R can be changed to 1 from 0\n",
    "  - (S,R)=(1,0) transits the SR latch to `set state`\n",
    "  - (S,R)=(0,1) transits the SR latch to `reset state`\n",
    "- The behavior of the SR latch is illustrated in p5\n",
    "  - sequence matters in sequential sequential circuits\n",
    "  - a signal state is unknown when its level is 1/2 in p5\n",
    "    - at the beginning, (S,R) and $Q, \\bar{Q}$ are all unknown\n",
    "    - (S, R)=(0, 1) ‚Üí (Q,Q')=(0,1)\n",
    "    - (S, R)=(0, 0) ‚Üí (Q,Q')=(0,1)\n",
    "    - (S, R)=(1, 0) ‚Üí (Q,Q')=(1,0)\n",
    "    - (S, R)=(0, 0) ‚Üí (Q,Q')=(1,0)\n",
    "    - (S, R)=(0, 1) ‚Üí (Q,Q')=(0,1)\n",
    "    - (S, R)=(0, 0) ‚Üí (Q,Q')=(0,1)\n",
    "    - (S, R)=(1, 1) ‚Üí (Q,Q')=(1,1)\n",
    "    - (S, R)=(0, 0) ‚Üí (Q,Q')=(x,x)\n",
    "  - In general, the latch state changes only in response to input changes and remains unchanged otherwise\n",
    "\n",
    "\n",
    "$\\bar{S}\\bar{R}$ latch\n",
    "---\n",
    "- p6 The $\\bar{S}\\bar{R}$ latch with two cross-coupled NAND gates\n",
    "  - has `set state` and `reset state` identical to SR latch\n",
    "  - but has inputs and `undefined state` contrary to SR latch\n",
    "\n",
    "\n",
    "SR Latch with Control Input\n",
    "---\n",
    "The operation of the basic NOR and NAND latches can be modiied by providing an additional control input that determines when the state of the latch can be changed.\n",
    "- An SR latch with a control input is shown in p7\n",
    "\n",
    "\n",
    "D Latch p8\n",
    "---\n",
    "- eliminates the `undefined state` in the SR latch \n",
    "  - by ensuring that S and R are never 1 at the same time\n",
    "- receives its designation from its ability to hold data\n",
    "  - When C=1, D ‚Üí Q\n",
    "  - When C=0, Q outputs old D\n",
    "- it has an unreliable operation can be solved with `master‚Äìslave` flip-flop in p9\n",
    "  - the left is the master and the right is the slave\n",
    "\n",
    "# Flip-flops\n",
    "- flip-flop state changes have two trigger schemes\n",
    "  - `pulse-triggered` or `level-triggered` has two types\n",
    "    - `positive-pulse triggered` or `high-level triggered` \n",
    "    - `negative-pulse triggered` or `low-level triggered`\n",
    "  - `edge-triggered`, prevalent in contemporary design, also has two types\n",
    "    - `negative-edge triggered` or `falling-edge triggered` p9\n",
    "    - `positive-edge triggered` or `rising-edge triggered` p10\n",
    "- The standard graphics symbols for the different types of latches and flip-flops are shown in p11\n",
    "\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "```vhdl\n",
    "-- positive-edge-triggered D flip-flop with reset;\n",
    "if (RESET = '1) then\n",
    "  Q <= '0';\n",
    "elsif (CLK'event and CLK='1') then\n",
    "  Q <= D;\n",
    "end if;\n",
    "```\n",
    "\n",
    "```verilog\n",
    "always @(posedge CLK or posedge RESET)\n",
    "begin\n",
    "  if (RESET)\n",
    "    Q <= 0;\n",
    "  else\n",
    "    Q <= D;\n",
    "end\n",
    "```\n",
    "\n",
    "\n",
    "Direct Inputs\n",
    "---\n",
    "- Flip-flops can set and reset their storages asynchronously by\n",
    "  - direct set or preset to 1\n",
    "  - direct reset or clear to 0\n",
    "- D Flip-Flop with Direct Set and Reset p12\n",
    "\n",
    "\n",
    "Summary of latches and flip-flops\n",
    "---\n",
    "- Without triggers\n",
    "\n",
    "| name | symbol | set | reset | hold | undefined |\n",
    "|:--:|:--:|:--:|:--:|:--:|:--:|\n",
    "| SR latch |![sr](./img/SR.png) | SR=10<br>Q=1 | SR=01<br>Q=0 | SR=00<br>Q | SR=11<br>QQ'=00 |\n",
    "| S'R' latch |![scrc](./img/ScRc.png) | S'R'=01<br>Q=1 | S'R'=10<br>Q=0 | S'R'=11<br>Q | S'R'=00<br>QQ'=11 |\n",
    "| D latch with 1 ctrl | ![d](./img/D1.png)| CD=11<br>Q=1 | CD=10<br>Q=0 | CD=0x <br>Q | - |\n",
    "| D latch with 0 ctrl | ![d](./img/D0.png)| CD=01<br>Q=1 | CD=00<br>Q=0 | CD=1x <br>Q | - |\n",
    "\n",
    "- With triggers\n",
    "\n",
    "| name | symbol | set | reset | hold | undefined |\n",
    "|:--:|:--:|:--:|:--:|:--:|:--:|\n",
    "| HL-triggered SR latch |![srht](./img/SRht.png) | CSR=110<br>Q=1 | CSR=101<br>Q=0 | CSR=x00 or 0xx<br>Q | CSR=111<br>Q=x |\n",
    "| LL-triggered SR latch |![srht](./img/SRlt.png) | CSR=010<br>Q=1 | CSR=001<br>Q=0 | CSR=x00 or 1xx<br>Q | CSR=011<br>Q=x |\n",
    "| HL-triggered D latch | ![d](./img/Dht.png)| CD=11<br>Q=1 | CD=10<br>Q=0 | CD=0x <br>Q | - |\n",
    "| LL-triggered D latch | ![d](./img/Dlt.png)| CD=01<br>Q=1 | CD=00<br>Q=0 | CD=1x <br>Q | - |\n",
    "| RE-triggered D latch | ![d](./img/Drt.png)| CD= ‚Üë1<br>Q=1 | CD=‚Üë0<br>Q=0 | CD=‚§íx <br>Q | - |\n",
    "| FE-triggered D latch | ![d](./img/Dft.png)| CD=‚Üì1<br>Q=1 | CD=‚Üì0<br>Q=0 | CD=‚§íx <br>Q | - |\n",
    "\n",
    "\n",
    "# Sequential Circuit Analysis\n",
    "\n",
    "Three ways to describe sequential circuits\n",
    "---\n",
    "- Equations: \n",
    "  - $y=f(x,S)$\n",
    "  - $S_{next} = g(x,S)$\n",
    "- logic diagrams\n",
    "- State tables and state diagrams\n",
    "\n",
    "\n",
    "Synchronous sequential circuits\n",
    "---\n",
    "- include flip-flops with the clock inputs driven directly or indirectly by a clock signal\n",
    "- the direct sets and resets are unused during the normal functioning of the circuit\n",
    "\n",
    "\n",
    "Input Equations\n",
    "---\n",
    "- The logic diagram of a sequential circuit consists of \n",
    "  - flip-flops and optional\n",
    "  - combinational gates \n",
    "    - driving the inputs of the flip-flops \n",
    "      - can be described by a set of Boolean functions called `flip-flop input equations`\n",
    "      - the `dependent variable` is denoted by the flip-flop input symbol with the name of the flip-flop output, such as $D_A$\n",
    "    - and consuming the outputs of the flip-flops\n",
    "\n",
    "\n",
    "üçé Example\n",
    "---\n",
    "List the Boolean equations of p13\n",
    "- input equations\n",
    "  - $D_A=AX+BX$\n",
    "  - $D_B=\\overline{A}X$\n",
    "- output equation\n",
    "  - $Y=(A+B)\\overline{X}$\n",
    "\n",
    "\n",
    "State table\n",
    "---\n",
    "One dimensional state table p14 created with `state transition equations`\n",
    "- $A(t+1)=D_A=AX+BX$\n",
    "- $B(t+1)=D_B=\\overline{A}X$\n",
    "- `t+1` indicates the next state\n",
    "- `t` indicates the current state, such as $D_{A(t)}, A(t)$, simply written as $D_A, A$\n",
    "\n",
    "Two dimensional state table p15\n",
    "\n",
    "- Two sequential circuit models\n",
    "- Mealy model\n",
    "  - the outputs depend on the inputs, and the states\n",
    "- Moore model \n",
    "  - the outputs depend on only the states\n",
    "\n",
    "\n",
    "üçé Example\n",
    "---\n",
    "A Moore model circuit p16\n",
    "- input equation\n",
    "  - $D_A=A\\bigoplus X \\bigoplus Y$\n",
    "- output equation\n",
    "  - $Z=A$\n",
    "\n",
    "\n",
    "State Diagram\n",
    "---\n",
    "- p17.a the state diagram of state table p15\n",
    "- p17.b the state diagram of state table p16\n",
    "\n",
    "\n",
    "Equivalent states\n",
    "---\n",
    "- generate identical output sequence from each possible input sequence\n",
    "  - i.e. same next state and outputs from each input symbol\n",
    "- equivalent states can be merged into one, called `state reduction`\n",
    "- In p17.a\n",
    "  - states 01, 10, 11 are equivalent\n",
    "  - they can be merged into one, then only one flip-flop is needed instead of two\n",
    "\n",
    "\n",
    "Sequential Circuit Simulation\n",
    "---\n",
    "Two types of simulation:\n",
    "- functional simulation without gate delay\n",
    "- timing simulation with gate delay\n",
    "\n",
    "p18\n",
    "\n",
    "\n",
    "# Sequential Circuit Design\n",
    "- the key is `finding state diagrams and state tables`\n",
    "- procedure\n",
    "  - Specification\n",
    "  - Formulation\n",
    "  - State assignment\n",
    "  - Flip-Flop input equation Determination\n",
    "  - Output equation Determination\n",
    "  - Optimization\n",
    "  - Technology mapping\n",
    "  - Verification\n",
    "- The minimum number $n_f$ of flip-flops is determined by the number of states $n_S$ in the circuit\n",
    "   - $n_f=‚åà\\log_2 n_S‚åâ$\n",
    " - The `initial state` of the flip-flops can be initiated with a `reset` signal p19\n",
    "   - also called `reset state`\n",
    "\n",
    "\n",
    "üçé Example: finding a state diagram\n",
    "---\n",
    "- a `sequence recognizer`\n",
    "  - finds a substring `1101` in a long string\n",
    "    - p31, p32\n",
    "  - p20 state diagram\n",
    "  - p21 state table\n",
    "\n",
    "\n",
    "üçé Example: finding a state diagram\n",
    "---\n",
    "- (`optional`) a BCD‚Äìto‚Äìexcess-3 decoder\n",
    "   - Y[3:0] = BCD + 0011\n",
    "     - such as, 1000(8)=0101(5)+0011(3)\n",
    "     - but outputs one bit per clock instead of simultaneously\n",
    "   - and `least significant bit first`\n",
    "     - such as 0101(5) applies to the input as 1010, outputs 0001\n",
    "- function specification\n",
    "  - p22.a least significant bit first\n",
    "  - p22.b in order of common prefixes\n",
    "    - p23 state diagram from p22.b\n",
    "\n",
    "\n",
    "State assignment\n",
    "---\n",
    "- in two orders:\n",
    "  - counting order\n",
    "  - Gray code order\n",
    "- encoding states with one-hot code\n",
    "\n",
    "\n",
    "üçé Example\n",
    "---\n",
    "- State assignments for the sequence recognizer\n",
    "  - p24 Gray code\n",
    "  - p25 one-hot code\n",
    "\n",
    "\n",
    "üçé Example\n",
    "---\n",
    "Gray code design for the sequence recognizer based on p24\n",
    "- two flip-flops are needed to represent the four states\n",
    "- input equations:\n",
    "  - $A(t + 1) = D_A(A, B, X) = Œ£m(3, 6, 7)$\n",
    "  - $B(t + 1) = D_B(A, B, X) = Œ£m(1, 3, 5, 7)$\n",
    "- output equation\n",
    "  - $Z(A, B, X) = Œ£m(5)$\n",
    "- simplify these equations with K-map p26\n",
    "  - $D_A = AB + BX$\n",
    "  - $D_B = X$\n",
    "  - $Z = A\\bar{B}X$\n",
    "- a logic diagram p27\n",
    "\n",
    "\n",
    "üçé Example\n",
    "---\n",
    "One-hot code design for the sequence recognizer based on p25\n",
    "- four flip-flops are needed to represent the four states\n",
    "- input equations:\n",
    "  - $A(t + 1) = D_A = A\\bar{X} + B\\bar{X} + D\\bar{X} = (A + B + D)\\bar{X}$\n",
    "  - $B(t + 1) = D_B =  AX + DX = (A + D)X$\n",
    "  - $C(t + 1) = D_C = BX + CX = (B + C)X$\n",
    "  - $D(t + 1) = D_D = CX$\n",
    "- output equation\n",
    "  - $Z = DX$\n",
    "- a logic diagram p28\n",
    "\n",
    "\n",
    "```verilog\n",
    "always @(posedge CLK or posedge RESET)\n",
    "begin\n",
    "  if (RESET)\n",
    "    state <= S0;\n",
    "  else\n",
    "    state <= next_state;\n",
    "end\n",
    "\n",
    "always @(X or state)\n",
    "begin\n",
    "  case (state)\n",
    "    S0: next_state = X? S1:S0;\n",
    "    S1: next_state = X? S2:S0;\n",
    "    S2: next_state = X? S2:S3;\n",
    "    S3: next_state = X? S1:S0;\n",
    "  endcase\n",
    "end\n",
    "\n",
    "always @(X or state)\n",
    "begin\n",
    "  case (state)\n",
    "    S0: Z = 1'b0;\n",
    "    S1: Z = 1'b0;\n",
    "    S2: Z = 1'b0;\n",
    "    S3: Z = X?1'b1:1'b0;\n",
    "  endcase\n",
    "end\n",
    "\n",
    "```\n",
    "\n",
    "\n",
    "Designing with Unused States\n",
    "---\n",
    "- A circuit with `n` flip-flops and `S` states has ($2^n-S$) unused states\n",
    "  - e.x. p29\n",
    "    - three unused states 000, 110, and 111 combined with input X results in six unused combinations\n",
    "- unused states can be treated as don‚Äôt-care conditions\n",
    "- used in K-map to obtain the optimized equations\n",
    "  - $D_A = AX + BX + \\bar{B}\\bar{C}$\n",
    "  - $D_B = \\bar{A}\\bar{C}\\bar{X} + \\bar{A}\\bar{B}X$\n",
    "  - $D_C = \\bar{X}$"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
