Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 21:24:49 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 21:22:38 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:46:47 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 109)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgrade has removed port 'HSI_A80'

-Upgrade has added port 'HSI_A0'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:45:49 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 109)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:29:11 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_SPI_ip_0_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'rstn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_SPI_ip_0_0'. These changes may impact your design.


-Upgrade has removed port 'FSM_DONE'

-Upgrade has removed port 'FSM_START'

-Upgrade has removed port 'SPI_MISO'

-Upgrade has removed port 'SPI_MOSI'

-Upgrade has added port 'SPI_D'

-Upgrade has added port 'clk'

-Upgrade has added port 'rstn'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:27:42 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:22:01 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:02:57 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 10 19:33:53 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 108) to (Rev. 109)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_BiDirChannels_0_0'.


-Upgrade has added interface 'HS_Clock' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgrade has removed port 'HSI_A0'

-Upgrade has added port 'HSI_A80'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 18 01:30:55 2020
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:40:53 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:37:32 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:36:38 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:36:18 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:35:51 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:35:25 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:34:53 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)

