CADENCE IHNL04120
$model
D_CELLS_M3V/LSHVT18U3VX2/cmos_sch D_CELLS_M3V/LSHVT18U3VX2/cmos_sch/cmos_sch/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 LSHVT18U3VX2
Stimulator_IMP/HalfBridge_ST/schematic Stimulator_IMP/HalfBridge_ST/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 HalfBridge_ST
D_CELLS_HD/AND2HDX0/cmos_sch D_CELLS_HD/AND2HDX0/cmos_sch/cmos_sch/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 AND2HDX0
Stimulator_IMP/CurrentSource_All_ST/schematic Stimulator_IMP/CurrentSource_All_ST/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 CurrentSource_All_ST
GATES_3V/invrv3/schematic GATES_3V/invrv3/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 invrv3
Stimulator_TestBench/TB_ChannelSelection_imp/schematic Stimulator_TestBench/TB_ChannelSelection_imp/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/1 TB_ChannelSelection_imp
Stimulator_IMP/LS_LowSide_V2_ST/schematic Stimulator_IMP/LS_LowSide_V2_ST/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 LS_LowSide_V2_ST
D_CELLS_3V/IN_3VX2/cmos_sch D_CELLS_3V/IN_3VX2/cmos_sch/cmos_sch/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 IN_3VX2
D_CELLS_M3V/LSHVT18U3VX1/cmos_sch D_CELLS_M3V/LSHVT18U3VX1/cmos_sch/cmos_sch/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 LSHVT18U3VX1
Stimulator_IMP/Idac_5bit_ST/schematic Stimulator_IMP/Idac_5bit_ST/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 Idac_5bit_ST
Stimulator_IMP/CurrentMirror_ST/schematic Stimulator_IMP/CurrentMirror_ST/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 CurrentMirror_ST
GATES_HD/nand2/schematic GATES_HD/nand2/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 nand2
Stimulator_IMP/LS_HighSide_V3_ST/schematic Stimulator_IMP/LS_HighSide_V3_ST/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 LS_HighSide_V3_ST
Stimulator_IMP/Ext_Iref_ST/schematic Stimulator_IMP/Ext_Iref_ST/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 Ext_Iref_ST
GATES_HD/invr/schematic GATES_HD/invr/schematic/schematic/Stimulator_TestBench_TB_ChannelSelection_imp_config/0 invr
$endmodel
$net
gnd! cds_globals.\gnd! 
vdd3! cds_globals.\vdd3! 
vdd! cds_globals.\vdd! 
vdde! cds_globals.\vdde! 
$endnet
$param
$endparam
