Take all verilog design reference except from top module from folder "9-UART".