#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov 26 13:49:29 2024
# Process ID: 8245
# Current directory: /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/vivado.log
# Journal file: /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/vivado.jou
# Running On        :eecs-digital-40
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :4340.361 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :19977 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1409.992 ; gain = 0.027 ; free physical = 12709 ; free virtual = 18659
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8267
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2150.527 ; gain = 404.562 ; free physical = 11682 ; free virtual = 17635
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9339] data object 'red' is already declared [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:59]
INFO: [Synth 8-6826] previous declaration of 'red' is from here [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:37]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'red' is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:59]
CRITICAL WARNING: [Synth 8-9339] data object 'green' is already declared [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:59]
INFO: [Synth 8-6826] previous declaration of 'green' is from here [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:37]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'green' is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:59]
CRITICAL WARNING: [Synth 8-9339] data object 'blue' is already declared [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:59]
INFO: [Synth 8-6826] previous declaration of 'blue' is from here [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:37]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'blue' is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:59]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/debouncer.sv:14]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/video_sig_gen.sv:16]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:45]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:45]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:51]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:51]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:51]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/debouncer.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/debouncer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'text_display' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:175]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 228 - type: integer 
	Parameter HEIGHT bound to: 225 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 51300 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/image_sprite.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'text_display' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:4]
WARNING: [Synth 8-689] width (32) of port connection 'scroll_dir_in' does not match port width (2) of module 'text_display' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:93]
INFO: [Synth 8-6157] synthesizing module 'enigma_display' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'enigma_display' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6157] synthesizing module 'enigma' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'enigma' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ir_transmitter' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/ir_transmitter.sv:3]
	Parameter MESSAGE_LENGTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/evt_counter.sv:2]
	Parameter MAX_COUNT bound to: 2559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (32) of port connection 'count_out' does not match port width (27) of module 'evt_counter' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/pwm.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/pwm.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/ir_transmitter.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'ir_transmitter' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/ir_transmitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 5 - type: integer 
	Parameter RAM_DEPTH bound to: 1000 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (30) of port connection 'addra' does not match port width (10) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:249]
WARNING: [Synth 8-689] width (30) of port connection 'addrb' does not match port width (10) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:253]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/seven_segment_controller.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/seven_segment_controller.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/seven_segment_controller.sv:2]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/synchronizer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/synchronizer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ir_decoder' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/ir_decoder.sv:3]
	Parameter MESSAGE_LENGTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'current_counter' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/current_counter.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'current_counter' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/current_counter.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/ir_decoder.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'ir_decoder' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/ir_decoder.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'code_out' does not match port width (5) of module 'ir_decoder' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:332]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element hsync_hdmi_pipe_reg[11] was removed.  [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:86]
WARNING: [Synth 8-6014] Unused sequential element vsync_hdmi_pipe_reg[11] was removed.  [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:87]
WARNING: [Synth 8-6014] Unused sequential element active_draw_hdmi_pipe_reg[11] was removed.  [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:88]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[4] was removed.  [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:91]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/text_display.sv:98]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma_display.sv:69]
WARNING: [Synth 8-3848] Net data_valid_out in module/entity enigma does not have driver. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/enigma.sv:10]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 1st driver pin 'mssc/an_out[4]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 1st driver pin 'mssc/an_out[0]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 1st driver pin 'mssc/cat_out[0]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 1st driver pin 'mssc/cat_out[0]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv-4.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:4]
WARNING: [Synth 8-3848] Net last_enigma_data_valid in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:206]
WARNING: [Synth 8-3848] Net rotor_valid_out in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:203]
WARNING: [Synth 8-3848] Net rotor_select_out in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:199]
WARNING: [Synth 8-3848] Net rotor_initial_out in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:200]
WARNING: [Synth 8-3848] Net letter_valid_out in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:202]
WARNING: [Synth 8-3848] Net char_out in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:201]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port data_valid_out in module enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[0] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2301.496 ; gain = 555.531 ; free physical = 11510 ; free virtual = 17465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.371 ; gain = 567.406 ; free physical = 11510 ; free virtual = 17465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.371 ; gain = 567.406 ; free physical = 11510 ; free virtual = 17465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2319.309 ; gain = 0.000 ; free physical = 11510 ; free virtual = 17464
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_clk'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_sda'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_scl'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.121 ; gain = 0.000 ; free physical = 11505 ; free virtual = 17460
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2454.121 ; gain = 0.000 ; free physical = 11505 ; free virtual = 17460
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11491 ; free virtual = 17445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11491 ; free virtual = 17445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11491 ; free virtual = 17445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ir_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ir_decoder'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000000
                      SB |                              001 | 00000000000000000000000000000001
                      BS |                              010 | 00000000000000000000000000000011
                     BB0 |                              011 | 00000000000000000000000000000100
                     BB1 |                              100 | 00000000000000000000000000000101
                     EOM |                              101 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ir_transmitter'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 | 00000000000000000000000000000000
                      SL |                         00000010 | 00000000000000000000000000000001
                      DH |                         00000100 | 00000000000000000000000000000100
                      DL |                         00001000 | 00000000000000000000000000000011
                      F0 |                         00010000 | 00000000000000000000000000000101
                      F1 |                         00100000 | 00000000000000000000000000000110
                   CHECK |                         01000000 | 00000000000000000000000000000111
                    DATA |                         10000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ir_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11486 ; free virtual = 17443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 4     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 19    
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 77    
	   2 Input    5 Bit       Adders := 78    
	   4 Input    5 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 6     
	   3 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               11 Bit    Registers := 28    
	               10 Bit    Registers := 33    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 177   
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 121   
+---RAMs : 
	             400K Bit	(51300 X 8 bit)          RAMs := 2     
	               6K Bit	(256 X 24 bit)          RAMs := 2     
	               5K Bit	(1024 X 5 bit)          RAMs := 1     
	               4K Bit	(1000 X 5 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 9     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 10    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 35    
	   3 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 169   
	   6 Input    5 Bit        Muxes := 73    
	   8 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 7     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP letter_y_reg, operation Mode is: (A''*(B:0x2d))'.
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP letter_y_reg.
DSP Report: register vcount_up_pipe_reg[4] is absorbed into DSP letter_y_reg.
DSP Report: register letter_y_reg is absorbed into DSP letter_y_reg.
DSP Report: operator letter_y0 is absorbed into DSP letter_y_reg.
DSP Report: Generating DSP letter_x_reg, operation Mode is: ((D'+A)*(B:0x28))'.
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP letter_x_reg.
DSP Report: register letter_x_reg is absorbed into DSP letter_x_reg.
DSP Report: register hcount_left_pipe_reg[4] is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x0 is absorbed into DSP letter_x_reg.
DSP Report: operator hcount_left_pipe_reg[4]0 is absorbed into DSP letter_x_reg.
DSP Report: Generating DSP letter_sprite/image_addr_reg, operation Mode is: C'+A*(B:0xe4).
DSP Report: register letter_sprite/image_addr_stage1_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: register letter_sprite/image_addr_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr0 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr1 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: Generating DSP letter_y1, operation Mode is: (A:0x168)*B''.
DSP Report: register shift_pipe_reg[2] is absorbed into DSP letter_y1.
DSP Report: register shift_pipe_reg[3] is absorbed into DSP letter_y1.
DSP Report: operator letter_y1 is absorbed into DSP letter_y1.
DSP Report: Generating DSP letter_y0, operation Mode is: PCIN+A''*(B:0x64).
DSP Report: register vcount_up_pipe_reg[2] is absorbed into DSP letter_y0.
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP letter_y0.
DSP Report: operator letter_y0 is absorbed into DSP letter_y0.
DSP Report: operator letter_y2 is absorbed into DSP letter_y0.
DSP Report: Generating DSP letter_x_reg, operation Mode is: C+(D'+A)*(B:0x8c).
DSP Report: register hcount_left_pipe_reg[2] is absorbed into DSP letter_x_reg.
DSP Report: register letter_x_reg is absorbed into DSP letter_x_reg.
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x0 is absorbed into DSP letter_x_reg.
DSP Report: operator letter_x1 is absorbed into DSP letter_x_reg.
DSP Report: operator hcount_left_pipe_reg[3]0 is absorbed into DSP letter_x_reg.
DSP Report: Generating DSP letter_sprite/image_addr_reg, operation Mode is: C'+A*(B:0xe4).
DSP Report: register letter_sprite/image_addr_stage1_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: register letter_sprite/image_addr_reg is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr0 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: operator letter_sprite/image_addr1 is absorbed into DSP letter_sprite/image_addr_reg.
DSP Report: Generating DSP dist_sq1, operation Mode is: A2*B2.
DSP Report: register x_dist_reg is absorbed into DSP dist_sq1.
DSP Report: register x_dist_reg is absorbed into DSP dist_sq1.
DSP Report: operator dist_sq1 is absorbed into DSP dist_sq1.
DSP Report: Generating DSP dist_sq_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register y_dist_reg is absorbed into DSP dist_sq_reg.
DSP Report: register y_dist_reg is absorbed into DSP dist_sq_reg.
DSP Report: register dist_sq_reg is absorbed into DSP dist_sq_reg.
DSP Report: operator dist_sq0 is absorbed into DSP dist_sq_reg.
DSP Report: operator dist_sq1 is absorbed into DSP dist_sq_reg.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port data_valid_out in module enigma is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_in in module enigma_display is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_o[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb_i[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element text_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element letter_buffer_ram/BRAM_reg was removed. 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[6] with 1st driver pin 'mssc/cat_out[6]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[6] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_c[6] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[5] with 1st driver pin 'mssc/cat_out[5]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[5] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_c[5] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[4] with 1st driver pin 'mssc/cat_out[4]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[4] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_c[4] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[3] with 1st driver pin 'mssc/cat_out[3]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[3] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_c[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[2] with 1st driver pin 'mssc/cat_out[2]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[2] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_c[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[1] with 1st driver pin 'mssc/cat_out[1]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[1] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_c[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[0] with 1st driver pin 'mssc/cat_out[0]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_c[0] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_c[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[3] with 1st driver pin 'mssc/an_out[7]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[3] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss0_an[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[2] with 1st driver pin 'mssc/an_out[6]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[2] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss0_an[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[1] with 1st driver pin 'mssc/an_out[5]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[1] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss0_an[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[0] with 1st driver pin 'mssc/an_out[4]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss0_an[0] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss0_an[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[3] with 1st driver pin 'mssc/an_out[3]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[3] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_an[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[2] with 1st driver pin 'mssc/an_out[2]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[2] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_an[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[1] with 1st driver pin 'mssc/an_out[1]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[1] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_an[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[0] with 1st driver pin 'mssc/an_out[0]' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss1_an[0] with 2nd driver pin 'GND' [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ss1_an[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/hdl/top_level.sv:297]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11472 ; free virtual = 17443
---------------------------------------------------------------------------------
 Sort Area is  dist_sq_reg_e : 0 0 : 1756 1756 : Used 1 time 0
 Sort Area is  dist_sq1_c : 0 0 : 1697 1697 : Used 1 time 0
 Sort Area is  letter_sprite/image_addr_reg_4 : 0 0 : 525 525 : Used 1 time 0
 Sort Area is  letter_sprite/image_addr_reg_b : 0 0 : 525 525 : Used 1 time 0
 Sort Area is  letter_x_reg_9 : 0 0 : 220 220 : Used 1 time 0
 Sort Area is  letter_y1_6 : 0 0 : 2 172 : Used 1 time 0
 Sort Area is  letter_y1_6 : 0 1 : 170 172 : Used 1 time 0
 Sort Area is  letter_y_reg_0 : 0 0 : 165 165 : Used 1 time 0
 Sort Area is  letter_x_reg_2 : 0 0 : 115 115 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|enigma_display | letter_map | 32x5          | LUT            | 
|enigma         | reflector  | 32x5          | LUT            | 
|enigma_display | letter_map | 32x5          | LUT            | 
|enigma         | p_0_out    | 32x5          | LUT            | 
+---------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|display_text                                       | text_bram/BRAM_reg | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg           | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg           | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg           | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg           | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|text_display   | (A''*(B:0x2d))'    | 10     | 6      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|text_display   | ((D'+A)*(B:0x28))' | 1      | 6      | -      | 11     | 11     | 0    | 0    | -    | 1    | 1     | 1    | 0    | 
|image_sprite   | C'+A*(B:0xe4)      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|enigma_display | (A:0x168)*B''      | 1      | 9      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | PCIN+A''*(B:0x64)  | 10     | 7      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | C+(D'+A)*(B:0x8c)  | 1      | 8      | 8      | 11     | 11     | 0    | 0    | 0    | 1    | 1     | 0    | 1    | 
|image_sprite   | C'+A*(B:0xe4)      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 1    | -    | -     | 0    | 1    | 
|enigma_display | A2*B2              | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|enigma_display | (C+A2*B2)'         | 15     | 15     | 15     | -      | 15     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
+---------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11483 ; free virtual = 17454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11469 ; free virtual = 17439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|display_text                                       | text_bram/BRAM_reg | 1 K x 5(READ_FIRST)    | W |   | 1 K x 5(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg           | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg           | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|xilinx_single_port_ram_read_first:                 | BRAM_reg           | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg           | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11469 ; free virtual = 17440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11470 ; free virtual = 17441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11470 ; free virtual = 17441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11471 ; free virtual = 17442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11471 ; free virtual = 17442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11471 ; free virtual = 17442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11471 ; free virtual = 17442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | display_text/vcount_up_pipe_reg[2][3]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_vcount_reg[9]           | 6      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_level   | display_text/letter_vcount_reg[2]           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_vcount_reg[1]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_vcount_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/hcount_left_pipe_reg[2][4]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/letter_hcount_reg[10]          | 6      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_level   | display_text/letter_hcount_reg[6]           | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_level   | display_text/letter_sprite/in_sprite6_reg   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/hsync_hdmi_out_reg             | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/vsync_hdmi_out_reg             | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/active_draw_hdmi_out_reg       | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/addra2_reg[4]                  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_level   | display_text/addra2_reg[0]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_text/vcount_pipe_reg[2][0]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/letter_vcount_reg[9]         | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | display_enigma/letter_hcount_reg[10]        | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|top_level   | display_enigma/letter_sprite/in_sprite6_reg | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/shift_pipe_reg[6]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/hsync_hdmi_out_reg           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/vsync_hdmi_out_reg           | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | display_enigma/active_draw_hdmi_out_reg     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|enigma_display | A''*B          | 1      | 9      | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | PCIN+A''*B     | 2      | 7      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|enigma_display | (C+(D'+A)'*B)' | 1      | 8      | 8      | 4      | 11     | 0    | 0    | 0    | 0    | 1     | 0    | 1    | 
|enigma_display | A'*B'          | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|enigma_display | (C+A'*B')'     | 15     | 15     | 15     | -      | 15     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|image_sprite   | (C'+A*B)'      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|text_display   | (A''*B)'       | 4      | 6      | -      | -      | 10     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|text_display   | ((D'+A)'*B)'   | 1      | 6      | -      | 5      | 11     | 0    | 0    | -    | 0    | 1     | 0    | 1    | 
|image_sprite   | (C'+A*B)'      | 16     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |   142|
|3     |DSP48E1    |     9|
|9     |LUT1       |    13|
|10    |LUT2       |   245|
|11    |LUT3       |   142|
|12    |LUT4       |   275|
|13    |LUT5       |   215|
|14    |LUT6       |   260|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |    11|
|17    |OSERDESE2  |     6|
|19    |PLLE2_ADV  |     1|
|20    |RAMB18E1   |     3|
|22    |RAMB36E1   |    32|
|38    |SRL16E     |    59|
|39    |FDRE       |   526|
|40    |FDSE       |     4|
|41    |IBUF       |    17|
|42    |OBUF       |    45|
|43    |OBUFDS     |     4|
|44    |OBUFT      |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.121 ; gain = 708.156 ; free physical = 11471 ; free virtual = 17442
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 45 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2454.121 ; gain = 567.406 ; free physical = 11472 ; free virtual = 17443
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2454.129 ; gain = 708.156 ; free physical = 11472 ; free virtual = 17443
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2454.129 ; gain = 0.000 ; free physical = 11758 ; free virtual = 17728
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_clk'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_sda'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_scl'. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.129 ; gain = 0.000 ; free physical = 11753 ; free virtual = 17724
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: a03aab19
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 170 Warnings, 99 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2454.129 ; gain = 1044.137 ; free physical = 11760 ; free virtual = 17731
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2170.400; main = 1911.261; forked = 431.677
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3472.742; main = 2454.125; forked = 1018.617
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11760 ; free virtual = 17730
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11760 ; free virtual = 17730
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11760 ; free virtual = 17730
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11759 ; free virtual = 17730
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11759 ; free virtual = 17730
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11757 ; free virtual = 17728
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11757 ; free virtual = 17728
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11730 ; free virtual = 17702
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11729 ; free virtual = 17701

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 312531d0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.137 ; gain = 0.000 ; free physical = 11730 ; free virtual = 17701

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 312531d0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 312531d0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Phase 1 Initialization | Checksum: 312531d0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 312531d0e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 312531d0e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Phase 2 Timer Update And Timing Data Collection | Checksum: 312531d0e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2796be30e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Retarget | Checksum: 2796be30e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 28737924a

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Constant propagation | Checksum: 28737924a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2bdd3d57a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Sweep | Checksum: 2bdd3d57a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2bdd3d57a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
BUFG optimization | Checksum: 2bdd3d57a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2bdd3d57a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Shift Register Optimization | Checksum: 2bdd3d57a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2bdd3d57a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Post Processing Netlist | Checksum: 2bdd3d57a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 35fa442b1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Phase 9.2 Verifying Netlist Connectivity | Checksum: 35fa442b1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Phase 9 Finalization | Checksum: 35fa442b1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 35fa442b1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2683.137 ; gain = 0.000 ; free physical = 11527 ; free virtual = 17498

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 1d75724ff

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17452
Ending Power Optimization Task | Checksum: 1d75724ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.281 ; gain = 135.145 ; free physical = 11480 ; free virtual = 17452

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d75724ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17452

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17452
Ending Netlist Obfuscation Task | Checksum: 28a8976d9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17452
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.281 ; gain = 332.145 ; free physical = 11480 ; free virtual = 17452
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11481 ; free virtual = 17452
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b505b8e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11481 ; free virtual = 17452
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11481 ; free virtual = 17452

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16a154ee0

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11481 ; free virtual = 17452

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16c1ddda5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17452

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16c1ddda5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17452
Phase 1 Placer Initialization | Checksum: 16c1ddda5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17452

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 249787c45

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17451

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 232fa9d06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17451

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 232fa9d06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11480 ; free virtual = 17451

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 194493b0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11505 ; free virtual = 17476

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 74 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1dc748d6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477
Phase 2.4 Global Placement Core | Checksum: 1fee50f05

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477
Phase 2 Global Placement | Checksum: 1fee50f05

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22219b22e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 201405c03

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f25c1a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23727280e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a00ee515

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2100e37d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 231cc36f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477
Phase 3 Detail Placement | Checksum: 231cc36f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11506 ; free virtual = 17477

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29a192f60

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.721 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dfa1c72f

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 302a88b4a

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
Phase 4.1.1.1 BUFG Insertion | Checksum: 29a192f60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.721. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 283db6247

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
Phase 4.1 Post Commit Optimization | Checksum: 283db6247

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 283db6247

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 283db6247

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
Phase 4.3 Placer Reporting | Checksum: 283db6247

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 268b84e20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
Ending Placer Task | Checksum: 21201b932

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17479
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11505 ; free virtual = 17477
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11501 ; free virtual = 17475
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11501 ; free virtual = 17475
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11501 ; free virtual = 17475
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11501 ; free virtual = 17475
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11501 ; free virtual = 17476
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11501 ; free virtual = 17476
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e569f2ec ConstDB: 0 ShapeSum: 82069310 RouteDB: aa913336
Post Restoration Checksum: NetGraph: ecb8108a | NumContArr: 7f7bb16f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f185b733

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f185b733

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f185b733

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ad7f7342

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.751  | TNS=0.000  | WHS=-0.277 | THS=-11.037|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1678
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1678
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2fe95289e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2fe95289e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20a7767c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
Phase 4 Initial Routing | Checksum: 20a7767c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.375  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24853f405

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
Phase 5 Rip-up And Reroute | Checksum: 24853f405

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23b2e39c8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.454  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 23b2e39c8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23b2e39c8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
Phase 6 Delay and Skew Optimization | Checksum: 23b2e39c8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.454  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26913af00

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
Phase 7 Post Hold Fix | Checksum: 26913af00

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.440086 %
  Global Horizontal Routing Utilization  = 0.525247 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26913af00

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26913af00

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 25b68a632

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 25b68a632

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.459  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 288e64dbb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 13.51 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 195edeccd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 195edeccd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11514 ; free virtual = 17486
Wrote PlaceDB: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17483
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17483
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17484
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17484
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17484
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2818.281 ; gain = 0.000 ; free physical = 11508 ; free virtual = 17484
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/78e1857970f14a8b8b4fba334e401e7f/62050_final_project/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/dist_sq_reg input display_enigma/dist_sq_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_sprite/image_addr_reg input display_enigma/letter_sprite/image_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_x_reg input display_enigma/letter_x_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_enigma/letter_x_reg input display_enigma/letter_x_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_text/letter_sprite/image_addr_reg input display_text/letter_sprite/image_addr_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP display_text/letter_x_reg input display_text/letter_x_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11549984 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2892.633 ; gain = 74.352 ; free physical = 11364 ; free virtual = 17339
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 13:51:20 2024...
