

================================================================
== Vitis HLS Report for 'packet_identification'
================================================================
* Date:           Fri Sep  8 14:08:15 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        PKT_HANDLER_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.450 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1|  3.100 ns|  3.100 ns|    1|    1|  yes(flp)|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 0, i1 %s_axis_V_last_V, i1 0, i3 %s_axis_V_dest_V, void @empty_4"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %eth_level_pkt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_V_dest_V, i1 %s_axis_V_last_V, i64 %s_axis_V_strb_V, i64 %s_axis_V_keep_V, i512 %s_axis_V_data_V, void @empty_2, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pi_fsm_state_load = load i2 %pi_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:188]   --->   Operation 10 'load' 'pi_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.66ns)   --->   "%switch_ln188 = switch i2 %pi_fsm_state_load, void %sw.bb.i, i2 2, void %sw.bb63.i, i2 1, void %sw.bb47.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:188]   --->   Operation 11 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:241]   --->   Operation 12 'nbreadreq' 'tmp_1_i' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.45ns)   --->   "%br_ln241 = br i1 %tmp_1_i, void %sw.epilog.i, void %if.then49.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:241]   --->   Operation 13 'br' 'br_ln241' <Predicate = (pi_fsm_state_load == 1)> <Delay = 0.45>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_16 = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:242]   --->   Operation 14 'read' 'empty_16' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%currWord_data_2 = extractvalue i644 %empty_16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:242]   --->   Operation 15 'extractvalue' 'currWord_data_2' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%currWord_keep_2 = extractvalue i644 %empty_16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:242]   --->   Operation 16 'extractvalue' 'currWord_keep_2' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%currWord_last_3 = extractvalue i644 %empty_16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:242]   --->   Operation 17 'extractvalue' 'currWord_last_3' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.45ns)   --->   "%br_ln253 = br void %sw.epilog.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:253]   --->   Operation 18 'br' 'br_ln253' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.45>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:256]   --->   Operation 19 'nbreadreq' 'tmp_2_i' <Predicate = (pi_fsm_state_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.45ns)   --->   "%br_ln256 = br i1 %tmp_2_i, void %sw.epilog.i, void %if.then65.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:256]   --->   Operation 20 'br' 'br_ln256' <Predicate = (pi_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_17 = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:257]   --->   Operation 21 'read' 'empty_17' <Predicate = (pi_fsm_state_load == 2 & tmp_2_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%currWord_last_1 = extractvalue i644 %empty_17" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:257]   --->   Operation 22 'extractvalue' 'currWord_last_1' <Predicate = (pi_fsm_state_load == 2 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.45ns)   --->   "%br_ln261 = br void %sw.epilog.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:261]   --->   Operation 23 'br' 'br_ln261' <Predicate = (pi_fsm_state_load == 2 & tmp_2_i)> <Delay = 0.45>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:190]   --->   Operation 24 'nbreadreq' 'tmp_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.45ns)   --->   "%br_ln190 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:190]   --->   Operation 25 'br' 'br_ln190' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1)> <Delay = 0.45>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = read i644 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A, i512 %s_axis_V_data_V, i64 %s_axis_V_keep_V, i64 %s_axis_V_strb_V, i1 %s_axis_V_last_V, i3 %s_axis_V_dest_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:191]   --->   Operation 26 'read' 'empty' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_data = extractvalue i644 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:191]   --->   Operation 27 'extractvalue' 'currWord_data' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_keep = extractvalue i644 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:191]   --->   Operation 28 'extractvalue' 'currWord_keep' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last = extractvalue i644 %empty" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:191]   --->   Operation 29 'extractvalue' 'currWord_last' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 104, i32 111" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:40->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:192]   --->   Operation 30 'partselect' 'tmp_4_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5_i = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 96, i32 103" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:40->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:192]   --->   Operation 31 'partselect' 'tmp_5_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ethernetType = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_5_i, i8 %tmp_4_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:40->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:192]   --->   Operation 32 'bitconcatenate' 'ethernetType' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ipVersion = partselect i4 @_ssdm_op_PartSelect.i4.i512.i32.i32, i512 %currWord_data, i32 116, i32 119" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:193]   --->   Operation 33 'partselect' 'ipVersion' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ipProtocol = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %currWord_data, i32 184, i32 191" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:194]   --->   Operation 34 'partselect' 'ipProtocol' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%switch_ln196 = switch i16 %ethernetType, void %if.else40.i, i16 2054, void %if.then39.i, i16 2048, void %if.then13.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:196]   --->   Operation 35 'switch' 'switch_ln196' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.72>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln201 = icmp_eq  i4 %ipVersion, i4 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:201]   --->   Operation 36 'icmp' 'icmp_ln201' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.45ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %if.then39.i, void %if.then15.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:201]   --->   Operation 37 'br' 'br_ln201' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048)> <Delay = 0.45>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%switch_ln202 = switch i8 %ipProtocol, void %if.else40.i, i8 1, void %if.then39.i, i8 6, void %if.then21.i, i8 17, void %if.then25.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:202]   --->   Operation 38 'switch' 'switch_ln202' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & icmp_ln201)> <Delay = 0.69>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%br_ln210 = br void %if.then39.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:210]   --->   Operation 39 'br' 'br_ln210' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & icmp_ln201 & ipProtocol == 17)> <Delay = 0.45>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%br_ln207 = br void %if.then39.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:207]   --->   Operation 40 'br' 'br_ln207' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & icmp_ln201 & ipProtocol == 6)> <Delay = 0.45>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tdest_5_ph_i = phi i2 3, void %if.then25.i, i2 2, void %if.then21.i, i2 0, void %if.then.i, i2 0, void %if.then13.i, i2 1, void %if.then15.i"   --->   Operation 41 'phi' 'tdest_5_ph_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 17) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & !icmp_ln201) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2054)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln230 = br void %if.end41.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:230]   --->   Operation 42 'br' 'br_ln230' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 17) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & !icmp_ln201) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2054)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end41.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType != 2054 & icmp_ln201 & ipProtocol != 1 & ipProtocol != 6 & ipProtocol != 17) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType != 2054 & ethernetType != 2048)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln235)   --->   "%storemerge_i = phi i2 1, void %if.then39.i, i2 2, void %if.else40.i"   --->   Operation 44 'phi' 'storemerge_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln235 = select i1 %currWord_last, i2 0, i2 %storemerge_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:235]   --->   Operation 45 'select' 'select_ln235' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.45ns)   --->   "%br_ln238 = br void %sw.epilog.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:238]   --->   Operation 46 'br' 'br_ln238' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.45>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%pi_fsm_state_flag_5_i = phi i1 %currWord_last_1, void %if.then65.i, i1 0, void %sw.bb63.i, i1 1, void %if.end41.i, i1 0, void %sw.bb.i, i1 %currWord_last_3, void %if.then49.i, i1 0, void %sw.bb47.i"   --->   Operation 47 'phi' 'pi_fsm_state_flag_5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pi_fsm_state_new_5_i = phi i2 0, void %if.then65.i, i2 0, void %sw.bb63.i, i2 %select_ln235, void %if.end41.i, i2 0, void %sw.bb.i, i2 0, void %if.then49.i, i2 0, void %sw.bb47.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:235]   --->   Operation 48 'phi' 'pi_fsm_state_new_5_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %pi_fsm_state_flag_5_i, void %packet_identification.exit, void %mergeST.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:257]   --->   Operation 49 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln232 = store i2 %pi_fsm_state_new_5_i, i2 %pi_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:232]   --->   Operation 50 'store' 'store_ln232' <Predicate = (pi_fsm_state_flag_5_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %packet_identification.exit"   --->   Operation 51 'br' 'br_ln0' <Predicate = (pi_fsm_state_flag_5_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sendWord_dest = load i2 %tdest_r" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:247]   --->   Operation 52 'load' 'sendWord_dest' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6_i = bitconcatenate i586 @_ssdm_op_BitConcatenate.i586.i2.i7.i1.i64.i512, i2 %sendWord_dest, i7 0, i1 %currWord_last_3, i64 %currWord_keep_2, i512 %currWord_data_2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:248]   --->   Operation 53 'bitconcatenate' 'tmp_6_i' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i586 %tmp_6_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:248]   --->   Operation 54 'zext' 'zext_ln248' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.45ns)   --->   "%write_ln248 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt, i1024 %zext_ln248" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:248]   --->   Operation 55 'write' 'write_ln248' <Predicate = (pi_fsm_state_load == 1 & tmp_1_i)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7_i = bitconcatenate i586 @_ssdm_op_BitConcatenate.i586.i2.i7.i1.i64.i512, i2 %tdest_5_ph_i, i7 0, i1 %currWord_last, i64 %currWord_keep, i512 %currWord_data" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:228]   --->   Operation 56 'bitconcatenate' 'tmp_7_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 17) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & !icmp_ln201) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2054)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i586 %tmp_7_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:228]   --->   Operation 57 'zext' 'zext_ln228' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 17) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & !icmp_ln201) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2054)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.45ns)   --->   "%write_ln228 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %eth_level_pkt, i1024 %zext_ln228" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:228]   --->   Operation 58 'write' 'write_ln228' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 17) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 6) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & ipProtocol == 1) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2048 & !icmp_ln201) | (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i & ethernetType == 2054)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 16> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tdest_5_0_0_0149251_i = phi i2 %tdest_5_ph_i, void %if.then39.i, i2 3, void %if.else40.i"   --->   Operation 59 'phi' 'tdest_5_0_0_0149251_i' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln225 = store i2 %tdest_5_0_0_0149251_i, i2 %tdest_r" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/packet_handler/packet_handler.cpp:225]   --->   Operation 60 'store' 'store_ln225' <Predicate = (pi_fsm_state_load != 2 & pi_fsm_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pi_fsm_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ eth_level_pkt]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tdest_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specpipeline_ln0        (specpipeline       ) [ 000]
pi_fsm_state_load       (load               ) [ 011]
switch_ln188            (switch             ) [ 000]
tmp_1_i                 (nbreadreq          ) [ 011]
br_ln241                (br                 ) [ 000]
empty_16                (read               ) [ 000]
currWord_data_2         (extractvalue       ) [ 011]
currWord_keep_2         (extractvalue       ) [ 011]
currWord_last_3         (extractvalue       ) [ 011]
br_ln253                (br                 ) [ 000]
tmp_2_i                 (nbreadreq          ) [ 010]
br_ln256                (br                 ) [ 000]
empty_17                (read               ) [ 000]
currWord_last_1         (extractvalue       ) [ 000]
br_ln261                (br                 ) [ 000]
tmp_i                   (nbreadreq          ) [ 011]
br_ln190                (br                 ) [ 000]
empty                   (read               ) [ 000]
currWord_data           (extractvalue       ) [ 011]
currWord_keep           (extractvalue       ) [ 011]
currWord_last           (extractvalue       ) [ 011]
tmp_4_i                 (partselect         ) [ 000]
tmp_5_i                 (partselect         ) [ 000]
ethernetType            (bitconcatenate     ) [ 011]
ipVersion               (partselect         ) [ 000]
ipProtocol              (partselect         ) [ 011]
switch_ln196            (switch             ) [ 000]
icmp_ln201              (icmp               ) [ 011]
br_ln201                (br                 ) [ 000]
switch_ln202            (switch             ) [ 000]
br_ln210                (br                 ) [ 000]
br_ln207                (br                 ) [ 000]
tdest_5_ph_i            (phi                ) [ 011]
br_ln230                (br                 ) [ 011]
br_ln0                  (br                 ) [ 011]
storemerge_i            (phi                ) [ 000]
select_ln235            (select             ) [ 000]
br_ln238                (br                 ) [ 000]
pi_fsm_state_flag_5_i   (phi                ) [ 010]
pi_fsm_state_new_5_i    (phi                ) [ 000]
br_ln257                (br                 ) [ 000]
store_ln232             (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
sendWord_dest           (load               ) [ 000]
tmp_6_i                 (bitconcatenate     ) [ 000]
zext_ln248              (zext               ) [ 000]
write_ln248             (write              ) [ 000]
tmp_7_i                 (bitconcatenate     ) [ 000]
zext_ln228              (zext               ) [ 000]
write_ln228             (write              ) [ 000]
tdest_5_0_0_0149251_i   (phi                ) [ 011]
store_ln225             (store              ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pi_fsm_state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pi_fsm_state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="eth_level_pkt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_level_pkt"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tdest_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tdest_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i586.i2.i7.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="grp_nbreadreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="512" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="0" index="3" bw="64" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="3" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_2_i/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="644" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="0" index="3" bw="64" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="3" slack="0"/>
<pin id="121" dir="1" index="6" bw="644" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_16/1 empty_17/1 empty/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1024" slack="0"/>
<pin id="131" dir="0" index="2" bw="586" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln248/2 write_ln228/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tdest_5_ph_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="1"/>
<pin id="137" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tdest_5_ph_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="tdest_5_ph_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="2" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="4" bw="1" slack="0"/>
<pin id="144" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="1" slack="0"/>
<pin id="146" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="8" bw="1" slack="0"/>
<pin id="148" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="10" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tdest_5_ph_i/1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="storemerge_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="158" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="storemerge_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="2" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="pi_fsm_state_flag_5_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pi_fsm_state_flag_5_i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="pi_fsm_state_flag_5_i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="1" slack="0"/>
<pin id="178" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="8" bw="1" slack="0"/>
<pin id="180" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="10" bw="1" slack="0"/>
<pin id="182" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="12" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pi_fsm_state_flag_5_i/1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="pi_fsm_state_new_5_i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="190" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="pi_fsm_state_new_5_i (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="pi_fsm_state_new_5_i_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="4" bw="2" slack="0"/>
<pin id="197" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="1" slack="0"/>
<pin id="199" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="8" bw="1" slack="0"/>
<pin id="201" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="10" bw="1" slack="0"/>
<pin id="203" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="12" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pi_fsm_state_new_5_i/1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="tdest_5_0_0_0149251_i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="1"/>
<pin id="212" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tdest_5_0_0_0149251_i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="tdest_5_0_0_0149251_i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tdest_5_0_0_0149251_i/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="644" slack="0"/>
<pin id="224" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_data_2/1 currWord_data/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="644" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_keep_2/1 currWord_keep/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="644" slack="0"/>
<pin id="232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="currWord_last_3/1 currWord_last_1/1 currWord_last/1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="512" slack="1"/>
<pin id="238" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_2 currWord_data "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep_2 currWord_keep "/>
</bind>
</comp>

<comp id="244" class="1004" name="pi_fsm_state_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pi_fsm_state_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_4_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="512" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="0" index="3" bw="8" slack="0"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_5_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="512" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="0" index="3" bw="8" slack="0"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="ethernetType_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ethernetType/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ipVersion_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="512" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="8" slack="0"/>
<pin id="281" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ipVersion/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ipProtocol_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="512" slack="0"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="0" index="3" bw="9" slack="0"/>
<pin id="291" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ipProtocol/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln201_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln235_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="2" slack="0"/>
<pin id="306" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln232_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sendWord_dest_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sendWord_dest/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_6_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="586" slack="0"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="1" slack="1"/>
<pin id="326" dir="0" index="4" bw="64" slack="1"/>
<pin id="327" dir="0" index="5" bw="512" slack="1"/>
<pin id="328" dir="1" index="6" bw="586" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln248_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="586" slack="0"/>
<pin id="336" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_7_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="586" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="1"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="0" index="3" bw="1" slack="1"/>
<pin id="344" dir="0" index="4" bw="64" slack="1"/>
<pin id="345" dir="0" index="5" bw="512" slack="1"/>
<pin id="346" dir="1" index="6" bw="586" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_i/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln228_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="586" slack="0"/>
<pin id="354" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln225_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="pi_fsm_state_load_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="1"/>
<pin id="365" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="pi_fsm_state_load "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_1_i_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="371" class="1005" name="currWord_last_3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last_3 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="383" class="1005" name="currWord_last_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="currWord_last "/>
</bind>
</comp>

<comp id="388" class="1005" name="ethernetType_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="ethernetType "/>
</bind>
</comp>

<comp id="392" class="1005" name="ipProtocol_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ipProtocol "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln201_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln201 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="155"><net_src comp="138" pin="10"/><net_sink comp="135" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="184"><net_src comp="88" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="90" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="186"><net_src comp="88" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="187"><net_src comp="88" pin="0"/><net_sink comp="170" pin=10"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="86" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="207"><net_src comp="86" pin="0"/><net_sink comp="191" pin=6"/></net>

<net id="208"><net_src comp="84" pin="0"/><net_sink comp="191" pin=8"/></net>

<net id="209"><net_src comp="84" pin="0"/><net_sink comp="191" pin=10"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="135" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="114" pin="6"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="114" pin="6"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="114" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="170" pin=8"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="239"><net_src comp="222" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="226" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="222" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="264"><net_src comp="48" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="222" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="258" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="248" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="222" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="222" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="66" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="300"><net_src comp="276" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="230" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="84" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="159" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="191" pin=4"/></net>

<net id="315"><net_src comp="191" pin="12"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="10" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="329"><net_src comp="92" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="94" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="240" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="333"><net_src comp="236" pin="1"/><net_sink comp="321" pin=5"/></net>

<net id="337"><net_src comp="321" pin="6"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="347"><net_src comp="92" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="135" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="94" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="240" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="351"><net_src comp="236" pin="1"/><net_sink comp="339" pin=5"/></net>

<net id="355"><net_src comp="339" pin="6"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="361"><net_src comp="214" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="244" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="98" pin="7"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="230" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="321" pin=3"/></net>

<net id="382"><net_src comp="98" pin="7"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="230" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="391"><net_src comp="268" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="286" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="296" pin="2"/><net_sink comp="396" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pi_fsm_state | {1 }
	Port: eth_level_pkt | {2 }
	Port: tdest_r | {2 }
 - Input state : 
	Port: packet_identification : s_axis_V_data_V | {1 }
	Port: packet_identification : s_axis_V_keep_V | {1 }
	Port: packet_identification : s_axis_V_strb_V | {1 }
	Port: packet_identification : s_axis_V_last_V | {1 }
	Port: packet_identification : s_axis_V_dest_V | {1 }
	Port: packet_identification : pi_fsm_state | {1 }
	Port: packet_identification : tdest_r | {2 }
  - Chain level:
	State 1
		switch_ln188 : 1
		tmp_4_i : 1
		tmp_5_i : 1
		ethernetType : 2
		ipVersion : 1
		ipProtocol : 1
		switch_ln196 : 3
		icmp_ln201 : 2
		br_ln201 : 3
		switch_ln202 : 2
		tdest_5_ph_i : 4
		storemerge_i : 1
		select_ln235 : 2
		pi_fsm_state_flag_5_i : 1
		pi_fsm_state_new_5_i : 3
		br_ln257 : 2
		store_ln232 : 4
	State 2
		tmp_6_i : 1
		zext_ln248 : 2
		write_ln248 : 3
		zext_ln228 : 1
		write_ln228 : 2
		store_ln225 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln201_fu_296  |    0    |    12   |
|----------|---------------------|---------|---------|
|  select  | select_ln235_fu_302 |    0    |    2    |
|----------|---------------------|---------|---------|
| nbreadreq| grp_nbreadreq_fu_98 |    0    |    0    |
|----------|---------------------|---------|---------|
|   read   |   grp_read_fu_114   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_128  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      grp_fu_222     |    0    |    0    |
|extractvalue|      grp_fu_226     |    0    |    0    |
|          |      grp_fu_230     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_4_i_fu_248   |    0    |    0    |
|partselect|    tmp_5_i_fu_258   |    0    |    0    |
|          |   ipVersion_fu_276  |    0    |    0    |
|          |  ipProtocol_fu_286  |    0    |    0    |
|----------|---------------------|---------|---------|
|          | ethernetType_fu_268 |    0    |    0    |
|bitconcatenate|    tmp_6_i_fu_321   |    0    |    0    |
|          |    tmp_7_i_fu_339   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln248_fu_334  |    0    |    0    |
|          |  zext_ln228_fu_352  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    14   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   currWord_last_3_reg_371   |    1   |
|    currWord_last_reg_383    |    1   |
|     ethernetType_reg_388    |   16   |
|      icmp_ln201_reg_396     |    1   |
|      ipProtocol_reg_392     |    8   |
|pi_fsm_state_flag_5_i_reg_167|    1   |
|  pi_fsm_state_load_reg_363  |    2   |
| pi_fsm_state_new_5_i_reg_188|    2   |
|           reg_236           |   512  |
|           reg_240           |   64   |
|     storemerge_i_reg_156    |    2   |
|tdest_5_0_0_0149251_i_reg_210|    2   |
|     tdest_5_ph_i_reg_135    |    2   |
|       tmp_1_i_reg_367       |    1   |
|        tmp_i_reg_379        |    1   |
+-----------------------------+--------+
|            Total            |   616  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_128 |  p2  |   2  |  586 |  1172  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1172  ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   616  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   616  |   23   |
+-----------+--------+--------+--------+
