// Seed: 2931768103
module module_0 (
    input tri0 id_0
);
  assign id_2 = id_0;
  assign id_2 = id_2 ? ~id_2 : 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output tri1 id_12,
    output tri0 id_13,
    output wire id_14,
    input wire id_15,
    input wand id_16,
    output wand id_17
);
  wire id_19;
  module_0(
      id_4
  );
  always @(1'b0 or posedge id_16) id_0 = 1;
  specify
    (id_20 => id_21) = (id_9  : ~&id_1  : 1, 1'h0 : 1  : 1 == 1);
  endspecify
endmodule
