<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AVR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUStatus.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUStatus.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUStatus.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_TEST.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_TEST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TEST.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_TEST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_TEST.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_TEST_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TEST_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_TEST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVRControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AVRControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AVRControl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVRRegisters_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVR_CPU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AVR_CPU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AVR_CPU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVR_CPU_TEST.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AVR_CPU_TEST.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AVR_CPU_TEST.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVR_CPU_TEST_TB.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AVR_CPU_TEST_TB.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AVR_CPU_TEST_TB.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVR_CPU_TEST_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AVR_CPU_TEST_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AVR_CPU_TEST_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVR_CPU_TEST_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVR_CPU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEM_TEST.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEM_TEST.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEM_TEST.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1427239267" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1427239267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428303498" xil_pn:in_ck="1882815935420500539" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1428303498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUAddBlock.vhd"/>
      <outfile xil_pn:name="ALUCommands.vhd"/>
      <outfile xil_pn:name="ALUFBlock.vhd"/>
      <outfile xil_pn:name="ALUMulBlock.vhd"/>
      <outfile xil_pn:name="ALUShiftBlock.vhd"/>
      <outfile xil_pn:name="ALUStatus.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="ALU_TEST_TB.vhd"/>
      <outfile xil_pn:name="AVRControl.vhd"/>
      <outfile xil_pn:name="AVRRegisters.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB.vhd"/>
      <outfile xil_pn:name="DMAUnit.vhd"/>
      <outfile xil_pn:name="MEM_TEST_TB.vhd"/>
      <outfile xil_pn:name="PMAUnit.vhd"/>
      <outfile xil_pn:name="REG_TEST_TB.vhd"/>
      <outfile xil_pn:name="RegTest.vhd"/>
      <outfile xil_pn:name="avrcpue.vhd"/>
      <outfile xil_pn:name="datamem.vhd"/>
      <outfile xil_pn:name="memteste.vhd"/>
      <outfile xil_pn:name="opcodes.vhd"/>
      <outfile xil_pn:name="progmem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1427668763" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4205180958234681150" xil_pn:start_ts="1427668763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427668763" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8629785516706106180" xil_pn:start_ts="1427668763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239565" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4843947286757330838" xil_pn:start_ts="1427239565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428303501" xil_pn:in_ck="1882815935420500539" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1428303501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUAddBlock.vhd"/>
      <outfile xil_pn:name="ALUCommands.vhd"/>
      <outfile xil_pn:name="ALUFBlock.vhd"/>
      <outfile xil_pn:name="ALUMulBlock.vhd"/>
      <outfile xil_pn:name="ALUShiftBlock.vhd"/>
      <outfile xil_pn:name="ALUStatus.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="ALU_TEST_TB.vhd"/>
      <outfile xil_pn:name="AVRControl.vhd"/>
      <outfile xil_pn:name="AVRRegisters.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB.vhd"/>
      <outfile xil_pn:name="DMAUnit.vhd"/>
      <outfile xil_pn:name="MEM_TEST_TB.vhd"/>
      <outfile xil_pn:name="PMAUnit.vhd"/>
      <outfile xil_pn:name="REG_TEST_TB.vhd"/>
      <outfile xil_pn:name="RegTest.vhd"/>
      <outfile xil_pn:name="avrcpue.vhd"/>
      <outfile xil_pn:name="datamem.vhd"/>
      <outfile xil_pn:name="memteste.vhd"/>
      <outfile xil_pn:name="opcodes.vhd"/>
      <outfile xil_pn:name="progmem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1428303505" xil_pn:in_ck="1882815935420500539" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4652906877918418942" xil_pn:start_ts="1428303501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB_beh.prj"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1428303505" xil_pn:in_ck="-583773089871998541" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="61747371094060011" xil_pn:start_ts="1428303505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1427239022" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1427239022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239022" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1441924421819866658" xil_pn:start_ts="1427239022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239022" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4843947286757330838" xil_pn:start_ts="1427239022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239022" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1427239022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239022" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5660481985934967968" xil_pn:start_ts="1427239022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239022" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1427239022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239022" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8531684603164051296" xil_pn:start_ts="1427239022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427239027" xil_pn:in_ck="1832097686323029934" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="502029637388665075" xil_pn:start_ts="1427239022">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1427239027" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7582649601282826133" xil_pn:start_ts="1427239027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
