 
****************************************
Report : area
Design : Question_3
Version: L-2016.03
Date   : Sat Feb 24 22:32:43 2018
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'Question_3' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32rvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)
    saed32lvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db)

Number of ports:                        17530
Number of nets:                         86298
Number of cells:                        67973
Number of combinational cells:          52426
Number of sequential cells:             15539
Number of macros/black boxes:               0
Number of buf/inv:                       5268
Number of references:                      19

Combinational area:             153540.334363
Buf/Inv area:                     8113.293111
Noncombinational area:          110572.973417
Macro/Black Box area:                0.000000
Net Interconnect area:          123169.677627

Total cell area:                264113.307780
Total area:                     387282.985407
1
