# Reading D:/QUARTUS/modelsim_ase/tcl/vsim/pref.tcl
# do demux1x4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QUARTUS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4 {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4/demux1x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4/demux1x4.v 
# -- Compiling module demux1x4
# 
# Top level modules:
# 	demux1x4
# End time: 01:54:25 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4 {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4/demux1x4_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:54:25 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/demux1x4/demux1x4_tb.v 
# -- Compiling module demux1x4_tb
# 
# Top level modules:
# 	demux1x4_tb
# End time: 01:54:25 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  demux1x4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" demux1x4_tb 
# Start time: 01:54:25 on Dec 20,2023
# Loading work.demux1x4_tb
# Loading work.demux1x4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# f=0 sel=0 a=0 b=0 c=0 d=0
# f=0 sel=1 a=0 b=0 c=0 d=0
# f=0 sel=10 a=0 b=0 c=0 d=0
# f=0 sel=11 a=0 b=0 c=0 d=0
# f=1 sel=0 a=1 b=0 c=0 d=0
# f=1 sel=1 a=0 b=0 c=1 d=0
# f=1 sel=10 a=0 b=1 c=0 d=0
# f=1 sel=11 a=0 b=0 c=0 d=1
# End time: 01:55:35 on Dec 20,2023, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
