\doxysection{DMA\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_d_m_a___init_type_def}\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}}


DMA Init structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+dma.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Channel}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Peripheral\+Base\+Addr}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Memory0\+Base\+Addr}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+DIR}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Buffer\+Size}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Peripheral\+Inc}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Memory\+Inc}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Peripheral\+Data\+Size}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Memory\+Data\+Size}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Mode}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Priority}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+FIFOMode}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+FIFOThreshold}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Memory\+Burst}
\item 
uint32\+\_\+t \textbf{ DMA\+\_\+\+Peripheral\+Burst}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Init structure definition. 

\doxysubsection{Field Documentation}
\label{struct_d_m_a___init_type_def_ad5e4b9069a7a145b3312d54d09059f78} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_BufferSize@{DMA\_BufferSize}}
\index{DMA\_BufferSize@{DMA\_BufferSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_BufferSize}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Buffer\+Size}

Specifies the buffer size, in data unit, of the specified Stream. The data unit is equal to the configuration set in DMA\+\_\+\+Peripheral\+Data\+Size or DMA\+\_\+\+Memory\+Data\+Size members depending in the transfer direction. \label{struct_d_m_a___init_type_def_afae070f2d49543b1acd3e318c6de8527} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Channel@{DMA\_Channel}}
\index{DMA\_Channel@{DMA\_Channel}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_Channel}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Channel}

Specifies the channel used for the specified stream. This parameter can be a value of \doxyref{DMA\+\_\+channel}{p.}{group___d_m_a__channel} \label{struct_d_m_a___init_type_def_a4cf4283185065f65d5a63089877cbb8d} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_DIR@{DMA\_DIR}}
\index{DMA\_DIR@{DMA\_DIR}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_DIR}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+DIR}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \doxyref{DMA\+\_\+data\+\_\+transfer\+\_\+direction}{p.}{group___d_m_a__data__transfer__direction} \label{struct_d_m_a___init_type_def_a684555f9f5644259b7c4ca446b6dcf8f} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_FIFOMode@{DMA\_FIFOMode}}
\index{DMA\_FIFOMode@{DMA\_FIFOMode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_FIFOMode}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+FIFOMode}

Specifies if the FIFO mode or Direct mode will be used for the specified Stream. This parameter can be a value of \doxyref{DMA\+\_\+fifo\+\_\+direct\+\_\+mode}{p.}{group___d_m_a__fifo__direct__mode} \begin{DoxyNote}{Note}
The Direct mode (FIFO mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}
\label{struct_d_m_a___init_type_def_a2bbb3ea272279aa5cddef702e153a09d} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_FIFOThreshold@{DMA\_FIFOThreshold}}
\index{DMA\_FIFOThreshold@{DMA\_FIFOThreshold}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_FIFOThreshold}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+FIFOThreshold}

Specifies the FIFO threshold level. This parameter can be a value of \doxyref{DMA\+\_\+fifo\+\_\+threshold\+\_\+level}{p.}{group___d_m_a__fifo__threshold__level} \label{struct_d_m_a___init_type_def_aebf1267410908265f83a8037245c337e} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Memory0BaseAddr@{DMA\_Memory0BaseAddr}}
\index{DMA\_Memory0BaseAddr@{DMA\_Memory0BaseAddr}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_Memory0BaseAddr}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Memory0\+Base\+Addr}

Specifies the memory 0 base address for DMAy Streamx. This memory is the default memory used when double buffer mode is not enabled. \label{struct_d_m_a___init_type_def_a90987eb939726acf365f2bf039a51725} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryBurst@{DMA\_MemoryBurst}}
\index{DMA\_MemoryBurst@{DMA\_MemoryBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_MemoryBurst}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Memory\+Burst}

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \doxyref{DMA\+\_\+memory\+\_\+burst}{p.}{group___d_m_a__memory__burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}
\label{struct_d_m_a___init_type_def_a7ec1648d136d31d6c504565bf6949eb6} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryDataSize@{DMA\_MemoryDataSize}}
\index{DMA\_MemoryDataSize@{DMA\_MemoryDataSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_MemoryDataSize}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Memory\+Data\+Size}

Specifies the Memory data width. This parameter can be a value of \doxyref{DMA\+\_\+memory\+\_\+data\+\_\+size}{p.}{group___d_m_a__memory__data__size} \label{struct_d_m_a___init_type_def_ad8f8a0f3ba4db5d79fd78d02093e4eb9} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_MemoryInc@{DMA\_MemoryInc}}
\index{DMA\_MemoryInc@{DMA\_MemoryInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_MemoryInc}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Memory\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \doxyref{DMA\+\_\+memory\+\_\+incremented\+\_\+mode}{p.}{group___d_m_a__memory__incremented__mode} \label{struct_d_m_a___init_type_def_a5f09c16a03a50120c1a1a49ae6a7c667} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Mode@{DMA\_Mode}}
\index{DMA\_Mode@{DMA\_Mode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_Mode}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Mode}

Specifies the operation mode of the DMAy Streamx. This parameter can be a value of \doxyref{DMA\+\_\+circular\+\_\+normal\+\_\+mode}{p.}{group___d_m_a__circular__normal__mode} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream 
\end{DoxyNote}
\label{struct_d_m_a___init_type_def_ad02abd574cca0caeacd0cc05d2174a42} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralBaseAddr@{DMA\_PeripheralBaseAddr}}
\index{DMA\_PeripheralBaseAddr@{DMA\_PeripheralBaseAddr}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_PeripheralBaseAddr}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Peripheral\+Base\+Addr}

Specifies the peripheral base address for DMAy Streamx. \label{struct_d_m_a___init_type_def_a6772e281310a3e93781364c723984138} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralBurst@{DMA\_PeripheralBurst}}
\index{DMA\_PeripheralBurst@{DMA\_PeripheralBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_PeripheralBurst}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Peripheral\+Burst}

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptable transaction. This parameter can be a value of \doxyref{DMA\+\_\+peripheral\+\_\+burst}{p.}{group___d_m_a__peripheral__burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}
\label{struct_d_m_a___init_type_def_a61bf939d8657d44a9beb1daa91c14668} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralDataSize@{DMA\_PeripheralDataSize}}
\index{DMA\_PeripheralDataSize@{DMA\_PeripheralDataSize}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_PeripheralDataSize}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Peripheral\+Data\+Size}

Specifies the Peripheral data width. This parameter can be a value of \doxyref{DMA\+\_\+peripheral\+\_\+data\+\_\+size}{p.}{group___d_m_a__peripheral__data__size} \label{struct_d_m_a___init_type_def_ad0bf5e8b3968eaf8dc18e923b94acfe1} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_PeripheralInc@{DMA\_PeripheralInc}}
\index{DMA\_PeripheralInc@{DMA\_PeripheralInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_PeripheralInc}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Peripheral\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \doxyref{DMA\+\_\+peripheral\+\_\+incremented\+\_\+mode}{p.}{group___d_m_a__peripheral__incremented__mode} \label{struct_d_m_a___init_type_def_aabb62e3f5536fc15a201058a1b6bda18} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!DMA\_Priority@{DMA\_Priority}}
\index{DMA\_Priority@{DMA\_Priority}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{DMA\_Priority}
{\footnotesize\ttfamily uint32\+\_\+t DMA\+\_\+\+Priority}

Specifies the software priority for the DMAy Streamx. This parameter can be a value of \doxyref{DMA\+\_\+priority\+\_\+level}{p.}{group___d_m_a__priority__level} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx\+\_\+dma.\+h}\end{DoxyCompactItemize}
