{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 23:59:48 2017 " "Info: Processing started: Sat Feb 25 23:59:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off regfile -c regfile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off regfile -c regfile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 8 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mem~1510 wa3\[0\] clk 12.748 ns register " "Info: tsu for register \"mem~1510\" (data pin = \"wa3\[0\]\", clock pin = \"clk\") is 12.748 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.673 ns + Longest pin register " "Info: + Longest pin to register delay is 15.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns wa3\[0\] 1 PIN PIN_76 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_76; Fanout = 16; PIN Node = 'wa3\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wa3[0] } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.856 ns) + CELL(0.292 ns) 8.623 ns mem~7966 2 COMB LC_X9_Y13_N5 2 " "Info: 2: + IC(6.856 ns) + CELL(0.292 ns) = 8.623 ns; Loc. = LC_X9_Y13_N5; Fanout = 2; COMB Node = 'mem~7966'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { wa3[0] mem~7966 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.442 ns) 10.685 ns mem__dual~6815 3 COMB LC_X12_Y14_N3 32 " "Info: 3: + IC(1.620 ns) + CELL(0.442 ns) = 10.685 ns; Loc. = LC_X12_Y14_N3; Fanout = 32; COMB Node = 'mem__dual~6815'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { mem~7966 mem__dual~6815 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.121 ns) + CELL(0.867 ns) 15.673 ns mem~1510 4 REG LC_X21_Y13_N4 2 " "Info: 4: + IC(4.121 ns) + CELL(0.867 ns) = 15.673 ns; Loc. = LC_X21_Y13_N4; Fanout = 2; REG Node = 'mem~1510'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { mem__dual~6815 mem~1510 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 19.63 % ) " "Info: Total cell delay = 3.076 ns ( 19.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.597 ns ( 80.37 % ) " "Info: Total interconnect delay = 12.597 ns ( 80.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.673 ns" { wa3[0] mem~7966 mem__dual~6815 mem~1510 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.673 ns" { wa3[0] {} wa3[0]~out0 {} mem~7966 {} mem__dual~6815 {} mem~1510 {} } { 0.000ns 0.000ns 6.856ns 1.620ns 4.121ns } { 0.000ns 1.475ns 0.292ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns mem~1510 2 REG LC_X21_Y13_N4 2 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X21_Y13_N4; Fanout = 2; REG Node = 'mem~1510'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk mem~1510 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk mem~1510 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} mem~1510 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.673 ns" { wa3[0] mem~7966 mem__dual~6815 mem~1510 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.673 ns" { wa3[0] {} wa3[0]~out0 {} mem~7966 {} mem__dual~6815 {} mem~1510 {} } { 0.000ns 0.000ns 6.856ns 1.620ns 4.121ns } { 0.000ns 1.475ns 0.292ns 0.442ns 0.867ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk mem~1510 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} mem~1510 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rd2\[3\] mem~236 20.897 ns register " "Info: tco from clock \"clk\" to destination pin \"rd2\[3\]\" through register \"mem~236\" is 20.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.909 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns mem~236 2 REG LC_X20_Y9_N7 2 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X20_Y9_N7; Fanout = 2; REG Node = 'mem~236'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk mem~236 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk mem~236 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} mem~236 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.764 ns + Longest register pin " "Info: + Longest register to pin delay is 17.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem~236 1 REG LC_X20_Y9_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y9_N7; Fanout = 2; REG Node = 'mem~236'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem~236 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.292 ns) 2.418 ns mem__dual~6230 2 COMB LC_X13_Y8_N6 1 " "Info: 2: + IC(2.126 ns) + CELL(0.292 ns) = 2.418 ns; Loc. = LC_X13_Y8_N6; Fanout = 1; COMB Node = 'mem__dual~6230'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { mem~236 mem__dual~6230 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.590 ns) 4.592 ns mem__dual~6231 3 COMB LC_X15_Y9_N9 1 " "Info: 3: + IC(1.584 ns) + CELL(0.590 ns) = 4.592 ns; Loc. = LC_X15_Y9_N9; Fanout = 1; COMB Node = 'mem__dual~6231'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { mem__dual~6230 mem__dual~6231 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.060 ns) + CELL(0.590 ns) 7.242 ns mem__dual~6232 4 COMB LC_X21_Y8_N0 1 " "Info: 4: + IC(2.060 ns) + CELL(0.590 ns) = 7.242 ns; Loc. = LC_X21_Y8_N0; Fanout = 1; COMB Node = 'mem__dual~6232'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { mem__dual~6231 mem__dual~6232 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.590 ns) 9.866 ns mem__dual~6235 5 COMB LC_X12_Y10_N7 1 " "Info: 5: + IC(2.034 ns) + CELL(0.590 ns) = 9.866 ns; Loc. = LC_X12_Y10_N7; Fanout = 1; COMB Node = 'mem__dual~6235'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { mem__dual~6232 mem__dual~6235 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.692 ns) + CELL(0.590 ns) 13.148 ns rd2~1541 6 COMB LC_X24_Y12_N5 1 " "Info: 6: + IC(2.692 ns) + CELL(0.590 ns) = 13.148 ns; Loc. = LC_X24_Y12_N5; Fanout = 1; COMB Node = 'rd2~1541'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.282 ns" { mem__dual~6235 rd2~1541 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(2.124 ns) 17.764 ns rd2\[3\] 7 PIN PIN_159 0 " "Info: 7: + IC(2.492 ns) + CELL(2.124 ns) = 17.764 ns; Loc. = PIN_159; Fanout = 0; PIN Node = 'rd2\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.616 ns" { rd2~1541 rd2[3] } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.776 ns ( 26.89 % ) " "Info: Total cell delay = 4.776 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.988 ns ( 73.11 % ) " "Info: Total interconnect delay = 12.988 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.764 ns" { mem~236 mem__dual~6230 mem__dual~6231 mem__dual~6232 mem__dual~6235 rd2~1541 rd2[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.764 ns" { mem~236 {} mem__dual~6230 {} mem__dual~6231 {} mem__dual~6232 {} mem__dual~6235 {} rd2~1541 {} rd2[3] {} } { 0.000ns 2.126ns 1.584ns 2.060ns 2.034ns 2.692ns 2.492ns } { 0.000ns 0.292ns 0.590ns 0.590ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk mem~236 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} mem~236 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.764 ns" { mem~236 mem__dual~6230 mem__dual~6231 mem__dual~6232 mem__dual~6235 rd2~1541 rd2[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "17.764 ns" { mem~236 {} mem__dual~6230 {} mem__dual~6231 {} mem__dual~6232 {} mem__dual~6235 {} rd2~1541 {} rd2[3] {} } { 0.000ns 2.126ns 1.584ns 2.060ns 2.034ns 2.692ns 2.492ns } { 0.000ns 0.292ns 0.590ns 0.590ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ra2\[3\] rd2\[1\] 27.487 ns Longest " "Info: Longest tpd from source pin \"ra2\[3\]\" to destination pin \"rd2\[1\]\" is 27.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns ra2\[3\] 1 PIN PIN_74 241 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_74; Fanout = 241; PIN Node = 'ra2\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ra2[3] } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(10.161 ns) + CELL(0.590 ns) 12.226 ns mem__dual~6196 2 COMB LC_X26_Y13_N5 1 " "Info: 2: + IC(10.161 ns) + CELL(0.590 ns) = 12.226 ns; Loc. = LC_X26_Y13_N5; Fanout = 1; COMB Node = 'mem__dual~6196'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.751 ns" { ra2[3] mem__dual~6196 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.292 ns) 14.873 ns mem__dual~6197 3 COMB LC_X15_Y15_N5 1 " "Info: 3: + IC(2.355 ns) + CELL(0.292 ns) = 14.873 ns; Loc. = LC_X15_Y15_N5; Fanout = 1; COMB Node = 'mem__dual~6197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { mem__dual~6196 mem__dual~6197 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.265 ns) + CELL(0.292 ns) 19.430 ns mem__dual~6205 4 COMB LC_X15_Y15_N8 1 " "Info: 4: + IC(4.265 ns) + CELL(0.292 ns) = 19.430 ns; Loc. = LC_X15_Y15_N8; Fanout = 1; COMB Node = 'mem__dual~6205'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.557 ns" { mem__dual~6197 mem__dual~6205 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.318 ns) + CELL(0.590 ns) 22.338 ns rd2~1539 5 COMB LC_X9_Y8_N2 1 " "Info: 5: + IC(2.318 ns) + CELL(0.590 ns) = 22.338 ns; Loc. = LC_X9_Y8_N2; Fanout = 1; COMB Node = 'rd2~1539'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.908 ns" { mem__dual~6205 rd2~1539 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.041 ns) + CELL(2.108 ns) 27.487 ns rd2\[1\] 6 PIN PIN_234 0 " "Info: 6: + IC(3.041 ns) + CELL(2.108 ns) = 27.487 ns; Loc. = PIN_234; Fanout = 0; PIN Node = 'rd2\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { rd2~1539 rd2[1] } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.347 ns ( 19.45 % ) " "Info: Total cell delay = 5.347 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "22.140 ns ( 80.55 % ) " "Info: Total interconnect delay = 22.140 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "27.487 ns" { ra2[3] mem__dual~6196 mem__dual~6197 mem__dual~6205 rd2~1539 rd2[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "27.487 ns" { ra2[3] {} ra2[3]~out0 {} mem__dual~6196 {} mem__dual~6197 {} mem__dual~6205 {} rd2~1539 {} rd2[1] {} } { 0.000ns 0.000ns 10.161ns 2.355ns 4.265ns 2.318ns 3.041ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.292ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mem~1250 wd3\[30\] clk 0.139 ns register " "Info: th for register \"mem~1250\" (data pin = \"wd3\[30\]\", clock pin = \"clk\") is 0.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.942 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns mem~1250 2 REG LC_X23_Y10_N8 2 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X23_Y10_N8; Fanout = 2; REG Node = 'mem~1250'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { clk mem~1250 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk mem~1250 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~out0 {} mem~1250 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.818 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns wd3\[30\] 1 PIN PIN_153 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 32; PIN Node = 'wd3\[30\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wd3[30] } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.115 ns) 2.818 ns mem~1250 2 REG LC_X23_Y10_N8 2 " "Info: 2: + IC(1.234 ns) + CELL(0.115 ns) = 2.818 ns; Loc. = LC_X23_Y10_N8; Fanout = 2; REG Node = 'mem~1250'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { wd3[30] mem~1250 } "NODE_NAME" } } { "regfile.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/regfile/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 56.21 % ) " "Info: Total cell delay = 1.584 ns ( 56.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.79 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { wd3[30] mem~1250 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { wd3[30] {} wd3[30]~out0 {} mem~1250 {} } { 0.000ns 0.000ns 1.234ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { clk mem~1250 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { clk {} clk~out0 {} mem~1250 {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { wd3[30] mem~1250 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { wd3[30] {} wd3[30]~out0 {} mem~1250 {} } { 0.000ns 0.000ns 1.234ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 23:59:48 2017 " "Info: Processing ended: Sat Feb 25 23:59:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
