
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chgrp_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016e0 <.init>:
  4016e0:	stp	x29, x30, [sp, #-16]!
  4016e4:	mov	x29, sp
  4016e8:	bl	401bb0 <__fxstatat@plt+0x60>
  4016ec:	ldp	x29, x30, [sp], #16
  4016f0:	ret

Disassembly of section .plt:

0000000000401700 <mbrtowc@plt-0x20>:
  401700:	stp	x16, x30, [sp, #-16]!
  401704:	adrp	x16, 41a000 <__fxstatat@plt+0x184b0>
  401708:	ldr	x17, [x16, #4088]
  40170c:	add	x16, x16, #0xff8
  401710:	br	x17
  401714:	nop
  401718:	nop
  40171c:	nop

0000000000401720 <mbrtowc@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401724:	ldr	x17, [x16]
  401728:	add	x16, x16, #0x0
  40172c:	br	x17

0000000000401730 <memcpy@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401734:	ldr	x17, [x16, #8]
  401738:	add	x16, x16, #0x8
  40173c:	br	x17

0000000000401740 <memmove@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401744:	ldr	x17, [x16, #16]
  401748:	add	x16, x16, #0x10
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401754:	ldr	x17, [x16, #24]
  401758:	add	x16, x16, #0x18
  40175c:	br	x17

0000000000401760 <strtoul@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401764:	ldr	x17, [x16, #32]
  401768:	add	x16, x16, #0x20
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401774:	ldr	x17, [x16, #40]
  401778:	add	x16, x16, #0x28
  40177c:	br	x17

0000000000401780 <fputs@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401784:	ldr	x17, [x16, #48]
  401788:	add	x16, x16, #0x30
  40178c:	br	x17

0000000000401790 <exit@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401794:	ldr	x17, [x16, #56]
  401798:	add	x16, x16, #0x38
  40179c:	br	x17

00000000004017a0 <error@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017a4:	ldr	x17, [x16, #64]
  4017a8:	add	x16, x16, #0x40
  4017ac:	br	x17

00000000004017b0 <fchdir@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017b4:	ldr	x17, [x16, #72]
  4017b8:	add	x16, x16, #0x48
  4017bc:	br	x17

00000000004017c0 <getgrnam@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017c4:	ldr	x17, [x16, #80]
  4017c8:	add	x16, x16, #0x50
  4017cc:	br	x17

00000000004017d0 <ferror_unlocked@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017d4:	ldr	x17, [x16, #88]
  4017d8:	add	x16, x16, #0x58
  4017dc:	br	x17

00000000004017e0 <__cxa_atexit@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017e4:	ldr	x17, [x16, #96]
  4017e8:	add	x16, x16, #0x60
  4017ec:	br	x17

00000000004017f0 <qsort@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4017f4:	ldr	x17, [x16, #104]
  4017f8:	add	x16, x16, #0x68
  4017fc:	br	x17

0000000000401800 <endgrent@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401804:	ldr	x17, [x16, #112]
  401808:	add	x16, x16, #0x70
  40180c:	br	x17

0000000000401810 <lseek@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401814:	ldr	x17, [x16, #120]
  401818:	add	x16, x16, #0x78
  40181c:	br	x17

0000000000401820 <__fpending@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401824:	ldr	x17, [x16, #128]
  401828:	add	x16, x16, #0x80
  40182c:	br	x17

0000000000401830 <stpcpy@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401834:	ldr	x17, [x16, #136]
  401838:	add	x16, x16, #0x88
  40183c:	br	x17

0000000000401840 <fileno@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401844:	ldr	x17, [x16, #144]
  401848:	add	x16, x16, #0x90
  40184c:	br	x17

0000000000401850 <fclose@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401854:	ldr	x17, [x16, #152]
  401858:	add	x16, x16, #0x98
  40185c:	br	x17

0000000000401860 <nl_langinfo@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401864:	ldr	x17, [x16, #160]
  401868:	add	x16, x16, #0xa0
  40186c:	br	x17

0000000000401870 <malloc@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401874:	ldr	x17, [x16, #168]
  401878:	add	x16, x16, #0xa8
  40187c:	br	x17

0000000000401880 <open@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401884:	ldr	x17, [x16, #176]
  401888:	add	x16, x16, #0xb0
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401894:	ldr	x17, [x16, #184]
  401898:	add	x16, x16, #0xb8
  40189c:	br	x17

00000000004018a0 <bindtextdomain@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018a4:	ldr	x17, [x16, #192]
  4018a8:	add	x16, x16, #0xc0
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018b4:	ldr	x17, [x16, #200]
  4018b8:	add	x16, x16, #0xc8
  4018bc:	br	x17

00000000004018c0 <__printf_chk@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018c4:	ldr	x17, [x16, #208]
  4018c8:	add	x16, x16, #0xd0
  4018cc:	br	x17

00000000004018d0 <fstatfs@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018d4:	ldr	x17, [x16, #216]
  4018d8:	add	x16, x16, #0xd8
  4018dc:	br	x17

00000000004018e0 <memset@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018e4:	ldr	x17, [x16, #224]
  4018e8:	add	x16, x16, #0xe0
  4018ec:	br	x17

00000000004018f0 <calloc@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4018f4:	ldr	x17, [x16, #232]
  4018f8:	add	x16, x16, #0xe8
  4018fc:	br	x17

0000000000401900 <bcmp@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401904:	ldr	x17, [x16, #240]
  401908:	add	x16, x16, #0xf0
  40190c:	br	x17

0000000000401910 <readdir@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401914:	ldr	x17, [x16, #248]
  401918:	add	x16, x16, #0xf8
  40191c:	br	x17

0000000000401920 <realloc@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401924:	ldr	x17, [x16, #256]
  401928:	add	x16, x16, #0x100
  40192c:	br	x17

0000000000401930 <closedir@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401934:	ldr	x17, [x16, #264]
  401938:	add	x16, x16, #0x108
  40193c:	br	x17

0000000000401940 <close@plt>:
  401940:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401944:	ldr	x17, [x16, #272]
  401948:	add	x16, x16, #0x110
  40194c:	br	x17

0000000000401950 <strrchr@plt>:
  401950:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401954:	ldr	x17, [x16, #280]
  401958:	add	x16, x16, #0x118
  40195c:	br	x17

0000000000401960 <__gmon_start__@plt>:
  401960:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401964:	ldr	x17, [x16, #288]
  401968:	add	x16, x16, #0x120
  40196c:	br	x17

0000000000401970 <fdopendir@plt>:
  401970:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401974:	ldr	x17, [x16, #296]
  401978:	add	x16, x16, #0x128
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401984:	ldr	x17, [x16, #304]
  401988:	add	x16, x16, #0x130
  40198c:	br	x17

0000000000401990 <mbsinit@plt>:
  401990:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401994:	ldr	x17, [x16, #312]
  401998:	add	x16, x16, #0x138
  40199c:	br	x17

00000000004019a0 <textdomain@plt>:
  4019a0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019a4:	ldr	x17, [x16, #320]
  4019a8:	add	x16, x16, #0x140
  4019ac:	br	x17

00000000004019b0 <getopt_long@plt>:
  4019b0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019b4:	ldr	x17, [x16, #328]
  4019b8:	add	x16, x16, #0x148
  4019bc:	br	x17

00000000004019c0 <__fprintf_chk@plt>:
  4019c0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019c4:	ldr	x17, [x16, #336]
  4019c8:	add	x16, x16, #0x150
  4019cc:	br	x17

00000000004019d0 <strcmp@plt>:
  4019d0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019d4:	ldr	x17, [x16, #344]
  4019d8:	add	x16, x16, #0x158
  4019dc:	br	x17

00000000004019e0 <getpwuid@plt>:
  4019e0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019e4:	ldr	x17, [x16, #352]
  4019e8:	add	x16, x16, #0x160
  4019ec:	br	x17

00000000004019f0 <__ctype_b_loc@plt>:
  4019f0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  4019f4:	ldr	x17, [x16, #360]
  4019f8:	add	x16, x16, #0x168
  4019fc:	br	x17

0000000000401a00 <fseeko@plt>:
  401a00:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a04:	ldr	x17, [x16, #368]
  401a08:	add	x16, x16, #0x170
  401a0c:	br	x17

0000000000401a10 <free@plt>:
  401a10:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a14:	ldr	x17, [x16, #376]
  401a18:	add	x16, x16, #0x178
  401a1c:	br	x17

0000000000401a20 <__ctype_get_mb_cur_max@plt>:
  401a20:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a24:	ldr	x17, [x16, #384]
  401a28:	add	x16, x16, #0x180
  401a2c:	br	x17

0000000000401a30 <fchownat@plt>:
  401a30:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a34:	ldr	x17, [x16, #392]
  401a38:	add	x16, x16, #0x188
  401a3c:	br	x17

0000000000401a40 <strchr@plt>:
  401a40:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a44:	ldr	x17, [x16, #400]
  401a48:	add	x16, x16, #0x190
  401a4c:	br	x17

0000000000401a50 <fcntl@plt>:
  401a50:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a54:	ldr	x17, [x16, #408]
  401a58:	add	x16, x16, #0x198
  401a5c:	br	x17

0000000000401a60 <fflush@plt>:
  401a60:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a64:	ldr	x17, [x16, #416]
  401a68:	add	x16, x16, #0x1a0
  401a6c:	br	x17

0000000000401a70 <dirfd@plt>:
  401a70:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a74:	ldr	x17, [x16, #424]
  401a78:	add	x16, x16, #0x1a8
  401a7c:	br	x17

0000000000401a80 <__lxstat@plt>:
  401a80:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a84:	ldr	x17, [x16, #432]
  401a88:	add	x16, x16, #0x1b0
  401a8c:	br	x17

0000000000401a90 <__fxstat@plt>:
  401a90:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401a94:	ldr	x17, [x16, #440]
  401a98:	add	x16, x16, #0x1b8
  401a9c:	br	x17

0000000000401aa0 <dcgettext@plt>:
  401aa0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401aa4:	ldr	x17, [x16, #448]
  401aa8:	add	x16, x16, #0x1c0
  401aac:	br	x17

0000000000401ab0 <fputs_unlocked@plt>:
  401ab0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ab4:	ldr	x17, [x16, #456]
  401ab8:	add	x16, x16, #0x1c8
  401abc:	br	x17

0000000000401ac0 <__freading@plt>:
  401ac0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ac4:	ldr	x17, [x16, #464]
  401ac8:	add	x16, x16, #0x1d0
  401acc:	br	x17

0000000000401ad0 <iswprint@plt>:
  401ad0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ad4:	ldr	x17, [x16, #472]
  401ad8:	add	x16, x16, #0x1d8
  401adc:	br	x17

0000000000401ae0 <openat@plt>:
  401ae0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401ae4:	ldr	x17, [x16, #480]
  401ae8:	add	x16, x16, #0x1e0
  401aec:	br	x17

0000000000401af0 <__assert_fail@plt>:
  401af0:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401af4:	ldr	x17, [x16, #488]
  401af8:	add	x16, x16, #0x1e8
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b04:	ldr	x17, [x16, #496]
  401b08:	add	x16, x16, #0x1f0
  401b0c:	br	x17

0000000000401b10 <__xstat@plt>:
  401b10:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b14:	ldr	x17, [x16, #504]
  401b18:	add	x16, x16, #0x1f8
  401b1c:	br	x17

0000000000401b20 <getgrgid@plt>:
  401b20:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b24:	ldr	x17, [x16, #512]
  401b28:	add	x16, x16, #0x200
  401b2c:	br	x17

0000000000401b30 <fchown@plt>:
  401b30:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b34:	ldr	x17, [x16, #520]
  401b38:	add	x16, x16, #0x208
  401b3c:	br	x17

0000000000401b40 <setlocale@plt>:
  401b40:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b44:	ldr	x17, [x16, #528]
  401b48:	add	x16, x16, #0x210
  401b4c:	br	x17

0000000000401b50 <__fxstatat@plt>:
  401b50:	adrp	x16, 41b000 <__fxstatat@plt+0x194b0>
  401b54:	ldr	x17, [x16, #536]
  401b58:	add	x16, x16, #0x218
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	mov	x29, #0x0                   	// #0
  401b64:	mov	x30, #0x0                   	// #0
  401b68:	mov	x5, x0
  401b6c:	ldr	x1, [sp]
  401b70:	add	x2, sp, #0x8
  401b74:	mov	x6, sp
  401b78:	movz	x0, #0x0, lsl #48
  401b7c:	movk	x0, #0x0, lsl #32
  401b80:	movk	x0, #0x40, lsl #16
  401b84:	movk	x0, #0x1f58
  401b88:	movz	x3, #0x0, lsl #48
  401b8c:	movk	x3, #0x0, lsl #32
  401b90:	movk	x3, #0x40, lsl #16
  401b94:	movk	x3, #0x8a18
  401b98:	movz	x4, #0x0, lsl #48
  401b9c:	movk	x4, #0x0, lsl #32
  401ba0:	movk	x4, #0x40, lsl #16
  401ba4:	movk	x4, #0x8a98
  401ba8:	bl	4018b0 <__libc_start_main@plt>
  401bac:	bl	401980 <abort@plt>
  401bb0:	adrp	x0, 41a000 <__fxstatat@plt+0x184b0>
  401bb4:	ldr	x0, [x0, #4064]
  401bb8:	cbz	x0, 401bc0 <__fxstatat@plt+0x70>
  401bbc:	b	401960 <__gmon_start__@plt>
  401bc0:	ret
  401bc4:	nop
  401bc8:	adrp	x0, 41b000 <__fxstatat@plt+0x194b0>
  401bcc:	add	x0, x0, #0x298
  401bd0:	adrp	x1, 41b000 <__fxstatat@plt+0x194b0>
  401bd4:	add	x1, x1, #0x298
  401bd8:	cmp	x1, x0
  401bdc:	b.eq	401bf4 <__fxstatat@plt+0xa4>  // b.none
  401be0:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401be4:	ldr	x1, [x1, #2840]
  401be8:	cbz	x1, 401bf4 <__fxstatat@plt+0xa4>
  401bec:	mov	x16, x1
  401bf0:	br	x16
  401bf4:	ret
  401bf8:	adrp	x0, 41b000 <__fxstatat@plt+0x194b0>
  401bfc:	add	x0, x0, #0x298
  401c00:	adrp	x1, 41b000 <__fxstatat@plt+0x194b0>
  401c04:	add	x1, x1, #0x298
  401c08:	sub	x1, x1, x0
  401c0c:	lsr	x2, x1, #63
  401c10:	add	x1, x2, x1, asr #3
  401c14:	cmp	xzr, x1, asr #1
  401c18:	asr	x1, x1, #1
  401c1c:	b.eq	401c34 <__fxstatat@plt+0xe4>  // b.none
  401c20:	adrp	x2, 408000 <__fxstatat@plt+0x64b0>
  401c24:	ldr	x2, [x2, #2848]
  401c28:	cbz	x2, 401c34 <__fxstatat@plt+0xe4>
  401c2c:	mov	x16, x2
  401c30:	br	x16
  401c34:	ret
  401c38:	stp	x29, x30, [sp, #-32]!
  401c3c:	mov	x29, sp
  401c40:	str	x19, [sp, #16]
  401c44:	adrp	x19, 41b000 <__fxstatat@plt+0x194b0>
  401c48:	ldrb	w0, [x19, #712]
  401c4c:	cbnz	w0, 401c5c <__fxstatat@plt+0x10c>
  401c50:	bl	401bc8 <__fxstatat@plt+0x78>
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	strb	w0, [x19, #712]
  401c5c:	ldr	x19, [sp, #16]
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	b	401bf8 <__fxstatat@plt+0xa8>
  401c6c:	sub	sp, sp, #0xa0
  401c70:	stp	x20, x19, [sp, #144]
  401c74:	mov	w19, w0
  401c78:	stp	x29, x30, [sp, #112]
  401c7c:	stp	x22, x21, [sp, #128]
  401c80:	add	x29, sp, #0x70
  401c84:	cbnz	w0, 401f1c <__fxstatat@plt+0x3cc>
  401c88:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401c8c:	add	x1, x1, #0xd67
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	mov	x0, xzr
  401c98:	bl	401aa0 <dcgettext@plt>
  401c9c:	adrp	x20, 41b000 <__fxstatat@plt+0x194b0>
  401ca0:	ldr	x2, [x20, #760]
  401ca4:	mov	x1, x0
  401ca8:	mov	w0, #0x1                   	// #1
  401cac:	mov	x3, x2
  401cb0:	bl	4018c0 <__printf_chk@plt>
  401cb4:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401cb8:	add	x1, x1, #0xdbc
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, xzr
  401cc4:	bl	401aa0 <dcgettext@plt>
  401cc8:	adrp	x22, 41b000 <__fxstatat@plt+0x194b0>
  401ccc:	ldr	x1, [x22, #696]
  401cd0:	bl	401ab0 <fputs_unlocked@plt>
  401cd4:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401cd8:	add	x1, x1, #0xe28
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	mov	x0, xzr
  401ce4:	bl	401aa0 <dcgettext@plt>
  401ce8:	ldr	x1, [x22, #696]
  401cec:	bl	401ab0 <fputs_unlocked@plt>
  401cf0:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401cf4:	add	x1, x1, #0xef1
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	mov	x0, xzr
  401d00:	bl	401aa0 <dcgettext@plt>
  401d04:	ldr	x1, [x22, #696]
  401d08:	bl	401ab0 <fputs_unlocked@plt>
  401d0c:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401d10:	add	x1, x1, #0xfd8
  401d14:	mov	w2, #0x5                   	// #5
  401d18:	mov	x0, xzr
  401d1c:	bl	401aa0 <dcgettext@plt>
  401d20:	ldr	x1, [x22, #696]
  401d24:	bl	401ab0 <fputs_unlocked@plt>
  401d28:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d2c:	add	x1, x1, #0x4f
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	mov	x0, xzr
  401d38:	bl	401aa0 <dcgettext@plt>
  401d3c:	ldr	x1, [x22, #696]
  401d40:	bl	401ab0 <fputs_unlocked@plt>
  401d44:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d48:	add	x1, x1, #0xcf
  401d4c:	mov	w2, #0x5                   	// #5
  401d50:	mov	x0, xzr
  401d54:	bl	401aa0 <dcgettext@plt>
  401d58:	ldr	x1, [x22, #696]
  401d5c:	bl	401ab0 <fputs_unlocked@plt>
  401d60:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d64:	add	x1, x1, #0x139
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	mov	x0, xzr
  401d70:	bl	401aa0 <dcgettext@plt>
  401d74:	ldr	x1, [x22, #696]
  401d78:	bl	401ab0 <fputs_unlocked@plt>
  401d7c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d80:	add	x1, x1, #0x180
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	mov	x0, xzr
  401d8c:	bl	401aa0 <dcgettext@plt>
  401d90:	ldr	x1, [x22, #696]
  401d94:	bl	401ab0 <fputs_unlocked@plt>
  401d98:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401d9c:	add	x1, x1, #0x351
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	mov	x0, xzr
  401da8:	bl	401aa0 <dcgettext@plt>
  401dac:	ldr	x1, [x22, #696]
  401db0:	bl	401ab0 <fputs_unlocked@plt>
  401db4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401db8:	add	x1, x1, #0x37e
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	mov	x0, xzr
  401dc4:	bl	401aa0 <dcgettext@plt>
  401dc8:	ldr	x1, [x22, #696]
  401dcc:	bl	401ab0 <fputs_unlocked@plt>
  401dd0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401dd4:	add	x1, x1, #0x3b4
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	mov	x0, xzr
  401de0:	bl	401aa0 <dcgettext@plt>
  401de4:	ldr	x2, [x20, #760]
  401de8:	mov	x1, x0
  401dec:	mov	w0, #0x1                   	// #1
  401df0:	mov	x3, x2
  401df4:	bl	4018c0 <__printf_chk@plt>
  401df8:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401dfc:	add	x1, x1, #0xcd0
  401e00:	mov	x0, sp
  401e04:	mov	w2, #0x70                  	// #112
  401e08:	mov	x21, sp
  401e0c:	bl	401730 <memcpy@plt>
  401e10:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401e14:	adrp	x20, 409000 <__fxstatat@plt+0x74b0>
  401e18:	add	x1, x1, #0x4f7
  401e1c:	add	x20, x20, #0x439
  401e20:	mov	x0, x20
  401e24:	bl	4019d0 <strcmp@plt>
  401e28:	cbz	w0, 401e34 <__fxstatat@plt+0x2e4>
  401e2c:	ldr	x1, [x21, #16]!
  401e30:	cbnz	x1, 401e20 <__fxstatat@plt+0x2d0>
  401e34:	ldr	x8, [x21, #8]
  401e38:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401e3c:	add	x1, x1, #0x556
  401e40:	mov	w2, #0x5                   	// #5
  401e44:	cmp	x8, #0x0
  401e48:	mov	x0, xzr
  401e4c:	csel	x21, x20, x8, eq  // eq = none
  401e50:	bl	401aa0 <dcgettext@plt>
  401e54:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  401e58:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  401e5c:	mov	x1, x0
  401e60:	add	x2, x2, #0x45a
  401e64:	add	x3, x3, #0x56d
  401e68:	mov	w0, #0x1                   	// #1
  401e6c:	bl	4018c0 <__printf_chk@plt>
  401e70:	mov	w0, #0x5                   	// #5
  401e74:	mov	x1, xzr
  401e78:	bl	401b40 <setlocale@plt>
  401e7c:	cbz	x0, 401eb0 <__fxstatat@plt+0x360>
  401e80:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401e84:	add	x1, x1, #0x595
  401e88:	mov	w2, #0x3                   	// #3
  401e8c:	bl	401890 <strncmp@plt>
  401e90:	cbz	w0, 401eb0 <__fxstatat@plt+0x360>
  401e94:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401e98:	add	x1, x1, #0x599
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	mov	x0, xzr
  401ea4:	bl	401aa0 <dcgettext@plt>
  401ea8:	ldr	x1, [x22, #696]
  401eac:	bl	401ab0 <fputs_unlocked@plt>
  401eb0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401eb4:	add	x1, x1, #0x5e0
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	bl	401aa0 <dcgettext@plt>
  401ec4:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  401ec8:	mov	x1, x0
  401ecc:	add	x2, x2, #0x56d
  401ed0:	mov	w0, #0x1                   	// #1
  401ed4:	mov	x3, x20
  401ed8:	bl	4018c0 <__printf_chk@plt>
  401edc:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401ee0:	add	x1, x1, #0x5fb
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	mov	x0, xzr
  401eec:	bl	401aa0 <dcgettext@plt>
  401ef0:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  401ef4:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  401ef8:	add	x8, x8, #0x350
  401efc:	add	x9, x9, #0x513
  401f00:	cmp	x21, x20
  401f04:	mov	x1, x0
  401f08:	csel	x3, x9, x8, eq  // eq = none
  401f0c:	mov	w0, #0x1                   	// #1
  401f10:	mov	x2, x21
  401f14:	bl	4018c0 <__printf_chk@plt>
  401f18:	b	401f50 <__fxstatat@plt+0x400>
  401f1c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  401f20:	ldr	x20, [x8, #672]
  401f24:	adrp	x1, 408000 <__fxstatat@plt+0x64b0>
  401f28:	add	x1, x1, #0xd40
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	mov	x0, xzr
  401f34:	bl	401aa0 <dcgettext@plt>
  401f38:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  401f3c:	ldr	x3, [x8, #760]
  401f40:	mov	x2, x0
  401f44:	mov	w1, #0x1                   	// #1
  401f48:	mov	x0, x20
  401f4c:	bl	4019c0 <__fprintf_chk@plt>
  401f50:	mov	w0, w19
  401f54:	bl	401790 <exit@plt>
  401f58:	sub	sp, sp, #0x110
  401f5c:	stp	x29, x30, [sp, #176]
  401f60:	stp	x28, x27, [sp, #192]
  401f64:	stp	x26, x25, [sp, #208]
  401f68:	stp	x24, x23, [sp, #224]
  401f6c:	stp	x22, x21, [sp, #240]
  401f70:	stp	x20, x19, [sp, #256]
  401f74:	ldr	x8, [x1]
  401f78:	mov	w20, w0
  401f7c:	add	x29, sp, #0xb0
  401f80:	mov	x19, x1
  401f84:	mov	x0, x8
  401f88:	bl	4031dc <__fxstatat@plt+0x168c>
  401f8c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401f90:	add	x1, x1, #0x350
  401f94:	mov	w0, #0x6                   	// #6
  401f98:	bl	401b40 <setlocale@plt>
  401f9c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  401fa0:	add	x21, x21, #0x45e
  401fa4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  401fa8:	add	x1, x1, #0x43f
  401fac:	mov	x0, x21
  401fb0:	bl	4018a0 <bindtextdomain@plt>
  401fb4:	mov	x0, x21
  401fb8:	bl	4019a0 <textdomain@plt>
  401fbc:	adrp	x0, 403000 <__fxstatat@plt+0x14b0>
  401fc0:	add	x0, x0, #0xd0
  401fc4:	bl	408aa0 <__fxstatat@plt+0x6f50>
  401fc8:	sub	x0, x29, #0x30
  401fcc:	bl	4023ec <__fxstatat@plt+0x89c>
  401fd0:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  401fd4:	adrp	x22, 408000 <__fxstatat@plt+0x64b0>
  401fd8:	adrp	x28, 408000 <__fxstatat@plt+0x64b0>
  401fdc:	mov	w24, wzr
  401fe0:	mov	w26, #0xffffffff            	// #-1
  401fe4:	mov	w23, #0x10                  	// #16
  401fe8:	add	x21, x21, #0x451
  401fec:	add	x22, x22, #0xb30
  401ff0:	mov	w27, #0x1                   	// #1
  401ff4:	add	x28, x28, #0xb28
  401ff8:	adrp	x25, 41b000 <__fxstatat@plt+0x194b0>
  401ffc:	mov	w0, w20
  402000:	mov	x1, x19
  402004:	mov	x2, x21
  402008:	mov	x3, x22
  40200c:	mov	x4, xzr
  402010:	bl	4019b0 <getopt_long@plt>
  402014:	cmp	w0, #0x65
  402018:	b.le	402048 <__fxstatat@plt+0x4f8>
  40201c:	cmp	w0, #0xff
  402020:	b.le	402074 <__fxstatat@plt+0x524>
  402024:	sub	w8, w0, #0x100
  402028:	cmp	w8, #0x3
  40202c:	b.hi	40238c <__fxstatat@plt+0x83c>  // b.pmore
  402030:	adr	x9, 402040 <__fxstatat@plt+0x4f0>
  402034:	ldrb	w10, [x28, x8]
  402038:	add	x9, x9, x10, lsl #2
  40203c:	br	x9
  402040:	mov	w26, #0x1                   	// #1
  402044:	b	401ffc <__fxstatat@plt+0x4ac>
  402048:	cmp	w0, #0x4f
  40204c:	b.gt	40208c <__fxstatat@plt+0x53c>
  402050:	cmp	w0, #0x47
  402054:	b.le	4020f4 <__fxstatat@plt+0x5a4>
  402058:	cmp	w0, #0x48
  40205c:	mov	w23, #0x11                  	// #17
  402060:	b.eq	401ffc <__fxstatat@plt+0x4ac>  // b.none
  402064:	cmp	w0, #0x4c
  402068:	b.ne	40238c <__fxstatat@plt+0x83c>  // b.any
  40206c:	mov	w23, #0x2                   	// #2
  402070:	b	401ffc <__fxstatat@plt+0x4ac>
  402074:	cmp	w0, #0x66
  402078:	b.eq	4020a4 <__fxstatat@plt+0x554>  // b.none
  40207c:	cmp	w0, #0x68
  402080:	b.ne	4020b4 <__fxstatat@plt+0x564>  // b.any
  402084:	mov	w26, wzr
  402088:	b	401ffc <__fxstatat@plt+0x4ac>
  40208c:	cmp	w0, #0x50
  402090:	b.eq	4020ac <__fxstatat@plt+0x55c>  // b.none
  402094:	cmp	w0, #0x52
  402098:	b.ne	4020cc <__fxstatat@plt+0x57c>  // b.any
  40209c:	sturb	w27, [x29, #-44]
  4020a0:	b	401ffc <__fxstatat@plt+0x4ac>
  4020a4:	sturb	w27, [x29, #-31]
  4020a8:	b	401ffc <__fxstatat@plt+0x4ac>
  4020ac:	mov	w23, #0x10                  	// #16
  4020b0:	b	401ffc <__fxstatat@plt+0x4ac>
  4020b4:	cmp	w0, #0x76
  4020b8:	b.ne	40238c <__fxstatat@plt+0x83c>  // b.any
  4020bc:	stur	wzr, [x29, #-48]
  4020c0:	b	401ffc <__fxstatat@plt+0x4ac>
  4020c4:	mov	w24, #0x1                   	// #1
  4020c8:	b	401ffc <__fxstatat@plt+0x4ac>
  4020cc:	cmp	w0, #0x63
  4020d0:	b.ne	40238c <__fxstatat@plt+0x83c>  // b.any
  4020d4:	stur	w27, [x29, #-48]
  4020d8:	b	401ffc <__fxstatat@plt+0x4ac>
  4020dc:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4020e0:	ldr	x8, [x8, #680]
  4020e4:	str	x8, [x25, #720]
  4020e8:	b	401ffc <__fxstatat@plt+0x4ac>
  4020ec:	mov	w24, wzr
  4020f0:	b	401ffc <__fxstatat@plt+0x4ac>
  4020f4:	cmn	w0, #0x1
  4020f8:	b.ne	40225c <__fxstatat@plt+0x70c>  // b.any
  4020fc:	ldurb	w8, [x29, #-44]
  402100:	cbz	w8, 402118 <__fxstatat@plt+0x5c8>
  402104:	cmp	w23, #0x10
  402108:	b.ne	40211c <__fxstatat@plt+0x5cc>  // b.any
  40210c:	cmp	w26, #0x1
  402110:	b.eq	402394 <__fxstatat@plt+0x844>  // b.none
  402114:	mov	w26, wzr
  402118:	mov	w23, #0x10                  	// #16
  40211c:	adrp	x22, 41b000 <__fxstatat@plt+0x194b0>
  402120:	ldr	x0, [x25, #720]
  402124:	ldrsw	x8, [x22, #688]
  402128:	cmp	w26, #0x0
  40212c:	mov	w9, #0x1                   	// #1
  402130:	cset	w10, ne  // ne = any
  402134:	cmp	x0, #0x0
  402138:	sub	w11, w20, w8
  40213c:	cinc	w9, w9, eq  // eq = none
  402140:	cmp	w11, w9
  402144:	sturb	w10, [x29, #-32]
  402148:	b.lt	4022b4 <__fxstatat@plt+0x764>  // b.tstop
  40214c:	cbz	x0, 402170 <__fxstatat@plt+0x620>
  402150:	mov	x1, sp
  402154:	bl	408ab0 <__fxstatat@plt+0x6f60>
  402158:	cbnz	w0, 4022fc <__fxstatat@plt+0x7ac>
  40215c:	ldr	w20, [sp, #28]
  402160:	mov	w0, w20
  402164:	bl	402434 <__fxstatat@plt+0x8e4>
  402168:	stur	x0, [x29, #-16]
  40216c:	b	4021ec <__fxstatat@plt+0x69c>
  402170:	add	w9, w8, #0x1
  402174:	str	w9, [x22, #688]
  402178:	ldr	x21, [x19, x8, lsl #3]
  40217c:	ldrb	w8, [x21]
  402180:	cbz	w8, 402190 <__fxstatat@plt+0x640>
  402184:	mov	x0, x21
  402188:	bl	404f68 <__fxstatat@plt+0x3418>
  40218c:	b	402194 <__fxstatat@plt+0x644>
  402190:	mov	x0, xzr
  402194:	stur	x0, [x29, #-16]
  402198:	ldrb	w8, [x21]
  40219c:	cbz	w8, 4021b4 <__fxstatat@plt+0x664>
  4021a0:	mov	x0, x21
  4021a4:	bl	4017c0 <getgrnam@plt>
  4021a8:	cbz	x0, 4021bc <__fxstatat@plt+0x66c>
  4021ac:	ldr	w20, [x0, #16]
  4021b0:	b	4021e8 <__fxstatat@plt+0x698>
  4021b4:	mov	w20, #0xffffffff            	// #-1
  4021b8:	b	4021ec <__fxstatat@plt+0x69c>
  4021bc:	adrp	x4, 409000 <__fxstatat@plt+0x74b0>
  4021c0:	add	x4, x4, #0x350
  4021c4:	mov	x3, sp
  4021c8:	mov	w2, #0xa                   	// #10
  4021cc:	mov	x0, x21
  4021d0:	mov	x1, xzr
  4021d4:	bl	405080 <__fxstatat@plt+0x3530>
  4021d8:	cbnz	w0, 4023b8 <__fxstatat@plt+0x868>
  4021dc:	ldr	x20, [sp]
  4021e0:	lsr	x8, x20, #32
  4021e4:	cbnz	x8, 4023b8 <__fxstatat@plt+0x868>
  4021e8:	bl	401800 <endgrent@plt>
  4021ec:	ldurb	w8, [x29, #-44]
  4021f0:	cbz	w8, 402210 <__fxstatat@plt+0x6c0>
  4021f4:	eor	w8, w24, #0x1
  4021f8:	tbnz	w8, #0, 402210 <__fxstatat@plt+0x6c0>
  4021fc:	adrp	x0, 41b000 <__fxstatat@plt+0x194b0>
  402200:	add	x0, x0, #0x2d8
  402204:	bl	40489c <__fxstatat@plt+0x2d4c>
  402208:	stur	x0, [x29, #-40]
  40220c:	cbz	x0, 402324 <__fxstatat@plt+0x7d4>
  402210:	ldrsw	x8, [x22, #688]
  402214:	orr	w1, w23, #0x400
  402218:	sub	x6, x29, #0x30
  40221c:	mov	w2, #0xffffffff            	// #-1
  402220:	add	x0, x19, x8, lsl #3
  402224:	mov	w4, #0xffffffff            	// #-1
  402228:	mov	w5, #0xffffffff            	// #-1
  40222c:	mov	w3, w20
  402230:	bl	4024bc <__fxstatat@plt+0x96c>
  402234:	ldp	x20, x19, [sp, #256]
  402238:	ldp	x22, x21, [sp, #240]
  40223c:	ldp	x24, x23, [sp, #224]
  402240:	ldp	x26, x25, [sp, #208]
  402244:	ldp	x28, x27, [sp, #192]
  402248:	ldp	x29, x30, [sp, #176]
  40224c:	mvn	w8, w0
  402250:	and	w0, w8, #0x1
  402254:	add	sp, sp, #0x110
  402258:	ret
  40225c:	cmn	w0, #0x3
  402260:	b.ne	4022a4 <__fxstatat@plt+0x754>  // b.any
  402264:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  402268:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  40226c:	ldr	x0, [x8, #696]
  402270:	ldr	x3, [x9, #560]
  402274:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402278:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  40227c:	adrp	x4, 409000 <__fxstatat@plt+0x74b0>
  402280:	adrp	x5, 409000 <__fxstatat@plt+0x74b0>
  402284:	add	x1, x1, #0x439
  402288:	add	x2, x2, #0x45a
  40228c:	add	x4, x4, #0x468
  402290:	add	x5, x5, #0x478
  402294:	mov	x6, xzr
  402298:	bl	404c68 <__fxstatat@plt+0x3118>
  40229c:	mov	w0, wzr
  4022a0:	bl	401790 <exit@plt>
  4022a4:	cmn	w0, #0x2
  4022a8:	b.ne	40238c <__fxstatat@plt+0x83c>  // b.any
  4022ac:	mov	w0, wzr
  4022b0:	bl	401c6c <__fxstatat@plt+0x11c>
  4022b4:	cmp	w8, w20
  4022b8:	b.ge	402368 <__fxstatat@plt+0x818>  // b.tcont
  4022bc:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4022c0:	add	x1, x1, #0x4bf
  4022c4:	mov	w2, #0x5                   	// #5
  4022c8:	mov	x0, xzr
  4022cc:	bl	401aa0 <dcgettext@plt>
  4022d0:	sub	w8, w20, #0x1
  4022d4:	ldr	x8, [x19, w8, sxtw #3]
  4022d8:	mov	x19, x0
  4022dc:	mov	x0, x8
  4022e0:	bl	40474c <__fxstatat@plt+0x2bfc>
  4022e4:	mov	x3, x0
  4022e8:	mov	w0, wzr
  4022ec:	mov	w1, wzr
  4022f0:	mov	x2, x19
  4022f4:	bl	4017a0 <error@plt>
  4022f8:	b	40238c <__fxstatat@plt+0x83c>
  4022fc:	bl	401b00 <__errno_location@plt>
  402300:	ldr	w19, [x0]
  402304:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402308:	add	x1, x1, #0x4d8
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, xzr
  402314:	bl	401aa0 <dcgettext@plt>
  402318:	ldr	x1, [x25, #720]
  40231c:	mov	x20, x0
  402320:	b	40234c <__fxstatat@plt+0x7fc>
  402324:	bl	401b00 <__errno_location@plt>
  402328:	ldr	w19, [x0]
  40232c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402330:	add	x1, x1, #0x4d8
  402334:	mov	w2, #0x5                   	// #5
  402338:	mov	x0, xzr
  40233c:	bl	401aa0 <dcgettext@plt>
  402340:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402344:	mov	x20, x0
  402348:	add	x1, x1, #0xa95
  40234c:	mov	w0, #0x4                   	// #4
  402350:	bl	404444 <__fxstatat@plt+0x28f4>
  402354:	mov	x3, x0
  402358:	mov	w0, #0x1                   	// #1
  40235c:	mov	w1, w19
  402360:	mov	x2, x20
  402364:	bl	4017a0 <error@plt>
  402368:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  40236c:	add	x1, x1, #0x4af
  402370:	mov	w2, #0x5                   	// #5
  402374:	mov	x0, xzr
  402378:	bl	401aa0 <dcgettext@plt>
  40237c:	mov	x2, x0
  402380:	mov	w0, wzr
  402384:	mov	w1, wzr
  402388:	bl	4017a0 <error@plt>
  40238c:	mov	w0, #0x1                   	// #1
  402390:	bl	401c6c <__fxstatat@plt+0x11c>
  402394:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402398:	add	x1, x1, #0x485
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	bl	401aa0 <dcgettext@plt>
  4023a8:	mov	x2, x0
  4023ac:	mov	w0, #0x1                   	// #1
  4023b0:	mov	w1, wzr
  4023b4:	bl	4017a0 <error@plt>
  4023b8:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4023bc:	add	x1, x1, #0x682
  4023c0:	mov	w2, #0x5                   	// #5
  4023c4:	mov	x0, xzr
  4023c8:	bl	401aa0 <dcgettext@plt>
  4023cc:	mov	x19, x0
  4023d0:	mov	x0, x21
  4023d4:	bl	40474c <__fxstatat@plt+0x2bfc>
  4023d8:	mov	x3, x0
  4023dc:	mov	w0, #0x1                   	// #1
  4023e0:	mov	w1, wzr
  4023e4:	mov	x2, x19
  4023e8:	bl	4017a0 <error@plt>
  4023ec:	mov	w8, #0x2                   	// #2
  4023f0:	mov	w9, #0x1                   	// #1
  4023f4:	str	xzr, [x0, #8]
  4023f8:	strb	wzr, [x0, #4]
  4023fc:	str	w8, [x0]
  402400:	strh	w9, [x0, #16]
  402404:	stp	xzr, xzr, [x0, #24]
  402408:	ret
  40240c:	stp	x29, x30, [sp, #-32]!
  402410:	str	x19, [sp, #16]
  402414:	mov	x19, x0
  402418:	ldr	x0, [x0, #24]
  40241c:	mov	x29, sp
  402420:	bl	401a10 <free@plt>
  402424:	ldr	x0, [x19, #32]
  402428:	ldr	x19, [sp, #16]
  40242c:	ldp	x29, x30, [sp], #32
  402430:	b	401a10 <free@plt>
  402434:	sub	sp, sp, #0x40
  402438:	stp	x29, x30, [sp, #32]
  40243c:	str	x19, [sp, #48]
  402440:	add	x29, sp, #0x20
  402444:	mov	w19, w0
  402448:	bl	401b20 <getgrgid@plt>
  40244c:	cbz	x0, 402458 <__fxstatat@plt+0x908>
  402450:	ldr	x0, [x0]
  402454:	b	402464 <__fxstatat@plt+0x914>
  402458:	mov	w0, w19
  40245c:	add	x1, sp, #0x8
  402460:	bl	4031a4 <__fxstatat@plt+0x1654>
  402464:	bl	404f68 <__fxstatat@plt+0x3418>
  402468:	ldr	x19, [sp, #48]
  40246c:	ldp	x29, x30, [sp, #32]
  402470:	add	sp, sp, #0x40
  402474:	ret
  402478:	sub	sp, sp, #0x40
  40247c:	stp	x29, x30, [sp, #32]
  402480:	str	x19, [sp, #48]
  402484:	add	x29, sp, #0x20
  402488:	mov	w19, w0
  40248c:	bl	4019e0 <getpwuid@plt>
  402490:	cbz	x0, 40249c <__fxstatat@plt+0x94c>
  402494:	ldr	x0, [x0]
  402498:	b	4024a8 <__fxstatat@plt+0x958>
  40249c:	mov	w0, w19
  4024a0:	add	x1, sp, #0x8
  4024a4:	bl	4031a4 <__fxstatat@plt+0x1654>
  4024a8:	bl	404f68 <__fxstatat@plt+0x3418>
  4024ac:	ldr	x19, [sp, #48]
  4024b0:	ldp	x29, x30, [sp, #32]
  4024b4:	add	sp, sp, #0x40
  4024b8:	ret
  4024bc:	sub	sp, sp, #0x1a0
  4024c0:	and	w8, w5, w4
  4024c4:	stp	x24, x23, [sp, #368]
  4024c8:	stp	x20, x19, [sp, #400]
  4024cc:	mov	x19, x6
  4024d0:	mov	w23, w4
  4024d4:	cmn	w8, #0x1
  4024d8:	stp	x29, x30, [sp, #320]
  4024dc:	stp	x28, x27, [sp, #336]
  4024e0:	stp	x26, x25, [sp, #352]
  4024e4:	stp	x22, x21, [sp, #384]
  4024e8:	add	x29, sp, #0x140
  4024ec:	str	w3, [sp, #28]
  4024f0:	stp	w2, w5, [sp, #36]
  4024f4:	str	w8, [sp, #44]
  4024f8:	b.ne	402504 <__fxstatat@plt+0x9b4>  // b.any
  4024fc:	ldrb	w8, [x19, #16]
  402500:	cbz	w8, 403004 <__fxstatat@plt+0x14b4>
  402504:	mov	w8, wzr
  402508:	orr	w1, w8, w1
  40250c:	mov	x2, xzr
  402510:	bl	404ff4 <__fxstatat@plt+0x34a4>
  402514:	mov	x22, x0
  402518:	bl	405d5c <__fxstatat@plt+0x420c>
  40251c:	cbz	x0, 402f64 <__fxstatat@plt+0x1414>
  402520:	ldr	w10, [sp, #36]
  402524:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  402528:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  40252c:	add	x8, x8, #0x851
  402530:	add	x9, x9, #0x86a
  402534:	cmn	w10, #0x1
  402538:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  40253c:	mov	x26, x0
  402540:	add	x21, x21, #0x694
  402544:	csel	x8, x9, x8, eq  // eq = none
  402548:	mov	w25, #0x1                   	// #1
  40254c:	stp	x8, x22, [sp]
  402550:	str	w23, [sp, #32]
  402554:	ldrh	w8, [x26, #108]
  402558:	ldp	x27, x28, [x26, #48]
  40255c:	sub	w8, w8, #0x1
  402560:	cmp	w8, #0x9
  402564:	b.hi	4026fc <__fxstatat@plt+0xbac>  // b.pmore
  402568:	adr	x9, 402578 <__fxstatat@plt+0xa28>
  40256c:	ldrb	w10, [x21, x8]
  402570:	add	x9, x9, x10, lsl #2
  402574:	br	x9
  402578:	ldrb	w8, [x19, #4]
  40257c:	cbz	w8, 4026fc <__fxstatat@plt+0xbac>
  402580:	ldr	x8, [x19, #8]
  402584:	cbz	x8, 402830 <__fxstatat@plt+0xce0>
  402588:	ldr	x9, [x26, #128]
  40258c:	ldr	x10, [x8]
  402590:	cmp	x9, x10
  402594:	b.ne	402830 <__fxstatat@plt+0xce0>  // b.any
  402598:	ldr	x9, [x26, #120]
  40259c:	ldr	x8, [x8, #8]
  4025a0:	cmp	x9, x8
  4025a4:	b.ne	402830 <__fxstatat@plt+0xce0>  // b.any
  4025a8:	adrp	x24, 409000 <__fxstatat@plt+0x74b0>
  4025ac:	add	x24, x24, #0xa95
  4025b0:	mov	x0, x28
  4025b4:	mov	x1, x24
  4025b8:	bl	4019d0 <strcmp@plt>
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	cbz	w0, 402bf8 <__fxstatat@plt+0x10a8>
  4025c4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4025c8:	mov	x0, xzr
  4025cc:	add	x1, x1, #0x6ec
  4025d0:	bl	401aa0 <dcgettext@plt>
  4025d4:	mov	x20, x0
  4025d8:	mov	w1, #0x4                   	// #4
  4025dc:	mov	w0, wzr
  4025e0:	mov	x2, x28
  4025e4:	bl	4043ac <__fxstatat@plt+0x285c>
  4025e8:	mov	x21, x0
  4025ec:	mov	w0, #0x1                   	// #1
  4025f0:	mov	w1, #0x4                   	// #4
  4025f4:	mov	x2, x24
  4025f8:	bl	4043ac <__fxstatat@plt+0x285c>
  4025fc:	mov	x4, x0
  402600:	mov	w0, wzr
  402604:	mov	w1, wzr
  402608:	mov	x2, x20
  40260c:	mov	x3, x21
  402610:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402614:	add	x21, x21, #0x694
  402618:	bl	4017a0 <error@plt>
  40261c:	b	402c2c <__fxstatat@plt+0x10dc>
  402620:	ldrb	w8, [x19, #17]
  402624:	str	x28, [sp, #48]
  402628:	cbnz	w8, 40281c <__fxstatat@plt+0xccc>
  40262c:	ldr	w20, [x26, #64]
  402630:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402634:	mov	w2, #0x5                   	// #5
  402638:	mov	x0, xzr
  40263c:	add	x1, x1, #0x768
  402640:	b	402674 <__fxstatat@plt+0xb24>
  402644:	ldr	x8, [x26, #88]
  402648:	cbnz	x8, 402654 <__fxstatat@plt+0xb04>
  40264c:	ldr	x8, [x26, #32]
  402650:	cbz	x8, 4029b0 <__fxstatat@plt+0xe60>
  402654:	ldrb	w8, [x19, #17]
  402658:	str	x28, [sp, #48]
  40265c:	cbnz	w8, 40281c <__fxstatat@plt+0xccc>
  402660:	ldr	w20, [x26, #64]
  402664:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402668:	mov	w2, #0x5                   	// #5
  40266c:	mov	x0, xzr
  402670:	add	x1, x1, #0x757
  402674:	bl	401aa0 <dcgettext@plt>
  402678:	mov	x21, x0
  40267c:	mov	w0, #0x4                   	// #4
  402680:	mov	x1, x28
  402684:	bl	404444 <__fxstatat@plt+0x28f4>
  402688:	mov	x2, x21
  40268c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402690:	mov	x3, x0
  402694:	mov	w0, wzr
  402698:	mov	w1, w20
  40269c:	add	x21, x21, #0x694
  4026a0:	b	402818 <__fxstatat@plt+0xcc8>
  4026a4:	mov	x0, x22
  4026a8:	mov	x1, x26
  4026ac:	bl	405044 <__fxstatat@plt+0x34f4>
  4026b0:	tbz	w0, #0, 4026fc <__fxstatat@plt+0xbac>
  4026b4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	mov	x0, xzr
  4026c0:	add	x1, x1, #0x781
  4026c4:	bl	401aa0 <dcgettext@plt>
  4026c8:	mov	x20, x0
  4026cc:	mov	w1, #0x3                   	// #3
  4026d0:	mov	w0, wzr
  4026d4:	mov	x2, x28
  4026d8:	bl	404608 <__fxstatat@plt+0x2ab8>
  4026dc:	mov	x3, x0
  4026e0:	mov	w0, wzr
  4026e4:	mov	w1, wzr
  4026e8:	mov	x2, x20
  4026ec:	bl	4017a0 <error@plt>
  4026f0:	b	402c68 <__fxstatat@plt+0x1118>
  4026f4:	ldrb	w8, [x19, #4]
  4026f8:	cbz	w8, 402830 <__fxstatat@plt+0xce0>
  4026fc:	ldr	w8, [sp, #44]
  402700:	cmn	w8, #0x1
  402704:	b.ne	40271c <__fxstatat@plt+0xbcc>  // b.any
  402708:	ldr	w8, [x19]
  40270c:	cmp	w8, #0x2
  402710:	b.ne	40271c <__fxstatat@plt+0xbcc>  // b.any
  402714:	ldr	x8, [x19, #8]
  402718:	cbz	x8, 402858 <__fxstatat@plt+0xd08>
  40271c:	ldrb	w8, [x19, #16]
  402720:	add	x24, x26, #0x78
  402724:	cbz	w8, 4027b8 <__fxstatat@plt+0xc68>
  402728:	ldr	w8, [x26, #136]
  40272c:	and	w8, w8, #0xf000
  402730:	cmp	w8, #0xa, lsl #12
  402734:	b.ne	4027b8 <__fxstatat@plt+0xc68>  // b.any
  402738:	ldr	w0, [x22, #44]
  40273c:	add	x2, sp, #0x38
  402740:	mov	x1, x27
  402744:	mov	w3, wzr
  402748:	add	x24, sp, #0x38
  40274c:	bl	408ae0 <__fxstatat@plt+0x6f90>
  402750:	cbz	w0, 4027b8 <__fxstatat@plt+0xc68>
  402754:	ldrb	w8, [x19, #17]
  402758:	str	x28, [sp, #48]
  40275c:	cbnz	w8, 4027a8 <__fxstatat@plt+0xc58>
  402760:	bl	401b00 <__errno_location@plt>
  402764:	ldr	w20, [x0]
  402768:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  40276c:	mov	w2, #0x5                   	// #5
  402770:	mov	x0, xzr
  402774:	add	x1, x1, #0x83b
  402778:	bl	401aa0 <dcgettext@plt>
  40277c:	mov	x21, x0
  402780:	mov	w0, #0x4                   	// #4
  402784:	mov	x1, x28
  402788:	bl	404444 <__fxstatat@plt+0x28f4>
  40278c:	mov	x3, x0
  402790:	mov	w0, wzr
  402794:	mov	w1, w20
  402798:	mov	x2, x21
  40279c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  4027a0:	add	x21, x21, #0x694
  4027a4:	bl	4017a0 <error@plt>
  4027a8:	mov	w28, wzr
  4027ac:	mov	w8, #0x1                   	// #1
  4027b0:	add	x24, sp, #0x38
  4027b4:	b	402828 <__fxstatat@plt+0xcd8>
  4027b8:	cmn	w23, #0x1
  4027bc:	b.eq	402838 <__fxstatat@plt+0xce8>  // b.none
  4027c0:	ldr	w9, [x24, #24]
  4027c4:	ldr	w10, [sp, #40]
  4027c8:	cmp	w9, w23
  4027cc:	cset	w8, eq  // eq = none
  4027d0:	cmn	w10, #0x1
  4027d4:	b.eq	402868 <__fxstatat@plt+0xd18>  // b.none
  4027d8:	cmp	w9, w23
  4027dc:	b.eq	402844 <__fxstatat@plt+0xcf4>  // b.none
  4027e0:	b	402868 <__fxstatat@plt+0xd18>
  4027e4:	ldrb	w8, [x19, #17]
  4027e8:	str	x28, [sp, #48]
  4027ec:	cbnz	w8, 40281c <__fxstatat@plt+0xccc>
  4027f0:	ldr	w20, [x26, #64]
  4027f4:	mov	w1, #0x3                   	// #3
  4027f8:	mov	w0, wzr
  4027fc:	mov	x2, x28
  402800:	bl	404608 <__fxstatat@plt+0x2ab8>
  402804:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  402808:	mov	x3, x0
  40280c:	mov	w0, wzr
  402810:	mov	w1, w20
  402814:	add	x2, x2, #0x691
  402818:	bl	4017a0 <error@plt>
  40281c:	mov	x24, xzr
  402820:	mov	w28, wzr
  402824:	mov	w8, #0x1                   	// #1
  402828:	mov	w9, #0x1                   	// #1
  40282c:	b	402cb8 <__fxstatat@plt+0x1168>
  402830:	mov	w28, #0x1                   	// #1
  402834:	b	402f4c <__fxstatat@plt+0x13fc>
  402838:	ldr	w8, [sp, #40]
  40283c:	cmn	w8, #0x1
  402840:	b.eq	402864 <__fxstatat@plt+0xd14>  // b.none
  402844:	ldr	w8, [x24, #28]
  402848:	ldr	w9, [sp, #40]
  40284c:	cmp	w8, w9
  402850:	cset	w8, eq  // eq = none
  402854:	b	402868 <__fxstatat@plt+0xd18>
  402858:	ldrb	w8, [x19, #16]
  40285c:	add	x24, x26, #0x78
  402860:	cbnz	w8, 402728 <__fxstatat@plt+0xbd8>
  402864:	mov	w8, #0x1                   	// #1
  402868:	ldrh	w9, [x26, #108]
  40286c:	cmp	w9, #0x6
  402870:	b.hi	402928 <__fxstatat@plt+0xdd8>  // b.pmore
  402874:	mov	w10, #0x1                   	// #1
  402878:	lsl	w9, w10, w9
  40287c:	mov	w10, #0x56                  	// #86
  402880:	tst	w9, w10
  402884:	b.eq	402928 <__fxstatat@plt+0xdd8>  // b.none
  402888:	ldr	x9, [x19, #8]
  40288c:	cbz	x9, 402928 <__fxstatat@plt+0xdd8>
  402890:	ldr	x10, [x24, #8]
  402894:	ldr	x11, [x9]
  402898:	cmp	x10, x11
  40289c:	b.ne	402928 <__fxstatat@plt+0xdd8>  // b.any
  4028a0:	ldr	x10, [x24]
  4028a4:	ldr	x9, [x9, #8]
  4028a8:	cmp	x10, x9
  4028ac:	b.ne	402928 <__fxstatat@plt+0xdd8>  // b.any
  4028b0:	adrp	x24, 409000 <__fxstatat@plt+0x74b0>
  4028b4:	add	x24, x24, #0xa95
  4028b8:	mov	x0, x28
  4028bc:	mov	x1, x24
  4028c0:	bl	4019d0 <strcmp@plt>
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	cbz	w0, 402a18 <__fxstatat@plt+0xec8>
  4028cc:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4028d0:	mov	x0, xzr
  4028d4:	add	x1, x1, #0x6ec
  4028d8:	bl	401aa0 <dcgettext@plt>
  4028dc:	mov	x20, x0
  4028e0:	mov	w1, #0x4                   	// #4
  4028e4:	mov	w0, wzr
  4028e8:	mov	x2, x28
  4028ec:	bl	4043ac <__fxstatat@plt+0x285c>
  4028f0:	mov	x21, x0
  4028f4:	mov	w0, #0x1                   	// #1
  4028f8:	mov	w1, #0x4                   	// #4
  4028fc:	mov	x2, x24
  402900:	bl	4043ac <__fxstatat@plt+0x285c>
  402904:	mov	x4, x0
  402908:	mov	w0, wzr
  40290c:	mov	w1, wzr
  402910:	mov	x2, x20
  402914:	mov	x3, x21
  402918:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  40291c:	add	x21, x21, #0x694
  402920:	bl	4017a0 <error@plt>
  402924:	b	402a4c <__fxstatat@plt+0xefc>
  402928:	str	x28, [sp, #48]
  40292c:	cbz	w8, 402968 <__fxstatat@plt+0xe18>
  402930:	ldrb	w8, [x19, #16]
  402934:	ldr	w23, [x22, #44]
  402938:	cbz	w8, 402974 <__fxstatat@plt+0xe24>
  40293c:	ldr	w8, [sp, #44]
  402940:	cmn	w8, #0x1
  402944:	b.eq	402acc <__fxstatat@plt+0xf7c>  // b.none
  402948:	ldr	w8, [x24, #16]
  40294c:	and	w8, w8, #0xf000
  402950:	cmp	w8, #0x8, lsl #12
  402954:	b.eq	4029c0 <__fxstatat@plt+0xe70>  // b.none
  402958:	cmp	w8, #0x4, lsl #12
  40295c:	b.ne	402acc <__fxstatat@plt+0xf7c>  // b.any
  402960:	mov	w20, #0x4900                	// #18688
  402964:	b	4029c4 <__fxstatat@plt+0xe74>
  402968:	mov	w8, #0x1                   	// #1
  40296c:	mov	w9, #0x1                   	// #1
  402970:	b	402cb4 <__fxstatat@plt+0x1164>
  402974:	ldr	w2, [sp, #36]
  402978:	ldr	w3, [sp, #28]
  40297c:	mov	w4, #0x100                 	// #256
  402980:	mov	w0, w23
  402984:	mov	x1, x27
  402988:	bl	401a30 <fchownat@plt>
  40298c:	cbz	w0, 402ca8 <__fxstatat@plt+0x1158>
  402990:	bl	401b00 <__errno_location@plt>
  402994:	ldr	w8, [x0]
  402998:	ldr	w23, [sp, #32]
  40299c:	cmp	w8, #0x5f
  4029a0:	b.ne	402af0 <__fxstatat@plt+0xfa0>  // b.any
  4029a4:	mov	w8, wzr
  4029a8:	mov	w9, wzr
  4029ac:	b	402cb4 <__fxstatat@plt+0x1164>
  4029b0:	mov	w28, #0x1                   	// #1
  4029b4:	str	x28, [x26, #32]
  4029b8:	mov	w2, #0x1                   	// #1
  4029bc:	b	402f40 <__fxstatat@plt+0x13f0>
  4029c0:	mov	w20, #0x900                 	// #2304
  4029c4:	mov	w0, w23
  4029c8:	mov	x1, x27
  4029cc:	mov	w2, w20
  4029d0:	bl	401ae0 <openat@plt>
  4029d4:	mov	w21, w0
  4029d8:	tbnz	w0, #31, 402a74 <__fxstatat@plt+0xf24>
  4029dc:	sub	x1, x29, #0x88
  4029e0:	mov	w0, w21
  4029e4:	bl	408ac0 <__fxstatat@plt+0x6f70>
  4029e8:	ldr	w23, [sp, #32]
  4029ec:	cbz	w0, 402b4c <__fxstatat@plt+0xffc>
  4029f0:	bl	401b00 <__errno_location@plt>
  4029f4:	ldr	w22, [x0]
  4029f8:	mov	x20, x0
  4029fc:	mov	w0, w21
  402a00:	bl	401940 <close@plt>
  402a04:	str	w22, [x20]
  402a08:	ldr	x22, [sp, #8]
  402a0c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402a10:	add	x21, x21, #0x694
  402a14:	b	402af0 <__fxstatat@plt+0xfa0>
  402a18:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402a1c:	mov	x0, xzr
  402a20:	add	x1, x1, #0x6bf
  402a24:	bl	401aa0 <dcgettext@plt>
  402a28:	mov	x20, x0
  402a2c:	mov	w0, #0x4                   	// #4
  402a30:	mov	x1, x28
  402a34:	bl	404444 <__fxstatat@plt+0x28f4>
  402a38:	mov	x3, x0
  402a3c:	mov	w0, wzr
  402a40:	mov	w1, wzr
  402a44:	mov	x2, x20
  402a48:	bl	4017a0 <error@plt>
  402a4c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402a50:	mov	w2, #0x5                   	// #5
  402a54:	mov	x0, xzr
  402a58:	add	x1, x1, #0x726
  402a5c:	bl	401aa0 <dcgettext@plt>
  402a60:	mov	x2, x0
  402a64:	mov	w0, wzr
  402a68:	mov	w1, wzr
  402a6c:	bl	4017a0 <error@plt>
  402a70:	b	402c68 <__fxstatat@plt+0x1118>
  402a74:	bl	401b00 <__errno_location@plt>
  402a78:	ldr	w8, [x0]
  402a7c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402a80:	add	x21, x21, #0x694
  402a84:	cmp	w8, #0xd
  402a88:	b.ne	402c98 <__fxstatat@plt+0x1148>  // b.any
  402a8c:	ldr	w8, [x24, #16]
  402a90:	and	w8, w8, #0xf000
  402a94:	cmp	w8, #0x8, lsl #12
  402a98:	b.ne	402acc <__fxstatat@plt+0xf7c>  // b.any
  402a9c:	mov	x22, x0
  402aa0:	orr	w2, w20, #0x1
  402aa4:	mov	w0, w23
  402aa8:	mov	x1, x27
  402aac:	bl	401ae0 <openat@plt>
  402ab0:	mov	w21, w0
  402ab4:	tbz	w0, #31, 4029dc <__fxstatat@plt+0xe8c>
  402ab8:	ldr	w8, [x22]
  402abc:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402ac0:	add	x21, x21, #0x694
  402ac4:	cmp	w8, #0xd
  402ac8:	b.ne	402c98 <__fxstatat@plt+0x1148>  // b.any
  402acc:	ldr	x22, [sp, #8]
  402ad0:	ldr	w2, [sp, #36]
  402ad4:	ldr	w3, [sp, #28]
  402ad8:	mov	x1, x27
  402adc:	ldr	w0, [x22, #44]
  402ae0:	mov	w4, wzr
  402ae4:	bl	401a30 <fchownat@plt>
  402ae8:	ldr	w23, [sp, #32]
  402aec:	cbz	w0, 402cac <__fxstatat@plt+0x115c>
  402af0:	ldrb	w8, [x19, #17]
  402af4:	cbnz	w8, 402b3c <__fxstatat@plt+0xfec>
  402af8:	bl	401b00 <__errno_location@plt>
  402afc:	ldr	x1, [sp]
  402b00:	ldr	w20, [x0]
  402b04:	mov	w2, #0x5                   	// #5
  402b08:	mov	x0, xzr
  402b0c:	bl	401aa0 <dcgettext@plt>
  402b10:	mov	x21, x0
  402b14:	mov	w0, #0x4                   	// #4
  402b18:	mov	x1, x28
  402b1c:	bl	404444 <__fxstatat@plt+0x28f4>
  402b20:	mov	x3, x0
  402b24:	mov	w0, wzr
  402b28:	mov	w1, w20
  402b2c:	mov	x2, x21
  402b30:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402b34:	add	x21, x21, #0x694
  402b38:	bl	4017a0 <error@plt>
  402b3c:	mov	w9, wzr
  402b40:	mov	w28, wzr
  402b44:	mov	w8, #0x1                   	// #1
  402b48:	b	402cb8 <__fxstatat@plt+0x1168>
  402b4c:	ldr	x8, [x24, #8]
  402b50:	ldur	x9, [x29, #-128]
  402b54:	cmp	x8, x9
  402b58:	b.ne	402bc4 <__fxstatat@plt+0x1074>  // b.any
  402b5c:	ldr	x8, [x24]
  402b60:	ldur	x9, [x29, #-136]
  402b64:	cmp	x8, x9
  402b68:	b.ne	402bc4 <__fxstatat@plt+0x1074>  // b.any
  402b6c:	cmn	w23, #0x1
  402b70:	b.eq	402b80 <__fxstatat@plt+0x1030>  // b.none
  402b74:	ldur	w8, [x29, #-112]
  402b78:	cmp	w8, w23
  402b7c:	b.ne	402b9c <__fxstatat@plt+0x104c>  // b.any
  402b80:	ldr	w8, [sp, #40]
  402b84:	cmn	w8, #0x1
  402b88:	b.eq	402c70 <__fxstatat@plt+0x1120>  // b.none
  402b8c:	ldur	w8, [x29, #-108]
  402b90:	ldr	w9, [sp, #40]
  402b94:	cmp	w8, w9
  402b98:	b.eq	402c70 <__fxstatat@plt+0x1120>  // b.none
  402b9c:	bl	401b00 <__errno_location@plt>
  402ba0:	ldr	w22, [x0]
  402ba4:	mov	x20, x0
  402ba8:	mov	w0, w21
  402bac:	bl	401940 <close@plt>
  402bb0:	mov	w9, wzr
  402bb4:	mov	w8, #0x1                   	// #1
  402bb8:	mov	w28, #0x1                   	// #1
  402bbc:	str	w22, [x20]
  402bc0:	b	402be8 <__fxstatat@plt+0x1098>
  402bc4:	bl	401b00 <__errno_location@plt>
  402bc8:	ldr	w22, [x0]
  402bcc:	mov	x20, x0
  402bd0:	mov	w0, w21
  402bd4:	bl	401940 <close@plt>
  402bd8:	mov	w28, wzr
  402bdc:	str	w22, [x20]
  402be0:	mov	w8, #0x1                   	// #1
  402be4:	mov	w9, #0x1                   	// #1
  402be8:	ldr	x22, [sp, #8]
  402bec:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402bf0:	add	x21, x21, #0x694
  402bf4:	b	402cb8 <__fxstatat@plt+0x1168>
  402bf8:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402bfc:	mov	x0, xzr
  402c00:	add	x1, x1, #0x6bf
  402c04:	bl	401aa0 <dcgettext@plt>
  402c08:	mov	x20, x0
  402c0c:	mov	w0, #0x4                   	// #4
  402c10:	mov	x1, x28
  402c14:	bl	404444 <__fxstatat@plt+0x28f4>
  402c18:	mov	x3, x0
  402c1c:	mov	w0, wzr
  402c20:	mov	w1, wzr
  402c24:	mov	x2, x20
  402c28:	bl	4017a0 <error@plt>
  402c2c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	mov	x0, xzr
  402c38:	add	x1, x1, #0x726
  402c3c:	bl	401aa0 <dcgettext@plt>
  402c40:	mov	x2, x0
  402c44:	mov	w0, wzr
  402c48:	mov	w1, wzr
  402c4c:	bl	4017a0 <error@plt>
  402c50:	mov	w2, #0x4                   	// #4
  402c54:	mov	x0, x22
  402c58:	mov	x1, x26
  402c5c:	bl	406f88 <__fxstatat@plt+0x5438>
  402c60:	mov	x0, x22
  402c64:	bl	405d5c <__fxstatat@plt+0x420c>
  402c68:	mov	w28, wzr
  402c6c:	b	402f4c <__fxstatat@plt+0x13fc>
  402c70:	ldr	w1, [sp, #36]
  402c74:	ldr	w2, [sp, #28]
  402c78:	mov	w0, w21
  402c7c:	bl	401b30 <fchown@plt>
  402c80:	cbnz	w0, 4029f0 <__fxstatat@plt+0xea0>
  402c84:	mov	w0, w21
  402c88:	bl	401940 <close@plt>
  402c8c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402c90:	add	x21, x21, #0x694
  402c94:	cbz	w0, 402ca4 <__fxstatat@plt+0x1154>
  402c98:	ldr	x22, [sp, #8]
  402c9c:	ldr	w23, [sp, #32]
  402ca0:	b	402af0 <__fxstatat@plt+0xfa0>
  402ca4:	ldr	x22, [sp, #8]
  402ca8:	ldr	w23, [sp, #32]
  402cac:	mov	w9, wzr
  402cb0:	mov	w8, #0x1                   	// #1
  402cb4:	mov	w28, #0x1                   	// #1
  402cb8:	ldr	w10, [x19]
  402cbc:	cmp	w10, #0x2
  402cc0:	b.eq	402f34 <__fxstatat@plt+0x13e4>  // b.none
  402cc4:	eor	w11, w28, #0x1
  402cc8:	orr	w9, w9, w11
  402ccc:	tbnz	w9, #0, 402d10 <__fxstatat@plt+0x11c0>
  402cd0:	eor	w9, w8, #0x1
  402cd4:	tbnz	w9, #0, 402d10 <__fxstatat@plt+0x11c0>
  402cd8:	ldr	w9, [sp, #36]
  402cdc:	cmn	w9, #0x1
  402ce0:	b.eq	402cf4 <__fxstatat@plt+0x11a4>  // b.none
  402ce4:	ldr	w0, [x24, #24]
  402ce8:	ldr	w9, [sp, #36]
  402cec:	cmp	w0, w9
  402cf0:	b.ne	402d3c <__fxstatat@plt+0x11ec>  // b.any
  402cf4:	ldr	w9, [sp, #28]
  402cf8:	cmn	w9, #0x1
  402cfc:	b.eq	402d10 <__fxstatat@plt+0x11c0>  // b.none
  402d00:	ldr	w9, [x24, #28]
  402d04:	ldr	w11, [sp, #28]
  402d08:	cmp	w9, w11
  402d0c:	b.ne	402d38 <__fxstatat@plt+0x11e8>  // b.any
  402d10:	cbnz	w10, 402f34 <__fxstatat@plt+0x13e4>
  402d14:	cmp	w8, #0x0
  402d18:	mov	w8, #0x4                   	// #4
  402d1c:	csinc	w8, w8, wzr, ne  // ne = any
  402d20:	cmp	w28, #0x0
  402d24:	mov	w9, #0x3                   	// #3
  402d28:	csel	w21, w8, w9, ne  // ne = any
  402d2c:	cbz	x24, 402e10 <__fxstatat@plt+0x12c0>
  402d30:	ldr	w0, [x24, #24]
  402d34:	b	402d54 <__fxstatat@plt+0x1204>
  402d38:	ldr	w0, [x24, #24]
  402d3c:	cmp	w8, #0x0
  402d40:	mov	w8, #0x1                   	// #1
  402d44:	cinc	w8, w8, ne  // ne = any
  402d48:	cmp	w28, #0x0
  402d4c:	mov	w9, #0x3                   	// #3
  402d50:	csel	w21, w8, w9, ne  // ne = any
  402d54:	bl	402478 <__fxstatat@plt+0x928>
  402d58:	ldr	w8, [x24, #28]
  402d5c:	mov	x27, x0
  402d60:	mov	w0, w8
  402d64:	bl	402434 <__fxstatat@plt+0x8e4>
  402d68:	mov	x23, x0
  402d6c:	cmp	w21, #0x1
  402d70:	b.ne	402db4 <__fxstatat@plt+0x1264>  // b.any
  402d74:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	mov	x0, xzr
  402d80:	add	x1, x1, #0x87f
  402d84:	bl	401aa0 <dcgettext@plt>
  402d88:	ldr	x1, [sp, #48]
  402d8c:	mov	x20, x0
  402d90:	mov	w0, #0x4                   	// #4
  402d94:	bl	404444 <__fxstatat@plt+0x28f4>
  402d98:	mov	x2, x0
  402d9c:	mov	w0, #0x1                   	// #1
  402da0:	mov	x1, x20
  402da4:	bl	4018c0 <__printf_chk@plt>
  402da8:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402dac:	add	x21, x21, #0x694
  402db0:	b	402f20 <__fxstatat@plt+0x13d0>
  402db4:	ldp	x20, x22, [x19, #24]
  402db8:	mov	x0, x20
  402dbc:	mov	x1, x22
  402dc0:	bl	40301c <__fxstatat@plt+0x14cc>
  402dc4:	cmp	x20, #0x0
  402dc8:	str	x0, [sp, #16]
  402dcc:	csel	x0, x27, xzr, ne  // ne = any
  402dd0:	cmp	x22, #0x0
  402dd4:	csel	x1, x23, xzr, ne  // ne = any
  402dd8:	bl	40301c <__fxstatat@plt+0x14cc>
  402ddc:	cmp	w21, #0x4
  402de0:	mov	x24, x0
  402de4:	b.eq	402e38 <__fxstatat@plt+0x12e8>  // b.none
  402de8:	cmp	w21, #0x3
  402dec:	b.eq	402e1c <__fxstatat@plt+0x12cc>  // b.none
  402df0:	cmp	w21, #0x2
  402df4:	b.ne	403018 <__fxstatat@plt+0x14c8>  // b.any
  402df8:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402dfc:	add	x21, x21, #0x694
  402e00:	cbz	x20, 402e48 <__fxstatat@plt+0x12f8>
  402e04:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402e08:	add	x1, x1, #0x8b7
  402e0c:	b	402ed4 <__fxstatat@plt+0x1384>
  402e10:	mov	x27, xzr
  402e14:	mov	x23, xzr
  402e18:	b	402d6c <__fxstatat@plt+0x121c>
  402e1c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402e20:	add	x21, x21, #0x694
  402e24:	cbz	x24, 402e60 <__fxstatat@plt+0x1310>
  402e28:	cbz	x20, 402e98 <__fxstatat@plt+0x1348>
  402e2c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402e30:	add	x1, x1, #0x91f
  402e34:	b	402ed4 <__fxstatat@plt+0x1384>
  402e38:	cbz	x20, 402e70 <__fxstatat@plt+0x1320>
  402e3c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402e40:	add	x1, x1, #0x9e9
  402e44:	b	402e88 <__fxstatat@plt+0x1338>
  402e48:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  402e4c:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  402e50:	cmp	x22, #0x0
  402e54:	add	x8, x8, #0x901
  402e58:	add	x9, x9, #0x8de
  402e5c:	b	402eac <__fxstatat@plt+0x135c>
  402e60:	cbz	x20, 402eb4 <__fxstatat@plt+0x1364>
  402e64:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402e68:	add	x1, x1, #0x99d
  402e6c:	b	402ecc <__fxstatat@plt+0x137c>
  402e70:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  402e74:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  402e78:	cmp	x22, #0x0
  402e7c:	add	x8, x8, #0xa25
  402e80:	add	x9, x9, #0xa09
  402e84:	csel	x1, x9, x8, ne  // ne = any
  402e88:	ldr	x22, [sp, #8]
  402e8c:	adrp	x21, 409000 <__fxstatat@plt+0x74b0>
  402e90:	add	x21, x21, #0x694
  402e94:	b	402ed8 <__fxstatat@plt+0x1388>
  402e98:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  402e9c:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  402ea0:	cmp	x22, #0x0
  402ea4:	add	x8, x8, #0x97b
  402ea8:	add	x9, x9, #0x94f
  402eac:	csel	x1, x9, x8, ne  // ne = any
  402eb0:	b	402ed4 <__fxstatat@plt+0x1384>
  402eb4:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  402eb8:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  402ebc:	cmp	x22, #0x0
  402ec0:	add	x8, x8, #0x97b
  402ec4:	add	x9, x9, #0x9c5
  402ec8:	csel	x1, x9, x8, ne  // ne = any
  402ecc:	ldr	x24, [sp, #16]
  402ed0:	str	xzr, [sp, #16]
  402ed4:	ldr	x22, [sp, #8]
  402ed8:	mov	w2, #0x5                   	// #5
  402edc:	mov	x0, xzr
  402ee0:	bl	401aa0 <dcgettext@plt>
  402ee4:	ldr	x1, [sp, #48]
  402ee8:	mov	x20, x0
  402eec:	mov	w0, #0x4                   	// #4
  402ef0:	bl	404444 <__fxstatat@plt+0x28f4>
  402ef4:	mov	x1, x20
  402ef8:	ldr	x20, [sp, #16]
  402efc:	mov	x2, x0
  402f00:	mov	w0, #0x1                   	// #1
  402f04:	mov	x3, x24
  402f08:	mov	x4, x20
  402f0c:	bl	4018c0 <__printf_chk@plt>
  402f10:	mov	x0, x24
  402f14:	bl	401a10 <free@plt>
  402f18:	mov	x0, x20
  402f1c:	bl	401a10 <free@plt>
  402f20:	mov	x0, x27
  402f24:	bl	401a10 <free@plt>
  402f28:	mov	x0, x23
  402f2c:	bl	401a10 <free@plt>
  402f30:	ldr	w23, [sp, #32]
  402f34:	ldrb	w8, [x19, #4]
  402f38:	cbnz	w8, 402f4c <__fxstatat@plt+0x13fc>
  402f3c:	mov	w2, #0x4                   	// #4
  402f40:	mov	x0, x22
  402f44:	mov	x1, x26
  402f48:	bl	406f88 <__fxstatat@plt+0x5438>
  402f4c:	mov	x0, x22
  402f50:	and	w25, w25, w28
  402f54:	bl	405d5c <__fxstatat@plt+0x420c>
  402f58:	mov	x26, x0
  402f5c:	cbnz	x0, 402554 <__fxstatat@plt+0xa04>
  402f60:	b	402f68 <__fxstatat@plt+0x1418>
  402f64:	mov	w25, #0x1                   	// #1
  402f68:	bl	401b00 <__errno_location@plt>
  402f6c:	ldr	w20, [x0]
  402f70:	mov	x21, x0
  402f74:	cbz	w20, 402fa8 <__fxstatat@plt+0x1458>
  402f78:	ldrb	w8, [x19, #17]
  402f7c:	cbnz	w8, 402fa4 <__fxstatat@plt+0x1454>
  402f80:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402f84:	add	x1, x1, #0x69e
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	mov	x0, xzr
  402f90:	bl	401aa0 <dcgettext@plt>
  402f94:	mov	x2, x0
  402f98:	mov	w0, wzr
  402f9c:	mov	w1, w20
  402fa0:	bl	4017a0 <error@plt>
  402fa4:	mov	w25, wzr
  402fa8:	mov	x0, x22
  402fac:	bl	405bf0 <__fxstatat@plt+0x40a0>
  402fb0:	cbz	w0, 402fe0 <__fxstatat@plt+0x1490>
  402fb4:	ldr	w19, [x21]
  402fb8:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  402fbc:	add	x1, x1, #0x6ae
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	mov	x0, xzr
  402fc8:	bl	401aa0 <dcgettext@plt>
  402fcc:	mov	x2, x0
  402fd0:	mov	w0, wzr
  402fd4:	mov	w1, w19
  402fd8:	bl	4017a0 <error@plt>
  402fdc:	mov	w25, wzr
  402fe0:	mov	w0, w25
  402fe4:	ldp	x20, x19, [sp, #400]
  402fe8:	ldp	x22, x21, [sp, #384]
  402fec:	ldp	x24, x23, [sp, #368]
  402ff0:	ldp	x26, x25, [sp, #352]
  402ff4:	ldp	x28, x27, [sp, #336]
  402ff8:	ldp	x29, x30, [sp, #320]
  402ffc:	add	sp, sp, #0x1a0
  403000:	ret
  403004:	ldr	w8, [x19]
  403008:	cmp	w8, #0x2
  40300c:	cset	w8, eq  // eq = none
  403010:	lsl	w8, w8, #3
  403014:	b	402508 <__fxstatat@plt+0x9b8>
  403018:	bl	401980 <abort@plt>
  40301c:	stp	x29, x30, [sp, #-48]!
  403020:	stp	x20, x19, [sp, #32]
  403024:	mov	x19, x1
  403028:	str	x21, [sp, #16]
  40302c:	mov	x29, sp
  403030:	cbz	x0, 40307c <__fxstatat@plt+0x152c>
  403034:	mov	x20, x0
  403038:	cbz	x19, 403088 <__fxstatat@plt+0x1538>
  40303c:	mov	x0, x20
  403040:	bl	401770 <strlen@plt>
  403044:	mov	x21, x0
  403048:	mov	x0, x19
  40304c:	bl	401770 <strlen@plt>
  403050:	add	x8, x21, x0
  403054:	add	x0, x8, #0x2
  403058:	bl	404d74 <__fxstatat@plt+0x3224>
  40305c:	mov	x1, x20
  403060:	mov	x21, x0
  403064:	bl	401830 <stpcpy@plt>
  403068:	mov	w8, #0x3a                  	// #58
  40306c:	strh	w8, [x0], #1
  403070:	mov	x1, x19
  403074:	bl	401830 <stpcpy@plt>
  403078:	b	4030a0 <__fxstatat@plt+0x1550>
  40307c:	cbz	x19, 40309c <__fxstatat@plt+0x154c>
  403080:	mov	x0, x19
  403084:	b	40308c <__fxstatat@plt+0x153c>
  403088:	mov	x0, x20
  40308c:	ldp	x20, x19, [sp, #32]
  403090:	ldr	x21, [sp, #16]
  403094:	ldp	x29, x30, [sp], #48
  403098:	b	404f68 <__fxstatat@plt+0x3418>
  40309c:	mov	x21, xzr
  4030a0:	mov	x0, x21
  4030a4:	ldp	x20, x19, [sp, #32]
  4030a8:	ldr	x21, [sp, #16]
  4030ac:	ldp	x29, x30, [sp], #48
  4030b0:	ret
  4030b4:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4030b8:	str	x0, [x8, #744]
  4030bc:	ret
  4030c0:	and	w8, w0, #0x1
  4030c4:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  4030c8:	strb	w8, [x9, #752]
  4030cc:	ret
  4030d0:	stp	x29, x30, [sp, #-48]!
  4030d4:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4030d8:	ldr	x0, [x8, #696]
  4030dc:	str	x21, [sp, #16]
  4030e0:	stp	x20, x19, [sp, #32]
  4030e4:	mov	x29, sp
  4030e8:	bl	40731c <__fxstatat@plt+0x57cc>
  4030ec:	cbz	w0, 40310c <__fxstatat@plt+0x15bc>
  4030f0:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4030f4:	ldrb	w8, [x8, #752]
  4030f8:	cbz	w8, 40312c <__fxstatat@plt+0x15dc>
  4030fc:	bl	401b00 <__errno_location@plt>
  403100:	ldr	w8, [x0]
  403104:	cmp	w8, #0x20
  403108:	b.ne	40312c <__fxstatat@plt+0x15dc>  // b.any
  40310c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403110:	ldr	x0, [x8, #672]
  403114:	bl	40731c <__fxstatat@plt+0x57cc>
  403118:	cbnz	w0, 403198 <__fxstatat@plt+0x1648>
  40311c:	ldp	x20, x19, [sp, #32]
  403120:	ldr	x21, [sp, #16]
  403124:	ldp	x29, x30, [sp], #48
  403128:	ret
  40312c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  403130:	add	x1, x1, #0xa44
  403134:	mov	w2, #0x5                   	// #5
  403138:	mov	x0, xzr
  40313c:	bl	401aa0 <dcgettext@plt>
  403140:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403144:	ldr	x21, [x8, #744]
  403148:	mov	x19, x0
  40314c:	bl	401b00 <__errno_location@plt>
  403150:	ldr	w20, [x0]
  403154:	cbnz	x21, 403174 <__fxstatat@plt+0x1624>
  403158:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  40315c:	add	x2, x2, #0x691
  403160:	mov	w0, wzr
  403164:	mov	w1, w20
  403168:	mov	x3, x19
  40316c:	bl	4017a0 <error@plt>
  403170:	b	403198 <__fxstatat@plt+0x1648>
  403174:	mov	x0, x21
  403178:	bl	404558 <__fxstatat@plt+0x2a08>
  40317c:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  403180:	mov	x3, x0
  403184:	add	x2, x2, #0xa50
  403188:	mov	w0, wzr
  40318c:	mov	w1, w20
  403190:	mov	x4, x19
  403194:	bl	4017a0 <error@plt>
  403198:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  40319c:	ldr	w0, [x8, #568]
  4031a0:	bl	401750 <_exit@plt>
  4031a4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4031a8:	movk	x8, #0xcccd
  4031ac:	strb	wzr, [x1, #20]!
  4031b0:	mov	w9, #0xa                   	// #10
  4031b4:	umulh	x10, x0, x8
  4031b8:	lsr	x10, x10, #3
  4031bc:	msub	w11, w10, w9, w0
  4031c0:	orr	w11, w11, #0x30
  4031c4:	cmp	x0, #0x9
  4031c8:	strb	w11, [x1, #-1]!
  4031cc:	mov	x0, x10
  4031d0:	b.hi	4031b4 <__fxstatat@plt+0x1664>  // b.pmore
  4031d4:	mov	x0, x1
  4031d8:	ret
  4031dc:	stp	x29, x30, [sp, #-32]!
  4031e0:	stp	x20, x19, [sp, #16]
  4031e4:	mov	x29, sp
  4031e8:	cbz	x0, 403268 <__fxstatat@plt+0x1718>
  4031ec:	mov	w1, #0x2f                  	// #47
  4031f0:	mov	x19, x0
  4031f4:	bl	401950 <strrchr@plt>
  4031f8:	cmp	x0, #0x0
  4031fc:	csinc	x20, x19, x0, eq  // eq = none
  403200:	sub	x8, x20, x19
  403204:	cmp	x8, #0x7
  403208:	b.lt	40324c <__fxstatat@plt+0x16fc>  // b.tstop
  40320c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  403210:	sub	x0, x20, #0x7
  403214:	add	x1, x1, #0xa8f
  403218:	mov	w2, #0x7                   	// #7
  40321c:	bl	401890 <strncmp@plt>
  403220:	cbnz	w0, 40324c <__fxstatat@plt+0x16fc>
  403224:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  403228:	add	x1, x1, #0xa97
  40322c:	mov	w2, #0x3                   	// #3
  403230:	mov	x0, x20
  403234:	bl	401890 <strncmp@plt>
  403238:	mov	x19, x20
  40323c:	cbnz	w0, 40324c <__fxstatat@plt+0x16fc>
  403240:	add	x19, x20, #0x3
  403244:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403248:	str	x19, [x8, #704]
  40324c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403250:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  403254:	str	x19, [x8, #760]
  403258:	str	x19, [x9, #664]
  40325c:	ldp	x20, x19, [sp, #16]
  403260:	ldp	x29, x30, [sp], #32
  403264:	ret
  403268:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  40326c:	ldr	x1, [x8, #672]
  403270:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  403274:	add	x0, x0, #0xa57
  403278:	bl	401780 <fputs@plt>
  40327c:	bl	401980 <abort@plt>
  403280:	stp	x29, x30, [sp, #-48]!
  403284:	str	x21, [sp, #16]
  403288:	stp	x20, x19, [sp, #32]
  40328c:	mov	x29, sp
  403290:	mov	x19, x0
  403294:	bl	401b00 <__errno_location@plt>
  403298:	ldr	w21, [x0]
  40329c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4032a0:	add	x8, x8, #0x300
  4032a4:	cmp	x19, #0x0
  4032a8:	mov	x20, x0
  4032ac:	csel	x0, x8, x19, eq  // eq = none
  4032b0:	mov	w1, #0x38                  	// #56
  4032b4:	bl	404f24 <__fxstatat@plt+0x33d4>
  4032b8:	str	w21, [x20]
  4032bc:	ldp	x20, x19, [sp, #32]
  4032c0:	ldr	x21, [sp, #16]
  4032c4:	ldp	x29, x30, [sp], #48
  4032c8:	ret
  4032cc:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4032d0:	add	x8, x8, #0x300
  4032d4:	cmp	x0, #0x0
  4032d8:	csel	x8, x8, x0, eq  // eq = none
  4032dc:	ldr	w0, [x8]
  4032e0:	ret
  4032e4:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4032e8:	add	x8, x8, #0x300
  4032ec:	cmp	x0, #0x0
  4032f0:	csel	x8, x8, x0, eq  // eq = none
  4032f4:	str	w1, [x8]
  4032f8:	ret
  4032fc:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403300:	add	x8, x8, #0x300
  403304:	cmp	x0, #0x0
  403308:	ubfx	w9, w1, #5, #3
  40330c:	csel	x8, x8, x0, eq  // eq = none
  403310:	add	x8, x8, w9, uxtw #2
  403314:	ldr	w9, [x8, #8]
  403318:	lsr	w10, w9, w1
  40331c:	and	w0, w10, #0x1
  403320:	and	w10, w2, #0x1
  403324:	eor	w10, w0, w10
  403328:	lsl	w10, w10, w1
  40332c:	eor	w9, w10, w9
  403330:	str	w9, [x8, #8]
  403334:	ret
  403338:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  40333c:	add	x8, x8, #0x300
  403340:	cmp	x0, #0x0
  403344:	csel	x8, x8, x0, eq  // eq = none
  403348:	ldr	w0, [x8, #4]
  40334c:	str	w1, [x8, #4]
  403350:	ret
  403354:	stp	x29, x30, [sp, #-16]!
  403358:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  40335c:	add	x8, x8, #0x300
  403360:	cmp	x0, #0x0
  403364:	csel	x8, x8, x0, eq  // eq = none
  403368:	mov	w9, #0xa                   	// #10
  40336c:	mov	x29, sp
  403370:	str	w9, [x8]
  403374:	cbz	x1, 403388 <__fxstatat@plt+0x1838>
  403378:	cbz	x2, 403388 <__fxstatat@plt+0x1838>
  40337c:	stp	x1, x2, [x8, #40]
  403380:	ldp	x29, x30, [sp], #16
  403384:	ret
  403388:	bl	401980 <abort@plt>
  40338c:	sub	sp, sp, #0x60
  403390:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  403394:	add	x8, x8, #0x300
  403398:	cmp	x4, #0x0
  40339c:	stp	x29, x30, [sp, #16]
  4033a0:	str	x25, [sp, #32]
  4033a4:	stp	x24, x23, [sp, #48]
  4033a8:	stp	x22, x21, [sp, #64]
  4033ac:	stp	x20, x19, [sp, #80]
  4033b0:	add	x29, sp, #0x10
  4033b4:	mov	x19, x3
  4033b8:	mov	x20, x2
  4033bc:	mov	x21, x1
  4033c0:	mov	x22, x0
  4033c4:	csel	x24, x8, x4, eq  // eq = none
  4033c8:	bl	401b00 <__errno_location@plt>
  4033cc:	ldp	w4, w5, [x24]
  4033d0:	ldp	x7, x8, [x24, #40]
  4033d4:	ldr	w25, [x0]
  4033d8:	mov	x23, x0
  4033dc:	add	x6, x24, #0x8
  4033e0:	mov	x0, x22
  4033e4:	mov	x1, x21
  4033e8:	mov	x2, x20
  4033ec:	mov	x3, x19
  4033f0:	str	x8, [sp]
  4033f4:	bl	403418 <__fxstatat@plt+0x18c8>
  4033f8:	str	w25, [x23]
  4033fc:	ldp	x20, x19, [sp, #80]
  403400:	ldp	x22, x21, [sp, #64]
  403404:	ldp	x24, x23, [sp, #48]
  403408:	ldr	x25, [sp, #32]
  40340c:	ldp	x29, x30, [sp, #16]
  403410:	add	sp, sp, #0x60
  403414:	ret
  403418:	sub	sp, sp, #0x120
  40341c:	stp	x29, x30, [sp, #192]
  403420:	add	x29, sp, #0xc0
  403424:	ldr	x8, [x29, #96]
  403428:	stp	x28, x27, [sp, #208]
  40342c:	stp	x26, x25, [sp, #224]
  403430:	stp	x24, x23, [sp, #240]
  403434:	stp	x22, x21, [sp, #256]
  403438:	stp	x20, x19, [sp, #272]
  40343c:	str	x7, [sp, #88]
  403440:	stur	x6, [x29, #-40]
  403444:	mov	w19, w5
  403448:	mov	w22, w4
  40344c:	mov	x28, x3
  403450:	mov	x20, x2
  403454:	mov	x24, x1
  403458:	stur	x8, [x29, #-88]
  40345c:	mov	x21, x0
  403460:	bl	401a20 <__ctype_get_mb_cur_max@plt>
  403464:	mov	w4, w22
  403468:	mov	w8, wzr
  40346c:	mov	w14, wzr
  403470:	str	w19, [sp, #80]
  403474:	ubfx	w19, w19, #1, #1
  403478:	add	x9, x20, #0x1
  40347c:	mov	w25, #0x1                   	// #1
  403480:	str	x0, [sp, #48]
  403484:	str	xzr, [sp, #64]
  403488:	stur	xzr, [x29, #-64]
  40348c:	stur	xzr, [x29, #-32]
  403490:	str	wzr, [sp, #72]
  403494:	stur	x20, [x29, #-80]
  403498:	str	x9, [sp, #96]
  40349c:	cmp	w4, #0xa
  4034a0:	b.hi	404038 <__fxstatat@plt+0x24e8>  // b.pmore
  4034a4:	adrp	x12, 409000 <__fxstatat@plt+0x74b0>
  4034a8:	mov	w9, w4
  4034ac:	add	x12, x12, #0xaa0
  4034b0:	mov	x22, x24
  4034b4:	adr	x10, 4034d4 <__fxstatat@plt+0x1984>
  4034b8:	ldrb	w11, [x12, x9]
  4034bc:	add	x10, x10, x11, lsl #2
  4034c0:	ldur	x24, [x29, #-80]
  4034c4:	mov	x20, xzr
  4034c8:	mov	w16, wzr
  4034cc:	mov	w9, #0x1                   	// #1
  4034d0:	br	x10
  4034d4:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  4034d8:	add	x0, x0, #0xbfe
  4034dc:	mov	w1, w4
  4034e0:	mov	w20, w4
  4034e4:	mov	w23, w14
  4034e8:	bl	404764 <__fxstatat@plt+0x2c14>
  4034ec:	str	x0, [sp, #88]
  4034f0:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  4034f4:	add	x0, x0, #0xc00
  4034f8:	mov	w1, w20
  4034fc:	bl	404764 <__fxstatat@plt+0x2c14>
  403500:	mov	w14, w23
  403504:	mov	w4, w20
  403508:	stur	x0, [x29, #-88]
  40350c:	tbnz	w19, #0, 40354c <__fxstatat@plt+0x19fc>
  403510:	ldr	x8, [sp, #88]
  403514:	ldrb	w9, [x8]
  403518:	cbz	w9, 40354c <__fxstatat@plt+0x19fc>
  40351c:	mov	w27, w14
  403520:	mov	w26, w4
  403524:	mov	x10, xzr
  403528:	add	x8, x8, #0x1
  40352c:	cmp	x10, x22
  403530:	b.cs	403538 <__fxstatat@plt+0x19e8>  // b.hs, b.nlast
  403534:	strb	w9, [x21, x10]
  403538:	ldrb	w9, [x8, x10]
  40353c:	add	x20, x10, #0x1
  403540:	mov	x10, x20
  403544:	cbnz	w9, 40352c <__fxstatat@plt+0x19dc>
  403548:	b	403558 <__fxstatat@plt+0x1a08>
  40354c:	mov	w27, w14
  403550:	mov	w26, w4
  403554:	mov	x20, xzr
  403558:	ldur	x23, [x29, #-88]
  40355c:	mov	x0, x23
  403560:	bl	401770 <strlen@plt>
  403564:	stur	x0, [x29, #-32]
  403568:	stur	x23, [x29, #-64]
  40356c:	mov	w9, #0x1                   	// #1
  403570:	mov	w16, w19
  403574:	mov	w4, w26
  403578:	mov	w14, w27
  40357c:	b	4035f8 <__fxstatat@plt+0x1aa8>
  403580:	mov	w8, #0x1                   	// #1
  403584:	b	4035d4 <__fxstatat@plt+0x1a84>
  403588:	mov	w4, wzr
  40358c:	mov	x20, xzr
  403590:	mov	w16, wzr
  403594:	mov	w9, w8
  403598:	b	4035f8 <__fxstatat@plt+0x1aa8>
  40359c:	tbnz	w19, #0, 4035d4 <__fxstatat@plt+0x1a84>
  4035a0:	mov	w9, w8
  4035a4:	b	403eec <__fxstatat@plt+0x239c>
  4035a8:	tbz	w19, #0, 403eb4 <__fxstatat@plt+0x2364>
  4035ac:	mov	w8, #0x1                   	// #1
  4035b0:	stur	x8, [x29, #-32]
  4035b4:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  4035b8:	add	x8, x8, #0xbfc
  4035bc:	mov	x20, xzr
  4035c0:	mov	w4, #0x5                   	// #5
  4035c4:	stur	x8, [x29, #-64]
  4035c8:	mov	w9, #0x1                   	// #1
  4035cc:	b	4035f4 <__fxstatat@plt+0x1aa4>
  4035d0:	tbz	w19, #0, 403ee8 <__fxstatat@plt+0x2398>
  4035d4:	mov	w9, #0x1                   	// #1
  4035d8:	stur	x9, [x29, #-32]
  4035dc:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  4035e0:	add	x9, x9, #0xc00
  4035e4:	mov	x20, xzr
  4035e8:	mov	w4, #0x2                   	// #2
  4035ec:	stur	x9, [x29, #-64]
  4035f0:	mov	w9, w8
  4035f4:	mov	w16, #0x1                   	// #1
  4035f8:	mov	w15, w9
  4035fc:	ldp	x8, x9, [x29, #-40]
  403600:	eor	w17, w16, #0x1
  403604:	stur	w17, [x29, #-68]
  403608:	mov	x23, xzr
  40360c:	cmp	x8, #0x0
  403610:	cset	w8, eq  // eq = none
  403614:	cmp	x9, #0x0
  403618:	cset	w9, ne  // ne = any
  40361c:	cmp	w4, #0x2
  403620:	cset	w10, ne  // ne = any
  403624:	and	w13, w10, w15
  403628:	and	w12, w9, w16
  40362c:	orr	w10, w10, w17
  403630:	and	w17, w9, w13
  403634:	orr	w9, w13, w16
  403638:	eor	w9, w9, #0x1
  40363c:	cset	w11, eq  // eq = none
  403640:	orr	w8, w8, w9
  403644:	and	w12, w15, w12
  403648:	str	w10, [sp, #84]
  40364c:	and	w10, w11, w16
  403650:	stur	w8, [x29, #-24]
  403654:	eor	w8, w15, #0x1
  403658:	str	w12, [sp, #56]
  40365c:	str	w10, [sp, #76]
  403660:	stur	w15, [x29, #-72]
  403664:	str	w8, [sp, #60]
  403668:	stp	w16, w4, [x29, #-48]
  40366c:	stur	w17, [x29, #-52]
  403670:	cmn	x28, #0x1
  403674:	b.eq	403684 <__fxstatat@plt+0x1b34>  // b.none
  403678:	cmp	x23, x28
  40367c:	b.ne	40368c <__fxstatat@plt+0x1b3c>  // b.any
  403680:	b	403e44 <__fxstatat@plt+0x22f4>
  403684:	ldrb	w8, [x24, x23]
  403688:	cbz	w8, 403e4c <__fxstatat@plt+0x22fc>
  40368c:	cbz	w17, 4036cc <__fxstatat@plt+0x1b7c>
  403690:	ldur	x8, [x29, #-32]
  403694:	cmp	x8, #0x2
  403698:	add	x19, x23, x8
  40369c:	b.cc	4036c4 <__fxstatat@plt+0x1b74>  // b.lo, b.ul, b.last
  4036a0:	cmn	x28, #0x1
  4036a4:	b.ne	4036c4 <__fxstatat@plt+0x1b74>  // b.any
  4036a8:	mov	x0, x24
  4036ac:	mov	w26, w14
  4036b0:	bl	401770 <strlen@plt>
  4036b4:	ldp	w17, w16, [x29, #-52]
  4036b8:	ldur	w4, [x29, #-44]
  4036bc:	mov	w14, w26
  4036c0:	mov	x28, x0
  4036c4:	cmp	x19, x28
  4036c8:	b.ls	4036d4 <__fxstatat@plt+0x1b84>  // b.plast
  4036cc:	mov	w27, wzr
  4036d0:	b	40370c <__fxstatat@plt+0x1bbc>
  4036d4:	ldur	x1, [x29, #-64]
  4036d8:	ldur	x2, [x29, #-32]
  4036dc:	add	x0, x24, x23
  4036e0:	mov	w19, w14
  4036e4:	bl	401900 <bcmp@plt>
  4036e8:	ldur	w9, [x29, #-68]
  4036ec:	cmp	w0, #0x0
  4036f0:	cset	w8, ne  // ne = any
  4036f4:	cset	w27, eq  // eq = none
  4036f8:	orr	w8, w8, w9
  4036fc:	tbz	w8, #0, 403f44 <__fxstatat@plt+0x23f4>
  403700:	ldp	w16, w4, [x29, #-48]
  403704:	ldur	w17, [x29, #-52]
  403708:	mov	w14, w19
  40370c:	ldrb	w19, [x24, x23]
  403710:	cmp	w19, #0x7e
  403714:	b.hi	40392c <__fxstatat@plt+0x1ddc>  // b.pmore
  403718:	adrp	x13, 409000 <__fxstatat@plt+0x74b0>
  40371c:	add	x13, x13, #0xaab
  403720:	adr	x12, 403744 <__fxstatat@plt+0x1bf4>
  403724:	ldrb	w9, [x13, x19]
  403728:	add	x12, x12, x9, lsl #2
  40372c:	mov	w10, wzr
  403730:	mov	w8, wzr
  403734:	mov	w26, #0x1                   	// #1
  403738:	mov	w11, #0x6e                  	// #110
  40373c:	mov	w9, #0x61                  	// #97
  403740:	br	x12
  403744:	ldur	w9, [x29, #-24]
  403748:	tbnz	w9, #0, 403768 <__fxstatat@plt+0x1c18>
  40374c:	ldur	x10, [x29, #-40]
  403750:	lsr	w9, w19, #5
  403754:	ldr	w9, [x10, w9, uxtw #2]
  403758:	lsr	w9, w9, w19
  40375c:	tbz	w9, #0, 403768 <__fxstatat@plt+0x1c18>
  403760:	mov	w9, w19
  403764:	b	403770 <__fxstatat@plt+0x1c20>
  403768:	mov	w9, w19
  40376c:	cbz	w27, 403990 <__fxstatat@plt+0x1e40>
  403770:	tbnz	w16, #0, 403f1c <__fxstatat@plt+0x23cc>
  403774:	cmp	w4, #0x2
  403778:	cset	w8, ne  // ne = any
  40377c:	orr	w8, w8, w14
  403780:	tbnz	w8, #0, 4037c4 <__fxstatat@plt+0x1c74>
  403784:	cmp	x20, x22
  403788:	b.cs	403794 <__fxstatat@plt+0x1c44>  // b.hs, b.nlast
  40378c:	mov	w8, #0x27                  	// #39
  403790:	strb	w8, [x21, x20]
  403794:	add	x8, x20, #0x1
  403798:	cmp	x8, x22
  40379c:	b.cs	4037a8 <__fxstatat@plt+0x1c58>  // b.hs, b.nlast
  4037a0:	mov	w10, #0x24                  	// #36
  4037a4:	strb	w10, [x21, x8]
  4037a8:	add	x8, x20, #0x2
  4037ac:	cmp	x8, x22
  4037b0:	b.cs	4037bc <__fxstatat@plt+0x1c6c>  // b.hs, b.nlast
  4037b4:	mov	w10, #0x27                  	// #39
  4037b8:	strb	w10, [x21, x8]
  4037bc:	add	x20, x20, #0x3
  4037c0:	mov	w14, #0x1                   	// #1
  4037c4:	cmp	x20, x22
  4037c8:	b.cs	4037d4 <__fxstatat@plt+0x1c84>  // b.hs, b.nlast
  4037cc:	mov	w8, #0x5c                  	// #92
  4037d0:	strb	w8, [x21, x20]
  4037d4:	add	x20, x20, #0x1
  4037d8:	b	4039c8 <__fxstatat@plt+0x1e78>
  4037dc:	cmp	x28, #0x1
  4037e0:	b.eq	403804 <__fxstatat@plt+0x1cb4>  // b.none
  4037e4:	cmn	x28, #0x1
  4037e8:	b.ne	403808 <__fxstatat@plt+0x1cb8>  // b.any
  4037ec:	ldrb	w8, [x24, #1]
  4037f0:	cbz	w8, 403804 <__fxstatat@plt+0x1cb4>
  4037f4:	mov	w8, wzr
  4037f8:	mov	w26, wzr
  4037fc:	mov	x28, #0xffffffffffffffff    	// #-1
  403800:	b	403744 <__fxstatat@plt+0x1bf4>
  403804:	cbz	x23, 403814 <__fxstatat@plt+0x1cc4>
  403808:	mov	w8, wzr
  40380c:	mov	w26, wzr
  403810:	b	403744 <__fxstatat@plt+0x1bf4>
  403814:	mov	w10, #0x1                   	// #1
  403818:	cmp	w4, #0x2
  40381c:	b.ne	403824 <__fxstatat@plt+0x1cd4>  // b.any
  403820:	tbnz	w16, #0, 403f1c <__fxstatat@plt+0x23cc>
  403824:	mov	w8, wzr
  403828:	mov	w26, w10
  40382c:	b	403744 <__fxstatat@plt+0x1bf4>
  403830:	cmp	w4, #0x2
  403834:	b.ne	403978 <__fxstatat@plt+0x1e28>  // b.any
  403838:	tbz	w16, #0, 403984 <__fxstatat@plt+0x1e34>
  40383c:	b	403f1c <__fxstatat@plt+0x23cc>
  403840:	mov	w9, #0x66                  	// #102
  403844:	b	4039e4 <__fxstatat@plt+0x1e94>
  403848:	mov	w11, #0x74                  	// #116
  40384c:	b	40385c <__fxstatat@plt+0x1d0c>
  403850:	mov	w9, #0x62                  	// #98
  403854:	b	4039e4 <__fxstatat@plt+0x1e94>
  403858:	mov	w11, #0x72                  	// #114
  40385c:	ldr	w8, [sp, #84]
  403860:	mov	w9, w11
  403864:	tbnz	w8, #0, 4039e4 <__fxstatat@plt+0x1e94>
  403868:	b	403f1c <__fxstatat@plt+0x23cc>
  40386c:	ldur	w8, [x29, #-72]
  403870:	tbz	w8, #0, 4039f8 <__fxstatat@plt+0x1ea8>
  403874:	cmp	w4, #0x2
  403878:	tbnz	w16, #0, 40402c <__fxstatat@plt+0x24dc>
  40387c:	cset	w8, ne  // ne = any
  403880:	orr	w8, w8, w14
  403884:	tbz	w8, #0, 403d2c <__fxstatat@plt+0x21dc>
  403888:	mov	x8, x20
  40388c:	b	403d6c <__fxstatat@plt+0x221c>
  403890:	cmp	w4, #0x5
  403894:	b.eq	403b1c <__fxstatat@plt+0x1fcc>  // b.none
  403898:	cmp	w4, #0x2
  40389c:	b.ne	403bcc <__fxstatat@plt+0x207c>  // b.any
  4038a0:	tbz	w16, #0, 403bcc <__fxstatat@plt+0x207c>
  4038a4:	b	403f1c <__fxstatat@plt+0x23cc>
  4038a8:	mov	w9, #0x76                  	// #118
  4038ac:	b	4039e4 <__fxstatat@plt+0x1e94>
  4038b0:	cmp	w4, #0x2
  4038b4:	b.ne	403a08 <__fxstatat@plt+0x1eb8>  // b.any
  4038b8:	tbnz	w16, #0, 403f1c <__fxstatat@plt+0x23cc>
  4038bc:	ldr	x10, [sp, #64]
  4038c0:	cmp	x22, #0x0
  4038c4:	cset	w8, eq  // eq = none
  4038c8:	cmp	x10, #0x0
  4038cc:	cset	w9, ne  // ne = any
  4038d0:	orr	w8, w9, w8
  4038d4:	cmp	w8, #0x0
  4038d8:	csel	x10, x10, x22, ne  // ne = any
  4038dc:	csel	x22, x22, xzr, ne  // ne = any
  4038e0:	cmp	x20, x22
  4038e4:	str	x10, [sp, #64]
  4038e8:	b.cs	4038f4 <__fxstatat@plt+0x1da4>  // b.hs, b.nlast
  4038ec:	mov	w8, #0x27                  	// #39
  4038f0:	strb	w8, [x21, x20]
  4038f4:	add	x8, x20, #0x1
  4038f8:	cmp	x8, x22
  4038fc:	b.cs	403908 <__fxstatat@plt+0x1db8>  // b.hs, b.nlast
  403900:	mov	w9, #0x5c                  	// #92
  403904:	strb	w9, [x21, x8]
  403908:	add	x8, x20, #0x2
  40390c:	cmp	x8, x22
  403910:	b.cs	40391c <__fxstatat@plt+0x1dcc>  // b.hs, b.nlast
  403914:	mov	w9, #0x27                  	// #39
  403918:	strb	w9, [x21, x8]
  40391c:	mov	w14, wzr
  403920:	mov	w8, wzr
  403924:	add	x20, x20, #0x3
  403928:	b	403a0c <__fxstatat@plt+0x1ebc>
  40392c:	ldr	x8, [sp, #48]
  403930:	str	w14, [sp, #28]
  403934:	cmp	x8, #0x1
  403938:	b.ne	403a20 <__fxstatat@plt+0x1ed0>  // b.any
  40393c:	bl	4019f0 <__ctype_b_loc@plt>
  403940:	ldr	x8, [x0]
  403944:	mov	w11, #0x1                   	// #1
  403948:	ldrh	w8, [x8, x19, lsl #1]
  40394c:	ubfx	w26, w8, #14, #1
  403950:	ldr	w8, [sp, #60]
  403954:	ldp	w16, w4, [x29, #-48]
  403958:	ldr	w14, [sp, #28]
  40395c:	ldur	w17, [x29, #-52]
  403960:	cmp	x11, #0x1
  403964:	orr	w8, w26, w8
  403968:	b.hi	403bdc <__fxstatat@plt+0x208c>  // b.pmore
  40396c:	tbz	w8, #0, 403bdc <__fxstatat@plt+0x208c>
  403970:	mov	w8, wzr
  403974:	b	403744 <__fxstatat@plt+0x1bf4>
  403978:	ldr	w8, [sp, #56]
  40397c:	mov	w9, #0x5c                  	// #92
  403980:	tbz	w8, #0, 4039e4 <__fxstatat@plt+0x1e94>
  403984:	mov	w8, wzr
  403988:	mov	w26, wzr
  40398c:	mov	w19, #0x5c                  	// #92
  403990:	tbnz	w8, #0, 4039c4 <__fxstatat@plt+0x1e74>
  403994:	tbz	w14, #0, 4039c4 <__fxstatat@plt+0x1e74>
  403998:	cmp	x20, x22
  40399c:	b.cs	4039a8 <__fxstatat@plt+0x1e58>  // b.hs, b.nlast
  4039a0:	mov	w8, #0x27                  	// #39
  4039a4:	strb	w8, [x21, x20]
  4039a8:	add	x8, x20, #0x1
  4039ac:	cmp	x8, x22
  4039b0:	b.cs	4039bc <__fxstatat@plt+0x1e6c>  // b.hs, b.nlast
  4039b4:	mov	w9, #0x27                  	// #39
  4039b8:	strb	w9, [x21, x8]
  4039bc:	mov	w14, wzr
  4039c0:	add	x20, x20, #0x2
  4039c4:	mov	w9, w19
  4039c8:	cmp	x20, x22
  4039cc:	b.cs	4039d4 <__fxstatat@plt+0x1e84>  // b.hs, b.nlast
  4039d0:	strb	w9, [x21, x20]
  4039d4:	add	x20, x20, #0x1
  4039d8:	and	w25, w25, w26
  4039dc:	add	x23, x23, #0x1
  4039e0:	b	403670 <__fxstatat@plt+0x1b20>
  4039e4:	ldur	w10, [x29, #-72]
  4039e8:	mov	w8, wzr
  4039ec:	mov	w26, wzr
  4039f0:	tbz	w10, #0, 403744 <__fxstatat@plt+0x1bf4>
  4039f4:	b	403770 <__fxstatat@plt+0x1c20>
  4039f8:	ldr	w8, [sp, #80]
  4039fc:	tbnz	w8, #0, 4039dc <__fxstatat@plt+0x1e8c>
  403a00:	mov	w19, wzr
  403a04:	b	403808 <__fxstatat@plt+0x1cb8>
  403a08:	mov	w8, wzr
  403a0c:	mov	w9, #0x1                   	// #1
  403a10:	mov	w19, #0x27                  	// #39
  403a14:	str	w9, [sp, #72]
  403a18:	mov	w26, #0x1                   	// #1
  403a1c:	b	403744 <__fxstatat@plt+0x1bf4>
  403a20:	cmn	x28, #0x1
  403a24:	stur	xzr, [x29, #-16]
  403a28:	b.ne	403a38 <__fxstatat@plt+0x1ee8>  // b.any
  403a2c:	mov	x0, x24
  403a30:	bl	401770 <strlen@plt>
  403a34:	mov	x28, x0
  403a38:	ldr	x8, [sp, #96]
  403a3c:	mov	x11, xzr
  403a40:	mov	w26, #0x1                   	// #1
  403a44:	str	x21, [sp, #32]
  403a48:	add	x8, x8, x23
  403a4c:	str	x8, [sp, #16]
  403a50:	add	x21, x11, x23
  403a54:	add	x1, x24, x21
  403a58:	sub	x2, x28, x21
  403a5c:	sub	x0, x29, #0x14
  403a60:	sub	x3, x29, #0x10
  403a64:	str	x11, [sp, #40]
  403a68:	bl	4072ac <__fxstatat@plt+0x575c>
  403a6c:	cbz	x0, 403e24 <__fxstatat@plt+0x22d4>
  403a70:	mov	x24, x0
  403a74:	cmn	x0, #0x1
  403a78:	b.eq	403e20 <__fxstatat@plt+0x22d0>  // b.none
  403a7c:	cmn	x24, #0x2
  403a80:	b.eq	403de4 <__fxstatat@plt+0x2294>  // b.none
  403a84:	ldr	w9, [sp, #76]
  403a88:	ldr	x21, [sp, #32]
  403a8c:	cmp	x24, #0x2
  403a90:	cset	w8, cc  // cc = lo, ul, last
  403a94:	eor	w9, w9, #0x1
  403a98:	mov	x12, #0x2b                  	// #43
  403a9c:	orr	w8, w9, w8
  403aa0:	mov	w11, #0x1                   	// #1
  403aa4:	movk	x12, #0x2, lsl #32
  403aa8:	tbnz	w8, #0, 403ae4 <__fxstatat@plt+0x1f94>
  403aac:	ldr	x9, [sp, #40]
  403ab0:	ldr	x10, [sp, #16]
  403ab4:	sub	x8, x24, #0x1
  403ab8:	add	x9, x10, x9
  403abc:	ldrb	w10, [x9]
  403ac0:	sub	w10, w10, #0x5b
  403ac4:	cmp	w10, #0x21
  403ac8:	b.hi	403ad8 <__fxstatat@plt+0x1f88>  // b.pmore
  403acc:	lsl	x10, x11, x10
  403ad0:	tst	x10, x12
  403ad4:	b.ne	403f50 <__fxstatat@plt+0x2400>  // b.any
  403ad8:	subs	x8, x8, #0x1
  403adc:	add	x9, x9, #0x1
  403ae0:	b.ne	403abc <__fxstatat@plt+0x1f6c>  // b.any
  403ae4:	ldur	w0, [x29, #-20]
  403ae8:	bl	401ad0 <iswprint@plt>
  403aec:	ldr	x21, [sp, #40]
  403af0:	cmp	w0, #0x0
  403af4:	cset	w8, ne  // ne = any
  403af8:	sub	x0, x29, #0x10
  403afc:	and	w26, w26, w8
  403b00:	add	x21, x24, x21
  403b04:	bl	401990 <mbsinit@plt>
  403b08:	mov	x11, x21
  403b0c:	ldr	x21, [sp, #32]
  403b10:	ldur	x24, [x29, #-80]
  403b14:	cbz	w0, 403a50 <__fxstatat@plt+0x1f00>
  403b18:	b	403950 <__fxstatat@plt+0x1e00>
  403b1c:	ldr	w8, [sp, #80]
  403b20:	tbz	w8, #2, 403bcc <__fxstatat@plt+0x207c>
  403b24:	add	x9, x23, #0x2
  403b28:	cmp	x9, x28
  403b2c:	b.cs	403bcc <__fxstatat@plt+0x207c>  // b.hs, b.nlast
  403b30:	add	x8, x23, x24
  403b34:	ldrb	w8, [x8, #1]
  403b38:	cmp	w8, #0x3f
  403b3c:	b.ne	403bcc <__fxstatat@plt+0x207c>  // b.any
  403b40:	ldrb	w19, [x24, x9]
  403b44:	mov	w8, wzr
  403b48:	cmp	w19, #0x3e
  403b4c:	b.hi	403e38 <__fxstatat@plt+0x22e8>  // b.pmore
  403b50:	mov	w10, #0x1                   	// #1
  403b54:	mov	x11, #0xa38200000000        	// #179778741075968
  403b58:	lsl	x10, x10, x19
  403b5c:	movk	x11, #0x7000, lsl #48
  403b60:	tst	x10, x11
  403b64:	b.eq	403e38 <__fxstatat@plt+0x22e8>  // b.none
  403b68:	tbnz	w16, #0, 403f1c <__fxstatat@plt+0x23cc>
  403b6c:	cmp	x20, x22
  403b70:	b.cs	403b7c <__fxstatat@plt+0x202c>  // b.hs, b.nlast
  403b74:	mov	w8, #0x3f                  	// #63
  403b78:	strb	w8, [x21, x20]
  403b7c:	add	x8, x20, #0x1
  403b80:	cmp	x8, x22
  403b84:	b.cs	403b90 <__fxstatat@plt+0x2040>  // b.hs, b.nlast
  403b88:	mov	w10, #0x22                  	// #34
  403b8c:	strb	w10, [x21, x8]
  403b90:	add	x8, x20, #0x2
  403b94:	cmp	x8, x22
  403b98:	b.cs	403ba4 <__fxstatat@plt+0x2054>  // b.hs, b.nlast
  403b9c:	mov	w10, #0x22                  	// #34
  403ba0:	strb	w10, [x21, x8]
  403ba4:	add	x8, x20, #0x3
  403ba8:	cmp	x8, x22
  403bac:	b.cs	403bb8 <__fxstatat@plt+0x2068>  // b.hs, b.nlast
  403bb0:	mov	w10, #0x3f                  	// #63
  403bb4:	strb	w10, [x21, x8]
  403bb8:	mov	w8, wzr
  403bbc:	mov	w26, wzr
  403bc0:	add	x20, x20, #0x4
  403bc4:	mov	x23, x9
  403bc8:	b	403744 <__fxstatat@plt+0x1bf4>
  403bcc:	mov	w8, wzr
  403bd0:	mov	w26, wzr
  403bd4:	mov	w19, #0x3f                  	// #63
  403bd8:	b	403744 <__fxstatat@plt+0x1bf4>
  403bdc:	mov	w10, wzr
  403be0:	add	x9, x11, x23
  403be4:	tbz	w8, #0, 403c44 <__fxstatat@plt+0x20f4>
  403be8:	b	403cf0 <__fxstatat@plt+0x21a0>
  403bec:	and	w12, w10, #0x1
  403bf0:	orn	w12, w12, w14
  403bf4:	tbnz	w12, #0, 403c24 <__fxstatat@plt+0x20d4>
  403bf8:	cmp	x20, x22
  403bfc:	b.cs	403c08 <__fxstatat@plt+0x20b8>  // b.hs, b.nlast
  403c00:	mov	w12, #0x27                  	// #39
  403c04:	strb	w12, [x21, x20]
  403c08:	add	x12, x20, #0x1
  403c0c:	cmp	x12, x22
  403c10:	b.cs	403c1c <__fxstatat@plt+0x20cc>  // b.hs, b.nlast
  403c14:	mov	w13, #0x27                  	// #39
  403c18:	strb	w13, [x21, x12]
  403c1c:	mov	w14, wzr
  403c20:	add	x20, x20, #0x2
  403c24:	cmp	x20, x22
  403c28:	b.cs	403c30 <__fxstatat@plt+0x20e0>  // b.hs, b.nlast
  403c2c:	strb	w19, [x21, x20]
  403c30:	ldr	x12, [sp, #96]
  403c34:	add	x20, x20, #0x1
  403c38:	ldrb	w19, [x12, x23]
  403c3c:	mov	x23, x11
  403c40:	tbnz	w8, #0, 403cf0 <__fxstatat@plt+0x21a0>
  403c44:	tbnz	w16, #0, 403f1c <__fxstatat@plt+0x23cc>
  403c48:	cmp	w4, #0x2
  403c4c:	cset	w10, ne  // ne = any
  403c50:	orr	w10, w10, w14
  403c54:	tbnz	w10, #0, 403c98 <__fxstatat@plt+0x2148>
  403c58:	cmp	x20, x22
  403c5c:	b.cs	403c68 <__fxstatat@plt+0x2118>  // b.hs, b.nlast
  403c60:	mov	w10, #0x27                  	// #39
  403c64:	strb	w10, [x21, x20]
  403c68:	add	x10, x20, #0x1
  403c6c:	cmp	x10, x22
  403c70:	b.cs	403c7c <__fxstatat@plt+0x212c>  // b.hs, b.nlast
  403c74:	mov	w11, #0x24                  	// #36
  403c78:	strb	w11, [x21, x10]
  403c7c:	add	x10, x20, #0x2
  403c80:	cmp	x10, x22
  403c84:	b.cs	403c90 <__fxstatat@plt+0x2140>  // b.hs, b.nlast
  403c88:	mov	w11, #0x27                  	// #39
  403c8c:	strb	w11, [x21, x10]
  403c90:	add	x20, x20, #0x3
  403c94:	mov	w14, #0x1                   	// #1
  403c98:	cmp	x20, x22
  403c9c:	b.cs	403ca8 <__fxstatat@plt+0x2158>  // b.hs, b.nlast
  403ca0:	mov	w10, #0x5c                  	// #92
  403ca4:	strb	w10, [x21, x20]
  403ca8:	add	x10, x20, #0x1
  403cac:	cmp	x10, x22
  403cb0:	b.cs	403cc0 <__fxstatat@plt+0x2170>  // b.hs, b.nlast
  403cb4:	mov	w11, #0x30                  	// #48
  403cb8:	bfxil	w11, w19, #6, #2
  403cbc:	strb	w11, [x21, x10]
  403cc0:	add	x10, x20, #0x2
  403cc4:	cmp	x10, x22
  403cc8:	b.cs	403cd8 <__fxstatat@plt+0x2188>  // b.hs, b.nlast
  403ccc:	mov	w11, #0x30                  	// #48
  403cd0:	bfxil	w11, w19, #3, #3
  403cd4:	strb	w11, [x21, x10]
  403cd8:	mov	w11, #0x30                  	// #48
  403cdc:	bfxil	w11, w19, #0, #3
  403ce0:	add	x20, x20, #0x3
  403ce4:	mov	w10, #0x1                   	// #1
  403ce8:	mov	w19, w11
  403cec:	b	403d14 <__fxstatat@plt+0x21c4>
  403cf0:	tbz	w27, #0, 403d10 <__fxstatat@plt+0x21c0>
  403cf4:	cmp	x20, x22
  403cf8:	b.cs	403d04 <__fxstatat@plt+0x21b4>  // b.hs, b.nlast
  403cfc:	mov	w11, #0x5c                  	// #92
  403d00:	strb	w11, [x21, x20]
  403d04:	mov	w27, wzr
  403d08:	add	x20, x20, #0x1
  403d0c:	b	403d14 <__fxstatat@plt+0x21c4>
  403d10:	mov	w27, wzr
  403d14:	add	x11, x23, #0x1
  403d18:	cmp	x9, x11
  403d1c:	b.hi	403bec <__fxstatat@plt+0x209c>  // b.pmore
  403d20:	and	w8, w10, #0x1
  403d24:	tbz	w8, #0, 403994 <__fxstatat@plt+0x1e44>
  403d28:	b	4039c4 <__fxstatat@plt+0x1e74>
  403d2c:	cmp	x20, x22
  403d30:	b.cs	403d3c <__fxstatat@plt+0x21ec>  // b.hs, b.nlast
  403d34:	mov	w8, #0x27                  	// #39
  403d38:	strb	w8, [x21, x20]
  403d3c:	add	x8, x20, #0x1
  403d40:	cmp	x8, x22
  403d44:	b.cs	403d50 <__fxstatat@plt+0x2200>  // b.hs, b.nlast
  403d48:	mov	w9, #0x24                  	// #36
  403d4c:	strb	w9, [x21, x8]
  403d50:	add	x8, x20, #0x2
  403d54:	cmp	x8, x22
  403d58:	b.cs	403d64 <__fxstatat@plt+0x2214>  // b.hs, b.nlast
  403d5c:	mov	w9, #0x27                  	// #39
  403d60:	strb	w9, [x21, x8]
  403d64:	add	x8, x20, #0x3
  403d68:	mov	w14, #0x1                   	// #1
  403d6c:	cmp	x8, x22
  403d70:	b.cs	403d7c <__fxstatat@plt+0x222c>  // b.hs, b.nlast
  403d74:	mov	w9, #0x5c                  	// #92
  403d78:	strb	w9, [x21, x8]
  403d7c:	cmp	w4, #0x2
  403d80:	add	x20, x8, #0x1
  403d84:	b.eq	403dd4 <__fxstatat@plt+0x2284>  // b.none
  403d88:	add	x9, x23, #0x1
  403d8c:	cmp	x9, x28
  403d90:	b.cs	403dd4 <__fxstatat@plt+0x2284>  // b.hs, b.nlast
  403d94:	ldrb	w9, [x24, x9]
  403d98:	sub	w9, w9, #0x30
  403d9c:	cmp	w9, #0x9
  403da0:	b.hi	403dd4 <__fxstatat@plt+0x2284>  // b.pmore
  403da4:	cmp	x20, x22
  403da8:	b.cs	403db4 <__fxstatat@plt+0x2264>  // b.hs, b.nlast
  403dac:	mov	w9, #0x30                  	// #48
  403db0:	strb	w9, [x21, x20]
  403db4:	add	x9, x8, #0x2
  403db8:	cmp	x9, x22
  403dbc:	b.cs	403dc8 <__fxstatat@plt+0x2278>  // b.hs, b.nlast
  403dc0:	mov	w10, #0x30                  	// #48
  403dc4:	strb	w10, [x21, x9]
  403dc8:	mov	w26, wzr
  403dcc:	add	x20, x8, #0x3
  403dd0:	b	403dd8 <__fxstatat@plt+0x2288>
  403dd4:	mov	w26, wzr
  403dd8:	mov	w8, #0x1                   	// #1
  403ddc:	mov	w19, #0x30                  	// #48
  403de0:	b	403744 <__fxstatat@plt+0x1bf4>
  403de4:	cmp	x28, x21
  403de8:	b.ls	403e20 <__fxstatat@plt+0x22d0>  // b.plast
  403dec:	ldur	x24, [x29, #-80]
  403df0:	ldp	x21, x11, [sp, #32]
  403df4:	sub	x8, x28, x23
  403df8:	add	x9, x24, x23
  403dfc:	ldrb	w10, [x9, x11]
  403e00:	cbz	w10, 403e30 <__fxstatat@plt+0x22e0>
  403e04:	add	x11, x11, #0x1
  403e08:	add	x10, x23, x11
  403e0c:	cmp	x10, x28
  403e10:	b.cc	403dfc <__fxstatat@plt+0x22ac>  // b.lo, b.ul, b.last
  403e14:	mov	w26, wzr
  403e18:	mov	x11, x8
  403e1c:	b	403950 <__fxstatat@plt+0x1e00>
  403e20:	mov	w26, wzr
  403e24:	ldp	x21, x11, [sp, #32]
  403e28:	ldur	x24, [x29, #-80]
  403e2c:	b	403950 <__fxstatat@plt+0x1e00>
  403e30:	mov	w26, wzr
  403e34:	b	403950 <__fxstatat@plt+0x1e00>
  403e38:	mov	w19, #0x3f                  	// #63
  403e3c:	mov	w26, w8
  403e40:	b	403744 <__fxstatat@plt+0x1bf4>
  403e44:	mov	x28, x23
  403e48:	b	403e50 <__fxstatat@plt+0x2300>
  403e4c:	mov	x28, #0xffffffffffffffff    	// #-1
  403e50:	cmp	w4, #0x2
  403e54:	ldur	w10, [x29, #-72]
  403e58:	cset	w8, eq  // eq = none
  403e5c:	cmp	x20, #0x0
  403e60:	cset	w9, eq  // eq = none
  403e64:	and	w8, w8, w9
  403e68:	and	w8, w16, w8
  403e6c:	tbnz	w8, #0, 403f20 <__fxstatat@plt+0x23d0>
  403e70:	cmp	w4, #0x2
  403e74:	cset	w8, ne  // ne = any
  403e78:	orr	w8, w16, w8
  403e7c:	tbnz	w8, #0, 403fec <__fxstatat@plt+0x249c>
  403e80:	ldr	w8, [sp, #72]
  403e84:	eor	w8, w8, #0x1
  403e88:	tbnz	w8, #0, 403fec <__fxstatat@plt+0x249c>
  403e8c:	tbnz	w25, #0, 403fbc <__fxstatat@plt+0x246c>
  403e90:	ldr	x24, [sp, #64]
  403e94:	mov	w19, wzr
  403e98:	cbz	x24, 403fe8 <__fxstatat@plt+0x2498>
  403e9c:	mov	w4, #0x2                   	// #2
  403ea0:	mov	w8, w10
  403ea4:	mov	w25, w19
  403ea8:	mov	w16, w19
  403eac:	cbz	x22, 40349c <__fxstatat@plt+0x194c>
  403eb0:	b	403fec <__fxstatat@plt+0x249c>
  403eb4:	mov	w16, wzr
  403eb8:	cbz	x22, 403ec4 <__fxstatat@plt+0x2374>
  403ebc:	mov	w8, #0x22                  	// #34
  403ec0:	strb	w8, [x21]
  403ec4:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  403ec8:	add	x8, x8, #0xbfc
  403ecc:	stur	x8, [x29, #-64]
  403ed0:	mov	w8, #0x1                   	// #1
  403ed4:	mov	w20, #0x1                   	// #1
  403ed8:	mov	w4, #0x5                   	// #5
  403edc:	stur	x8, [x29, #-32]
  403ee0:	mov	w9, #0x1                   	// #1
  403ee4:	b	4035f8 <__fxstatat@plt+0x1aa8>
  403ee8:	mov	w9, #0x1                   	// #1
  403eec:	mov	w16, wzr
  403ef0:	cbz	x22, 403efc <__fxstatat@plt+0x23ac>
  403ef4:	mov	w8, #0x27                  	// #39
  403ef8:	strb	w8, [x21]
  403efc:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  403f00:	add	x8, x8, #0xc00
  403f04:	stur	x8, [x29, #-64]
  403f08:	mov	w8, #0x1                   	// #1
  403f0c:	mov	w4, #0x2                   	// #2
  403f10:	mov	w20, #0x1                   	// #1
  403f14:	stur	x8, [x29, #-32]
  403f18:	b	4035f8 <__fxstatat@plt+0x1aa8>
  403f1c:	ldur	w10, [x29, #-72]
  403f20:	tst	w10, #0x1
  403f24:	mov	w8, #0x2                   	// #2
  403f28:	mov	w9, #0x4                   	// #4
  403f2c:	csel	w8, w9, w8, ne  // ne = any
  403f30:	cmp	w4, #0x2
  403f34:	b.ne	403f3c <__fxstatat@plt+0x23ec>  // b.any
  403f38:	mov	w4, w8
  403f3c:	ldr	x7, [sp, #88]
  403f40:	b	403f6c <__fxstatat@plt+0x241c>
  403f44:	ldr	x7, [sp, #88]
  403f48:	ldur	w4, [x29, #-44]
  403f4c:	b	403f6c <__fxstatat@plt+0x241c>
  403f50:	ldur	w8, [x29, #-72]
  403f54:	ldr	x7, [sp, #88]
  403f58:	ldur	x24, [x29, #-80]
  403f5c:	mov	w9, #0x4                   	// #4
  403f60:	tst	w8, #0x1
  403f64:	mov	w8, #0x2                   	// #2
  403f68:	csel	w4, w9, w8, ne  // ne = any
  403f6c:	ldr	w8, [sp, #80]
  403f70:	mov	x0, x21
  403f74:	mov	x1, x22
  403f78:	mov	x2, x24
  403f7c:	and	w5, w8, #0xfffffffd
  403f80:	ldur	x8, [x29, #-88]
  403f84:	mov	x3, x28
  403f88:	mov	x6, xzr
  403f8c:	str	x8, [sp]
  403f90:	bl	403418 <__fxstatat@plt+0x18c8>
  403f94:	mov	x20, x0
  403f98:	mov	x0, x20
  403f9c:	ldp	x20, x19, [sp, #272]
  403fa0:	ldp	x22, x21, [sp, #256]
  403fa4:	ldp	x24, x23, [sp, #240]
  403fa8:	ldp	x26, x25, [sp, #224]
  403fac:	ldp	x28, x27, [sp, #208]
  403fb0:	ldp	x29, x30, [sp, #192]
  403fb4:	add	sp, sp, #0x120
  403fb8:	ret
  403fbc:	ldur	x8, [x29, #-88]
  403fc0:	ldr	x1, [sp, #64]
  403fc4:	ldur	x2, [x29, #-80]
  403fc8:	ldr	w5, [sp, #80]
  403fcc:	ldur	x6, [x29, #-40]
  403fd0:	ldr	x7, [sp, #88]
  403fd4:	mov	w4, #0x5                   	// #5
  403fd8:	str	x8, [sp]
  403fdc:	mov	x0, x21
  403fe0:	mov	x3, x28
  403fe4:	b	403f90 <__fxstatat@plt+0x2440>
  403fe8:	mov	w16, w19
  403fec:	ldur	x8, [x29, #-64]
  403ff0:	cbz	x8, 40401c <__fxstatat@plt+0x24cc>
  403ff4:	tbnz	w16, #0, 40401c <__fxstatat@plt+0x24cc>
  403ff8:	ldrb	w9, [x8]
  403ffc:	cbz	w9, 40401c <__fxstatat@plt+0x24cc>
  404000:	add	x8, x8, #0x1
  404004:	cmp	x20, x22
  404008:	b.cs	404010 <__fxstatat@plt+0x24c0>  // b.hs, b.nlast
  40400c:	strb	w9, [x21, x20]
  404010:	ldrb	w9, [x8], #1
  404014:	add	x20, x20, #0x1
  404018:	cbnz	w9, 404004 <__fxstatat@plt+0x24b4>
  40401c:	cmp	x20, x22
  404020:	b.cs	403f98 <__fxstatat@plt+0x2448>  // b.hs, b.nlast
  404024:	strb	wzr, [x21, x20]
  404028:	b	403f98 <__fxstatat@plt+0x2448>
  40402c:	b.ne	403f3c <__fxstatat@plt+0x23ec>  // b.any
  404030:	mov	w4, #0x4                   	// #4
  404034:	b	403f3c <__fxstatat@plt+0x23ec>
  404038:	bl	401980 <abort@plt>
  40403c:	mov	x3, x2
  404040:	mov	x2, xzr
  404044:	b	404048 <__fxstatat@plt+0x24f8>
  404048:	sub	sp, sp, #0x70
  40404c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  404050:	add	x8, x8, #0x300
  404054:	cmp	x3, #0x0
  404058:	stp	x29, x30, [sp, #16]
  40405c:	stp	x28, x27, [sp, #32]
  404060:	stp	x26, x25, [sp, #48]
  404064:	stp	x24, x23, [sp, #64]
  404068:	stp	x22, x21, [sp, #80]
  40406c:	stp	x20, x19, [sp, #96]
  404070:	add	x29, sp, #0x10
  404074:	mov	x19, x2
  404078:	mov	x22, x1
  40407c:	mov	x23, x0
  404080:	csel	x21, x8, x3, eq  // eq = none
  404084:	bl	401b00 <__errno_location@plt>
  404088:	ldp	w4, w8, [x21]
  40408c:	cmp	x19, #0x0
  404090:	ldp	x7, x9, [x21, #40]
  404094:	ldr	w28, [x0]
  404098:	cset	w10, eq  // eq = none
  40409c:	orr	w25, w8, w10
  4040a0:	add	x26, x21, #0x8
  4040a4:	mov	x24, x0
  4040a8:	mov	x0, xzr
  4040ac:	mov	x1, xzr
  4040b0:	mov	x2, x23
  4040b4:	mov	x3, x22
  4040b8:	mov	w5, w25
  4040bc:	mov	x6, x26
  4040c0:	str	x9, [sp]
  4040c4:	bl	403418 <__fxstatat@plt+0x18c8>
  4040c8:	add	x27, x0, #0x1
  4040cc:	mov	x20, x0
  4040d0:	mov	x0, x27
  4040d4:	bl	404d74 <__fxstatat@plt+0x3224>
  4040d8:	ldr	w4, [x21]
  4040dc:	ldp	x7, x8, [x21, #40]
  4040e0:	mov	x1, x27
  4040e4:	mov	x2, x23
  4040e8:	mov	x3, x22
  4040ec:	mov	w5, w25
  4040f0:	mov	x6, x26
  4040f4:	mov	x21, x0
  4040f8:	str	x8, [sp]
  4040fc:	bl	403418 <__fxstatat@plt+0x18c8>
  404100:	str	w28, [x24]
  404104:	cbz	x19, 40410c <__fxstatat@plt+0x25bc>
  404108:	str	x20, [x19]
  40410c:	mov	x0, x21
  404110:	ldp	x20, x19, [sp, #96]
  404114:	ldp	x22, x21, [sp, #80]
  404118:	ldp	x24, x23, [sp, #64]
  40411c:	ldp	x26, x25, [sp, #48]
  404120:	ldp	x28, x27, [sp, #32]
  404124:	ldp	x29, x30, [sp, #16]
  404128:	add	sp, sp, #0x70
  40412c:	ret
  404130:	stp	x29, x30, [sp, #-64]!
  404134:	stp	x20, x19, [sp, #48]
  404138:	adrp	x20, 41b000 <__fxstatat@plt+0x194b0>
  40413c:	stp	x22, x21, [sp, #32]
  404140:	ldr	w8, [x20, #584]
  404144:	adrp	x21, 41b000 <__fxstatat@plt+0x194b0>
  404148:	ldr	x19, [x21, #576]
  40414c:	str	x23, [sp, #16]
  404150:	cmp	w8, #0x2
  404154:	mov	x29, sp
  404158:	b.lt	40417c <__fxstatat@plt+0x262c>  // b.tstop
  40415c:	add	x22, x19, #0x18
  404160:	mov	w23, #0x1                   	// #1
  404164:	ldr	x0, [x22], #16
  404168:	bl	401a10 <free@plt>
  40416c:	ldrsw	x8, [x20, #584]
  404170:	add	x23, x23, #0x1
  404174:	cmp	x23, x8
  404178:	b.lt	404164 <__fxstatat@plt+0x2614>  // b.tstop
  40417c:	ldr	x0, [x19, #8]
  404180:	adrp	x23, 41b000 <__fxstatat@plt+0x194b0>
  404184:	add	x23, x23, #0x338
  404188:	adrp	x22, 41b000 <__fxstatat@plt+0x194b0>
  40418c:	cmp	x0, x23
  404190:	add	x22, x22, #0x250
  404194:	b.eq	4041a4 <__fxstatat@plt+0x2654>  // b.none
  404198:	bl	401a10 <free@plt>
  40419c:	mov	w8, #0x100                 	// #256
  4041a0:	stp	x8, x23, [x22]
  4041a4:	cmp	x19, x22
  4041a8:	b.eq	4041b8 <__fxstatat@plt+0x2668>  // b.none
  4041ac:	mov	x0, x19
  4041b0:	bl	401a10 <free@plt>
  4041b4:	str	x22, [x21, #576]
  4041b8:	mov	w8, #0x1                   	// #1
  4041bc:	str	w8, [x20, #584]
  4041c0:	ldp	x20, x19, [sp, #48]
  4041c4:	ldp	x22, x21, [sp, #32]
  4041c8:	ldr	x23, [sp, #16]
  4041cc:	ldp	x29, x30, [sp], #64
  4041d0:	ret
  4041d4:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  4041d8:	add	x3, x3, #0x300
  4041dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4041e0:	b	4041e4 <__fxstatat@plt+0x2694>
  4041e4:	sub	sp, sp, #0x80
  4041e8:	stp	x29, x30, [sp, #32]
  4041ec:	add	x29, sp, #0x20
  4041f0:	stp	x28, x27, [sp, #48]
  4041f4:	stp	x26, x25, [sp, #64]
  4041f8:	stp	x24, x23, [sp, #80]
  4041fc:	stp	x22, x21, [sp, #96]
  404200:	stp	x20, x19, [sp, #112]
  404204:	mov	x22, x3
  404208:	stur	x2, [x29, #-8]
  40420c:	mov	x21, x1
  404210:	mov	w23, w0
  404214:	bl	401b00 <__errno_location@plt>
  404218:	tbnz	w23, #31, 404368 <__fxstatat@plt+0x2818>
  40421c:	adrp	x25, 41b000 <__fxstatat@plt+0x194b0>
  404220:	ldr	w8, [x25, #584]
  404224:	adrp	x28, 41b000 <__fxstatat@plt+0x194b0>
  404228:	ldr	w20, [x0]
  40422c:	ldr	x27, [x28, #576]
  404230:	mov	x19, x0
  404234:	cmp	w8, w23
  404238:	b.gt	4042a4 <__fxstatat@plt+0x2754>
  40423c:	mov	w8, #0x7fffffff            	// #2147483647
  404240:	cmp	w23, w8
  404244:	stur	w20, [x29, #-12]
  404248:	b.eq	40436c <__fxstatat@plt+0x281c>  // b.none
  40424c:	adrp	x20, 41b000 <__fxstatat@plt+0x194b0>
  404250:	add	x20, x20, #0x250
  404254:	add	w26, w23, #0x1
  404258:	cmp	x27, x20
  40425c:	csel	x0, xzr, x27, eq  // eq = none
  404260:	sbfiz	x1, x26, #4, #32
  404264:	bl	404dc4 <__fxstatat@plt+0x3274>
  404268:	mov	x24, x0
  40426c:	cmp	x27, x20
  404270:	str	x0, [x28, #576]
  404274:	b.ne	404280 <__fxstatat@plt+0x2730>  // b.any
  404278:	ldr	q0, [x20]
  40427c:	str	q0, [x24]
  404280:	ldrsw	x8, [x25, #584]
  404284:	mov	w1, wzr
  404288:	add	x0, x24, x8, lsl #4
  40428c:	sub	w8, w26, w8
  404290:	sbfiz	x2, x8, #4, #32
  404294:	bl	4018e0 <memset@plt>
  404298:	ldur	w20, [x29, #-12]
  40429c:	mov	x27, x24
  4042a0:	str	w26, [x25, #584]
  4042a4:	add	x28, x27, w23, uxtw #4
  4042a8:	mov	x27, x28
  4042ac:	ldr	x26, [x28]
  4042b0:	ldr	x23, [x27, #8]!
  4042b4:	ldp	w4, w8, [x22]
  4042b8:	ldp	x7, x9, [x22, #40]
  4042bc:	ldur	x3, [x29, #-8]
  4042c0:	add	x24, x22, #0x8
  4042c4:	orr	w25, w8, #0x1
  4042c8:	mov	x0, x23
  4042cc:	mov	x1, x26
  4042d0:	mov	x2, x21
  4042d4:	mov	w5, w25
  4042d8:	mov	x6, x24
  4042dc:	str	x9, [sp]
  4042e0:	bl	403418 <__fxstatat@plt+0x18c8>
  4042e4:	cmp	x26, x0
  4042e8:	b.hi	404340 <__fxstatat@plt+0x27f0>  // b.pmore
  4042ec:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4042f0:	add	x8, x8, #0x338
  4042f4:	add	x26, x0, #0x1
  4042f8:	cmp	x23, x8
  4042fc:	str	x26, [x28]
  404300:	b.eq	40430c <__fxstatat@plt+0x27bc>  // b.none
  404304:	mov	x0, x23
  404308:	bl	401a10 <free@plt>
  40430c:	mov	x0, x26
  404310:	bl	404d74 <__fxstatat@plt+0x3224>
  404314:	str	x0, [x27]
  404318:	ldr	w4, [x22]
  40431c:	ldp	x7, x8, [x22, #40]
  404320:	ldur	x3, [x29, #-8]
  404324:	mov	x1, x26
  404328:	mov	x2, x21
  40432c:	mov	w5, w25
  404330:	mov	x6, x24
  404334:	mov	x23, x0
  404338:	str	x8, [sp]
  40433c:	bl	403418 <__fxstatat@plt+0x18c8>
  404340:	str	w20, [x19]
  404344:	mov	x0, x23
  404348:	ldp	x20, x19, [sp, #112]
  40434c:	ldp	x22, x21, [sp, #96]
  404350:	ldp	x24, x23, [sp, #80]
  404354:	ldp	x26, x25, [sp, #64]
  404358:	ldp	x28, x27, [sp, #48]
  40435c:	ldp	x29, x30, [sp, #32]
  404360:	add	sp, sp, #0x80
  404364:	ret
  404368:	bl	401980 <abort@plt>
  40436c:	bl	404fb0 <__fxstatat@plt+0x3460>
  404370:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  404374:	add	x3, x3, #0x300
  404378:	b	4041e4 <__fxstatat@plt+0x2694>
  40437c:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  404380:	add	x3, x3, #0x300
  404384:	mov	x2, #0xffffffffffffffff    	// #-1
  404388:	mov	x1, x0
  40438c:	mov	w0, wzr
  404390:	b	4041e4 <__fxstatat@plt+0x2694>
  404394:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  404398:	mov	x2, x1
  40439c:	add	x3, x3, #0x300
  4043a0:	mov	x1, x0
  4043a4:	mov	w0, wzr
  4043a8:	b	4041e4 <__fxstatat@plt+0x2694>
  4043ac:	sub	sp, sp, #0x50
  4043b0:	movi	v0.2d, #0x0
  4043b4:	cmp	w1, #0xa
  4043b8:	stp	x29, x30, [sp, #64]
  4043bc:	add	x29, sp, #0x40
  4043c0:	str	xzr, [sp, #48]
  4043c4:	stp	q0, q0, [sp, #16]
  4043c8:	str	q0, [sp]
  4043cc:	b.eq	4043f4 <__fxstatat@plt+0x28a4>  // b.none
  4043d0:	mov	x8, x2
  4043d4:	str	w1, [sp]
  4043d8:	mov	x3, sp
  4043dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4043e0:	mov	x1, x8
  4043e4:	bl	4041e4 <__fxstatat@plt+0x2694>
  4043e8:	ldp	x29, x30, [sp, #64]
  4043ec:	add	sp, sp, #0x50
  4043f0:	ret
  4043f4:	bl	401980 <abort@plt>
  4043f8:	sub	sp, sp, #0x50
  4043fc:	movi	v0.2d, #0x0
  404400:	cmp	w1, #0xa
  404404:	stp	x29, x30, [sp, #64]
  404408:	add	x29, sp, #0x40
  40440c:	str	xzr, [sp, #48]
  404410:	stp	q0, q0, [sp, #16]
  404414:	str	q0, [sp]
  404418:	b.eq	404440 <__fxstatat@plt+0x28f0>  // b.none
  40441c:	mov	x8, x3
  404420:	str	w1, [sp]
  404424:	mov	x3, sp
  404428:	mov	x1, x2
  40442c:	mov	x2, x8
  404430:	bl	4041e4 <__fxstatat@plt+0x2694>
  404434:	ldp	x29, x30, [sp, #64]
  404438:	add	sp, sp, #0x50
  40443c:	ret
  404440:	bl	401980 <abort@plt>
  404444:	mov	x2, x1
  404448:	mov	w1, w0
  40444c:	mov	w0, wzr
  404450:	b	4043ac <__fxstatat@plt+0x285c>
  404454:	mov	x3, x2
  404458:	mov	x2, x1
  40445c:	mov	w1, w0
  404460:	mov	w0, wzr
  404464:	b	4043f8 <__fxstatat@plt+0x28a8>
  404468:	sub	sp, sp, #0x50
  40446c:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  404470:	add	x9, x9, #0x300
  404474:	ldp	q0, q1, [x9]
  404478:	ubfx	w10, w2, #5, #3
  40447c:	mov	x11, sp
  404480:	mov	x8, x1
  404484:	stp	q0, q1, [sp]
  404488:	ldr	q0, [x9, #32]
  40448c:	ldr	x9, [x9, #48]
  404490:	mov	x1, x0
  404494:	mov	x3, sp
  404498:	str	q0, [sp, #32]
  40449c:	str	x9, [sp, #48]
  4044a0:	add	x9, x11, w10, uxtw #2
  4044a4:	ldr	w10, [x9, #8]
  4044a8:	mov	w0, wzr
  4044ac:	stp	x29, x30, [sp, #64]
  4044b0:	add	x29, sp, #0x40
  4044b4:	lsr	w11, w10, w2
  4044b8:	mvn	w11, w11
  4044bc:	and	w11, w11, #0x1
  4044c0:	lsl	w11, w11, w2
  4044c4:	eor	w10, w11, w10
  4044c8:	mov	x2, x8
  4044cc:	str	w10, [x9, #8]
  4044d0:	bl	4041e4 <__fxstatat@plt+0x2694>
  4044d4:	ldp	x29, x30, [sp, #64]
  4044d8:	add	sp, sp, #0x50
  4044dc:	ret
  4044e0:	sub	sp, sp, #0x50
  4044e4:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  4044e8:	add	x9, x9, #0x300
  4044ec:	ldp	q0, q1, [x9]
  4044f0:	ubfx	w10, w1, #5, #3
  4044f4:	mov	x11, sp
  4044f8:	mov	x8, x0
  4044fc:	stp	q0, q1, [sp]
  404500:	ldr	q0, [x9, #32]
  404504:	ldr	x9, [x9, #48]
  404508:	mov	x3, sp
  40450c:	mov	x2, #0xffffffffffffffff    	// #-1
  404510:	str	q0, [sp, #32]
  404514:	str	x9, [sp, #48]
  404518:	add	x9, x11, w10, uxtw #2
  40451c:	ldr	w10, [x9, #8]
  404520:	mov	w0, wzr
  404524:	stp	x29, x30, [sp, #64]
  404528:	add	x29, sp, #0x40
  40452c:	lsr	w11, w10, w1
  404530:	mvn	w11, w11
  404534:	and	w11, w11, #0x1
  404538:	lsl	w11, w11, w1
  40453c:	eor	w10, w11, w10
  404540:	mov	x1, x8
  404544:	str	w10, [x9, #8]
  404548:	bl	4041e4 <__fxstatat@plt+0x2694>
  40454c:	ldp	x29, x30, [sp, #64]
  404550:	add	sp, sp, #0x50
  404554:	ret
  404558:	sub	sp, sp, #0x50
  40455c:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  404560:	add	x8, x8, #0x300
  404564:	ldp	q0, q1, [x8]
  404568:	ldr	q2, [x8, #32]
  40456c:	ldr	x8, [x8, #48]
  404570:	mov	x1, x0
  404574:	stp	q0, q1, [sp]
  404578:	ldr	w9, [sp, #12]
  40457c:	str	x8, [sp, #48]
  404580:	mov	x3, sp
  404584:	mov	x2, #0xffffffffffffffff    	// #-1
  404588:	orr	w8, w9, #0x4000000
  40458c:	mov	w0, wzr
  404590:	stp	x29, x30, [sp, #64]
  404594:	add	x29, sp, #0x40
  404598:	str	q2, [sp, #32]
  40459c:	str	w8, [sp, #12]
  4045a0:	bl	4041e4 <__fxstatat@plt+0x2694>
  4045a4:	ldp	x29, x30, [sp, #64]
  4045a8:	add	sp, sp, #0x50
  4045ac:	ret
  4045b0:	sub	sp, sp, #0x50
  4045b4:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  4045b8:	add	x8, x8, #0x300
  4045bc:	ldp	q0, q1, [x8]
  4045c0:	ldr	q2, [x8, #32]
  4045c4:	ldr	x8, [x8, #48]
  4045c8:	mov	x2, x1
  4045cc:	stp	q0, q1, [sp]
  4045d0:	ldr	w9, [sp, #12]
  4045d4:	mov	x1, x0
  4045d8:	str	x8, [sp, #48]
  4045dc:	mov	x3, sp
  4045e0:	orr	w8, w9, #0x4000000
  4045e4:	mov	w0, wzr
  4045e8:	stp	x29, x30, [sp, #64]
  4045ec:	add	x29, sp, #0x40
  4045f0:	str	q2, [sp, #32]
  4045f4:	str	w8, [sp, #12]
  4045f8:	bl	4041e4 <__fxstatat@plt+0x2694>
  4045fc:	ldp	x29, x30, [sp, #64]
  404600:	add	sp, sp, #0x50
  404604:	ret
  404608:	sub	sp, sp, #0x80
  40460c:	movi	v0.2d, #0x0
  404610:	cmp	w1, #0xa
  404614:	stp	x29, x30, [sp, #112]
  404618:	add	x29, sp, #0x70
  40461c:	str	wzr, [sp, #48]
  404620:	stp	q0, q0, [sp, #16]
  404624:	str	q0, [sp]
  404628:	b.eq	404678 <__fxstatat@plt+0x2b28>  // b.none
  40462c:	ldp	q0, q1, [sp]
  404630:	ldr	w9, [sp, #48]
  404634:	ldr	q2, [sp, #32]
  404638:	mov	x8, x2
  40463c:	stur	q0, [sp, #60]
  404640:	ldr	w10, [sp, #68]
  404644:	str	w1, [sp, #56]
  404648:	str	w9, [sp, #108]
  40464c:	add	x3, sp, #0x38
  404650:	orr	w9, w10, #0x4000000
  404654:	mov	x2, #0xffffffffffffffff    	// #-1
  404658:	mov	x1, x8
  40465c:	stur	q1, [sp, #76]
  404660:	stur	q2, [sp, #92]
  404664:	str	w9, [sp, #68]
  404668:	bl	4041e4 <__fxstatat@plt+0x2694>
  40466c:	ldp	x29, x30, [sp, #112]
  404670:	add	sp, sp, #0x80
  404674:	ret
  404678:	bl	401980 <abort@plt>
  40467c:	mov	x4, #0xffffffffffffffff    	// #-1
  404680:	b	404684 <__fxstatat@plt+0x2b34>
  404684:	sub	sp, sp, #0x50
  404688:	adrp	x9, 41b000 <__fxstatat@plt+0x194b0>
  40468c:	add	x9, x9, #0x300
  404690:	ldp	q0, q1, [x9]
  404694:	ldr	x10, [x9, #48]
  404698:	stp	x29, x30, [sp, #64]
  40469c:	add	x29, sp, #0x40
  4046a0:	stp	q0, q1, [sp]
  4046a4:	ldr	q0, [x9, #32]
  4046a8:	mov	w9, #0xa                   	// #10
  4046ac:	str	x10, [sp, #48]
  4046b0:	str	w9, [sp]
  4046b4:	str	q0, [sp, #32]
  4046b8:	cbz	x1, 4046e4 <__fxstatat@plt+0x2b94>
  4046bc:	cbz	x2, 4046e4 <__fxstatat@plt+0x2b94>
  4046c0:	mov	x8, x3
  4046c4:	stp	x1, x2, [sp, #40]
  4046c8:	mov	x3, sp
  4046cc:	mov	x1, x8
  4046d0:	mov	x2, x4
  4046d4:	bl	4041e4 <__fxstatat@plt+0x2694>
  4046d8:	ldp	x29, x30, [sp, #64]
  4046dc:	add	sp, sp, #0x50
  4046e0:	ret
  4046e4:	bl	401980 <abort@plt>
  4046e8:	mov	x3, x2
  4046ec:	mov	x2, x1
  4046f0:	mov	x4, #0xffffffffffffffff    	// #-1
  4046f4:	mov	x1, x0
  4046f8:	mov	w0, wzr
  4046fc:	b	404684 <__fxstatat@plt+0x2b34>
  404700:	mov	x4, x3
  404704:	mov	x3, x2
  404708:	mov	x2, x1
  40470c:	mov	x1, x0
  404710:	mov	w0, wzr
  404714:	b	404684 <__fxstatat@plt+0x2b34>
  404718:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  40471c:	add	x3, x3, #0x260
  404720:	b	4041e4 <__fxstatat@plt+0x2694>
  404724:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  404728:	mov	x2, x1
  40472c:	add	x3, x3, #0x260
  404730:	mov	x1, x0
  404734:	mov	w0, wzr
  404738:	b	4041e4 <__fxstatat@plt+0x2694>
  40473c:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  404740:	add	x3, x3, #0x260
  404744:	mov	x2, #0xffffffffffffffff    	// #-1
  404748:	b	4041e4 <__fxstatat@plt+0x2694>
  40474c:	adrp	x3, 41b000 <__fxstatat@plt+0x194b0>
  404750:	add	x3, x3, #0x260
  404754:	mov	x2, #0xffffffffffffffff    	// #-1
  404758:	mov	x1, x0
  40475c:	mov	w0, wzr
  404760:	b	4041e4 <__fxstatat@plt+0x2694>
  404764:	stp	x29, x30, [sp, #-32]!
  404768:	stp	x20, x19, [sp, #16]
  40476c:	mov	x20, x0
  404770:	mov	w19, w1
  404774:	mov	w2, #0x5                   	// #5
  404778:	mov	x0, xzr
  40477c:	mov	x1, x20
  404780:	mov	x29, sp
  404784:	bl	401aa0 <dcgettext@plt>
  404788:	cmp	x0, x20
  40478c:	b.ne	404870 <__fxstatat@plt+0x2d20>  // b.any
  404790:	bl	40843c <__fxstatat@plt+0x68ec>
  404794:	ldrb	w8, [x0]
  404798:	and	w8, w8, #0xffffffdf
  40479c:	cmp	w8, #0x47
  4047a0:	b.eq	404804 <__fxstatat@plt+0x2cb4>  // b.none
  4047a4:	cmp	w8, #0x55
  4047a8:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  4047ac:	ldrb	w8, [x0, #1]
  4047b0:	and	w8, w8, #0xffffffdf
  4047b4:	cmp	w8, #0x54
  4047b8:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  4047bc:	ldrb	w8, [x0, #2]
  4047c0:	and	w8, w8, #0xffffffdf
  4047c4:	cmp	w8, #0x46
  4047c8:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  4047cc:	ldrb	w8, [x0, #3]
  4047d0:	cmp	w8, #0x2d
  4047d4:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  4047d8:	ldrb	w8, [x0, #4]
  4047dc:	cmp	w8, #0x38
  4047e0:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  4047e4:	ldrb	w8, [x0, #5]
  4047e8:	cbnz	w8, 404858 <__fxstatat@plt+0x2d08>
  4047ec:	ldrb	w8, [x20]
  4047f0:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  4047f4:	adrp	x10, 409000 <__fxstatat@plt+0x74b0>
  4047f8:	add	x9, x9, #0xc06
  4047fc:	add	x10, x10, #0xc02
  404800:	b	404890 <__fxstatat@plt+0x2d40>
  404804:	ldrb	w8, [x0, #1]
  404808:	and	w8, w8, #0xffffffdf
  40480c:	cmp	w8, #0x42
  404810:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  404814:	ldrb	w8, [x0, #2]
  404818:	cmp	w8, #0x31
  40481c:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  404820:	ldrb	w8, [x0, #3]
  404824:	cmp	w8, #0x38
  404828:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  40482c:	ldrb	w8, [x0, #4]
  404830:	cmp	w8, #0x30
  404834:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  404838:	ldrb	w8, [x0, #5]
  40483c:	cmp	w8, #0x33
  404840:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  404844:	ldrb	w8, [x0, #6]
  404848:	cmp	w8, #0x30
  40484c:	b.ne	404858 <__fxstatat@plt+0x2d08>  // b.any
  404850:	ldrb	w8, [x0, #7]
  404854:	cbz	w8, 40487c <__fxstatat@plt+0x2d2c>
  404858:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  40485c:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  404860:	add	x8, x8, #0xc00
  404864:	add	x9, x9, #0xbfc
  404868:	cmp	w19, #0x9
  40486c:	csel	x0, x9, x8, eq  // eq = none
  404870:	ldp	x20, x19, [sp, #16]
  404874:	ldp	x29, x30, [sp], #32
  404878:	ret
  40487c:	ldrb	w8, [x20]
  404880:	adrp	x9, 409000 <__fxstatat@plt+0x74b0>
  404884:	adrp	x10, 409000 <__fxstatat@plt+0x74b0>
  404888:	add	x9, x9, #0xc0e
  40488c:	add	x10, x10, #0xc0a
  404890:	cmp	w8, #0x60
  404894:	csel	x0, x10, x9, eq  // eq = none
  404898:	b	404870 <__fxstatat@plt+0x2d20>
  40489c:	sub	sp, sp, #0xa0
  4048a0:	str	x19, [sp, #144]
  4048a4:	mov	x19, x0
  4048a8:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  4048ac:	add	x0, x0, #0xa95
  4048b0:	mov	x1, sp
  4048b4:	stp	x29, x30, [sp, #128]
  4048b8:	add	x29, sp, #0x80
  4048bc:	bl	408ad0 <__fxstatat@plt+0x6f80>
  4048c0:	cbz	w0, 4048cc <__fxstatat@plt+0x2d7c>
  4048c4:	mov	x19, xzr
  4048c8:	b	4048d8 <__fxstatat@plt+0x2d88>
  4048cc:	ldr	q0, [sp]
  4048d0:	ext	v0.16b, v0.16b, v0.16b, #8
  4048d4:	str	q0, [x19]
  4048d8:	mov	x0, x19
  4048dc:	ldr	x19, [sp, #144]
  4048e0:	ldp	x29, x30, [sp, #128]
  4048e4:	add	sp, sp, #0xa0
  4048e8:	ret
  4048ec:	sub	sp, sp, #0x50
  4048f0:	str	x21, [sp, #48]
  4048f4:	stp	x20, x19, [sp, #64]
  4048f8:	mov	x21, x5
  4048fc:	mov	x20, x4
  404900:	mov	x5, x3
  404904:	mov	x4, x2
  404908:	mov	x19, x0
  40490c:	stp	x29, x30, [sp, #32]
  404910:	add	x29, sp, #0x20
  404914:	cbz	x1, 404934 <__fxstatat@plt+0x2de4>
  404918:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  40491c:	mov	x3, x1
  404920:	add	x2, x2, #0xc1b
  404924:	mov	w1, #0x1                   	// #1
  404928:	mov	x0, x19
  40492c:	bl	4019c0 <__fprintf_chk@plt>
  404930:	b	404950 <__fxstatat@plt+0x2e00>
  404934:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  404938:	add	x2, x2, #0xc27
  40493c:	mov	w1, #0x1                   	// #1
  404940:	mov	x0, x19
  404944:	mov	x3, x4
  404948:	mov	x4, x5
  40494c:	bl	4019c0 <__fprintf_chk@plt>
  404950:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404954:	add	x1, x1, #0xc2e
  404958:	mov	w2, #0x5                   	// #5
  40495c:	mov	x0, xzr
  404960:	bl	401aa0 <dcgettext@plt>
  404964:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  404968:	mov	x3, x0
  40496c:	add	x2, x2, #0xef9
  404970:	mov	w1, #0x1                   	// #1
  404974:	mov	w4, #0x7e3                 	// #2019
  404978:	mov	x0, x19
  40497c:	bl	4019c0 <__fprintf_chk@plt>
  404980:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404984:	add	x1, x1, #0xc32
  404988:	mov	w2, #0x5                   	// #5
  40498c:	mov	x0, xzr
  404990:	bl	401aa0 <dcgettext@plt>
  404994:	mov	x1, x19
  404998:	bl	401ab0 <fputs_unlocked@plt>
  40499c:	cmp	x21, #0x9
  4049a0:	b.hi	4049f4 <__fxstatat@plt+0x2ea4>  // b.pmore
  4049a4:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  4049a8:	add	x8, x8, #0xc11
  4049ac:	adr	x9, 4049bc <__fxstatat@plt+0x2e6c>
  4049b0:	ldrb	w10, [x8, x21]
  4049b4:	add	x9, x9, x10, lsl #2
  4049b8:	br	x9
  4049bc:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4049c0:	add	x1, x1, #0xcfe
  4049c4:	mov	w2, #0x5                   	// #5
  4049c8:	mov	x0, xzr
  4049cc:	bl	401aa0 <dcgettext@plt>
  4049d0:	ldr	x3, [x20]
  4049d4:	mov	x2, x0
  4049d8:	mov	x0, x19
  4049dc:	ldp	x20, x19, [sp, #64]
  4049e0:	ldr	x21, [sp, #48]
  4049e4:	ldp	x29, x30, [sp, #32]
  4049e8:	mov	w1, #0x1                   	// #1
  4049ec:	add	sp, sp, #0x50
  4049f0:	b	4019c0 <__fprintf_chk@plt>
  4049f4:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4049f8:	add	x1, x1, #0xe3d
  4049fc:	b	404b58 <__fxstatat@plt+0x3008>
  404a00:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404a04:	add	x1, x1, #0xd0e
  404a08:	mov	w2, #0x5                   	// #5
  404a0c:	mov	x0, xzr
  404a10:	bl	401aa0 <dcgettext@plt>
  404a14:	ldp	x3, x4, [x20]
  404a18:	mov	x2, x0
  404a1c:	mov	x0, x19
  404a20:	ldp	x20, x19, [sp, #64]
  404a24:	ldr	x21, [sp, #48]
  404a28:	ldp	x29, x30, [sp, #32]
  404a2c:	mov	w1, #0x1                   	// #1
  404a30:	add	sp, sp, #0x50
  404a34:	b	4019c0 <__fprintf_chk@plt>
  404a38:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404a3c:	add	x1, x1, #0xd25
  404a40:	mov	w2, #0x5                   	// #5
  404a44:	mov	x0, xzr
  404a48:	bl	401aa0 <dcgettext@plt>
  404a4c:	ldp	x3, x4, [x20]
  404a50:	ldr	x5, [x20, #16]
  404a54:	mov	x2, x0
  404a58:	mov	x0, x19
  404a5c:	ldp	x20, x19, [sp, #64]
  404a60:	ldr	x21, [sp, #48]
  404a64:	ldp	x29, x30, [sp, #32]
  404a68:	mov	w1, #0x1                   	// #1
  404a6c:	add	sp, sp, #0x50
  404a70:	b	4019c0 <__fprintf_chk@plt>
  404a74:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404a78:	add	x1, x1, #0xd41
  404a7c:	mov	w2, #0x5                   	// #5
  404a80:	mov	x0, xzr
  404a84:	bl	401aa0 <dcgettext@plt>
  404a88:	ldp	x3, x4, [x20]
  404a8c:	ldp	x5, x6, [x20, #16]
  404a90:	mov	x2, x0
  404a94:	mov	x0, x19
  404a98:	ldp	x20, x19, [sp, #64]
  404a9c:	ldr	x21, [sp, #48]
  404aa0:	ldp	x29, x30, [sp, #32]
  404aa4:	mov	w1, #0x1                   	// #1
  404aa8:	add	sp, sp, #0x50
  404aac:	b	4019c0 <__fprintf_chk@plt>
  404ab0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404ab4:	add	x1, x1, #0xd61
  404ab8:	mov	w2, #0x5                   	// #5
  404abc:	mov	x0, xzr
  404ac0:	bl	401aa0 <dcgettext@plt>
  404ac4:	ldp	x3, x4, [x20]
  404ac8:	ldp	x5, x6, [x20, #16]
  404acc:	ldr	x7, [x20, #32]
  404ad0:	mov	x2, x0
  404ad4:	mov	x0, x19
  404ad8:	ldp	x20, x19, [sp, #64]
  404adc:	ldr	x21, [sp, #48]
  404ae0:	ldp	x29, x30, [sp, #32]
  404ae4:	mov	w1, #0x1                   	// #1
  404ae8:	add	sp, sp, #0x50
  404aec:	b	4019c0 <__fprintf_chk@plt>
  404af0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404af4:	add	x1, x1, #0xd85
  404af8:	mov	w2, #0x5                   	// #5
  404afc:	mov	x0, xzr
  404b00:	bl	401aa0 <dcgettext@plt>
  404b04:	ldp	x3, x4, [x20]
  404b08:	ldp	x5, x6, [x20, #16]
  404b0c:	ldp	x7, x8, [x20, #32]
  404b10:	mov	x2, x0
  404b14:	b	404b44 <__fxstatat@plt+0x2ff4>
  404b18:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404b1c:	add	x1, x1, #0xdad
  404b20:	mov	w2, #0x5                   	// #5
  404b24:	mov	x0, xzr
  404b28:	bl	401aa0 <dcgettext@plt>
  404b2c:	ldr	x9, [x20, #48]
  404b30:	ldp	x3, x4, [x20]
  404b34:	ldp	x5, x6, [x20, #16]
  404b38:	ldp	x7, x8, [x20, #32]
  404b3c:	mov	x2, x0
  404b40:	str	x9, [sp, #8]
  404b44:	mov	w1, #0x1                   	// #1
  404b48:	str	x8, [sp]
  404b4c:	b	404bbc <__fxstatat@plt+0x306c>
  404b50:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404b54:	add	x1, x1, #0xe09
  404b58:	mov	w2, #0x5                   	// #5
  404b5c:	mov	x0, xzr
  404b60:	bl	401aa0 <dcgettext@plt>
  404b64:	ldp	x8, x9, [x20, #56]
  404b68:	ldp	x3, x4, [x20]
  404b6c:	ldp	x5, x6, [x20, #16]
  404b70:	ldr	x7, [x20, #32]
  404b74:	ldur	q0, [x20, #40]
  404b78:	mov	x2, x0
  404b7c:	str	x9, [sp, #24]
  404b80:	b	404bb0 <__fxstatat@plt+0x3060>
  404b84:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404b88:	add	x1, x1, #0xdd9
  404b8c:	mov	w2, #0x5                   	// #5
  404b90:	mov	x0, xzr
  404b94:	bl	401aa0 <dcgettext@plt>
  404b98:	ldp	x3, x4, [x20]
  404b9c:	ldp	x5, x6, [x20, #16]
  404ba0:	ldr	x7, [x20, #32]
  404ba4:	ldur	q0, [x20, #40]
  404ba8:	ldr	x8, [x20, #56]
  404bac:	mov	x2, x0
  404bb0:	str	x8, [sp, #16]
  404bb4:	mov	w1, #0x1                   	// #1
  404bb8:	str	q0, [sp]
  404bbc:	mov	x0, x19
  404bc0:	bl	4019c0 <__fprintf_chk@plt>
  404bc4:	ldp	x20, x19, [sp, #64]
  404bc8:	ldr	x21, [sp, #48]
  404bcc:	ldp	x29, x30, [sp, #32]
  404bd0:	add	sp, sp, #0x50
  404bd4:	ret
  404bd8:	mov	x8, xzr
  404bdc:	ldr	x9, [x4, x8, lsl #3]
  404be0:	add	x8, x8, #0x1
  404be4:	cbnz	x9, 404bdc <__fxstatat@plt+0x308c>
  404be8:	sub	x5, x8, #0x1
  404bec:	b	4048ec <__fxstatat@plt+0x2d9c>
  404bf0:	sub	sp, sp, #0x60
  404bf4:	stp	x29, x30, [sp, #80]
  404bf8:	ldr	w8, [x4, #24]
  404bfc:	mov	x5, xzr
  404c00:	mov	x9, sp
  404c04:	add	x29, sp, #0x50
  404c08:	tbz	w8, #31, 404c30 <__fxstatat@plt+0x30e0>
  404c0c:	add	w11, w8, #0x8
  404c10:	cmn	w8, #0x8
  404c14:	str	w11, [x4, #24]
  404c18:	b.gt	404c2c <__fxstatat@plt+0x30dc>
  404c1c:	ldr	x10, [x4, #8]
  404c20:	add	x10, x10, w8, sxtw
  404c24:	mov	w8, w11
  404c28:	b	404c3c <__fxstatat@plt+0x30ec>
  404c2c:	mov	w8, w11
  404c30:	ldr	x10, [x4]
  404c34:	add	x11, x10, #0x8
  404c38:	str	x11, [x4]
  404c3c:	ldr	x10, [x10]
  404c40:	str	x10, [x9, x5, lsl #3]
  404c44:	cbz	x10, 404c54 <__fxstatat@plt+0x3104>
  404c48:	add	x5, x5, #0x1
  404c4c:	cmp	x5, #0xa
  404c50:	b.ne	404c08 <__fxstatat@plt+0x30b8>  // b.any
  404c54:	mov	x4, sp
  404c58:	bl	4048ec <__fxstatat@plt+0x2d9c>
  404c5c:	ldp	x29, x30, [sp, #80]
  404c60:	add	sp, sp, #0x60
  404c64:	ret
  404c68:	sub	sp, sp, #0xf0
  404c6c:	stp	x29, x30, [sp, #224]
  404c70:	add	x29, sp, #0xe0
  404c74:	mov	x8, #0xffffffffffffffe0    	// #-32
  404c78:	mov	x9, sp
  404c7c:	sub	x10, x29, #0x60
  404c80:	movk	x8, #0xff80, lsl #32
  404c84:	add	x11, x29, #0x10
  404c88:	add	x9, x9, #0x80
  404c8c:	add	x10, x10, #0x20
  404c90:	stp	x9, x8, [x29, #-16]
  404c94:	stp	x11, x10, [x29, #-32]
  404c98:	stp	x4, x5, [x29, #-96]
  404c9c:	stp	x6, x7, [x29, #-80]
  404ca0:	stp	q0, q1, [sp]
  404ca4:	ldp	q0, q1, [x29, #-32]
  404ca8:	sub	x4, x29, #0x40
  404cac:	stp	q2, q3, [sp, #32]
  404cb0:	stp	q4, q5, [sp, #64]
  404cb4:	stp	q6, q7, [sp, #96]
  404cb8:	stp	q0, q1, [x29, #-64]
  404cbc:	bl	404bf0 <__fxstatat@plt+0x30a0>
  404cc0:	ldp	x29, x30, [sp, #224]
  404cc4:	add	sp, sp, #0xf0
  404cc8:	ret
  404ccc:	stp	x29, x30, [sp, #-16]!
  404cd0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404cd4:	add	x1, x1, #0xe79
  404cd8:	mov	w2, #0x5                   	// #5
  404cdc:	mov	x0, xzr
  404ce0:	mov	x29, sp
  404ce4:	bl	401aa0 <dcgettext@plt>
  404ce8:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  404cec:	mov	x1, x0
  404cf0:	add	x2, x2, #0xe8e
  404cf4:	mov	w0, #0x1                   	// #1
  404cf8:	bl	4018c0 <__printf_chk@plt>
  404cfc:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404d00:	add	x1, x1, #0xea4
  404d04:	mov	w2, #0x5                   	// #5
  404d08:	mov	x0, xzr
  404d0c:	bl	401aa0 <dcgettext@plt>
  404d10:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  404d14:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  404d18:	mov	x1, x0
  404d1c:	add	x2, x2, #0x45a
  404d20:	add	x3, x3, #0x56d
  404d24:	mov	w0, #0x1                   	// #1
  404d28:	bl	4018c0 <__printf_chk@plt>
  404d2c:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404d30:	add	x1, x1, #0xeb8
  404d34:	mov	w2, #0x5                   	// #5
  404d38:	mov	x0, xzr
  404d3c:	bl	401aa0 <dcgettext@plt>
  404d40:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  404d44:	ldr	x1, [x8, #696]
  404d48:	ldp	x29, x30, [sp], #16
  404d4c:	b	401ab0 <fputs_unlocked@plt>
  404d50:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404d54:	udiv	x8, x8, x1
  404d58:	cmp	x8, x0
  404d5c:	b.cc	404d68 <__fxstatat@plt+0x3218>  // b.lo, b.ul, b.last
  404d60:	mul	x0, x1, x0
  404d64:	b	404d74 <__fxstatat@plt+0x3224>
  404d68:	stp	x29, x30, [sp, #-16]!
  404d6c:	mov	x29, sp
  404d70:	bl	404fb0 <__fxstatat@plt+0x3460>
  404d74:	stp	x29, x30, [sp, #-32]!
  404d78:	str	x19, [sp, #16]
  404d7c:	mov	x29, sp
  404d80:	mov	x19, x0
  404d84:	bl	401870 <malloc@plt>
  404d88:	cbz	x19, 404d90 <__fxstatat@plt+0x3240>
  404d8c:	cbz	x0, 404d9c <__fxstatat@plt+0x324c>
  404d90:	ldr	x19, [sp, #16]
  404d94:	ldp	x29, x30, [sp], #32
  404d98:	ret
  404d9c:	bl	404fb0 <__fxstatat@plt+0x3460>
  404da0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404da4:	udiv	x8, x8, x2
  404da8:	cmp	x8, x1
  404dac:	b.cc	404db8 <__fxstatat@plt+0x3268>  // b.lo, b.ul, b.last
  404db0:	mul	x1, x2, x1
  404db4:	b	404dc4 <__fxstatat@plt+0x3274>
  404db8:	stp	x29, x30, [sp, #-16]!
  404dbc:	mov	x29, sp
  404dc0:	bl	404fb0 <__fxstatat@plt+0x3460>
  404dc4:	stp	x29, x30, [sp, #-32]!
  404dc8:	str	x19, [sp, #16]
  404dcc:	mov	x19, x1
  404dd0:	mov	x29, sp
  404dd4:	cbz	x0, 404de8 <__fxstatat@plt+0x3298>
  404dd8:	cbnz	x19, 404de8 <__fxstatat@plt+0x3298>
  404ddc:	bl	401a10 <free@plt>
  404de0:	mov	x0, xzr
  404de4:	b	404df8 <__fxstatat@plt+0x32a8>
  404de8:	mov	x1, x19
  404dec:	bl	401920 <realloc@plt>
  404df0:	cbz	x19, 404df8 <__fxstatat@plt+0x32a8>
  404df4:	cbz	x0, 404e04 <__fxstatat@plt+0x32b4>
  404df8:	ldr	x19, [sp, #16]
  404dfc:	ldp	x29, x30, [sp], #32
  404e00:	ret
  404e04:	bl	404fb0 <__fxstatat@plt+0x3460>
  404e08:	stp	x29, x30, [sp, #-16]!
  404e0c:	ldr	x9, [x1]
  404e10:	mov	x29, sp
  404e14:	cbz	x0, 404e38 <__fxstatat@plt+0x32e8>
  404e18:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  404e1c:	movk	x8, #0x5554
  404e20:	udiv	x8, x8, x2
  404e24:	cmp	x8, x9
  404e28:	b.ls	404e70 <__fxstatat@plt+0x3320>  // b.plast
  404e2c:	add	x8, x9, x9, lsr #1
  404e30:	add	x9, x8, #0x1
  404e34:	b	404e5c <__fxstatat@plt+0x330c>
  404e38:	cbnz	x9, 404e4c <__fxstatat@plt+0x32fc>
  404e3c:	mov	w8, #0x80                  	// #128
  404e40:	udiv	x8, x8, x2
  404e44:	cmp	x2, #0x80
  404e48:	cinc	x9, x8, hi  // hi = pmore
  404e4c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404e50:	udiv	x8, x8, x2
  404e54:	cmp	x8, x9
  404e58:	b.cc	404e70 <__fxstatat@plt+0x3320>  // b.lo, b.ul, b.last
  404e5c:	mul	x8, x9, x2
  404e60:	str	x9, [x1]
  404e64:	mov	x1, x8
  404e68:	ldp	x29, x30, [sp], #16
  404e6c:	b	404dc4 <__fxstatat@plt+0x3274>
  404e70:	bl	404fb0 <__fxstatat@plt+0x3460>
  404e74:	b	404d74 <__fxstatat@plt+0x3224>
  404e78:	stp	x29, x30, [sp, #-16]!
  404e7c:	ldr	x8, [x1]
  404e80:	mov	x29, sp
  404e84:	cbz	x0, 404ea4 <__fxstatat@plt+0x3354>
  404e88:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404e8c:	movk	x9, #0x5554
  404e90:	cmp	x8, x9
  404e94:	b.cs	404eac <__fxstatat@plt+0x335c>  // b.hs, b.nlast
  404e98:	add	x8, x8, x8, lsr #1
  404e9c:	add	x8, x8, #0x1
  404ea0:	b	404eb4 <__fxstatat@plt+0x3364>
  404ea4:	cbz	x8, 404eb0 <__fxstatat@plt+0x3360>
  404ea8:	tbz	x8, #63, 404eb4 <__fxstatat@plt+0x3364>
  404eac:	bl	404fb0 <__fxstatat@plt+0x3460>
  404eb0:	mov	w8, #0x80                  	// #128
  404eb4:	str	x8, [x1]
  404eb8:	mov	x1, x8
  404ebc:	ldp	x29, x30, [sp], #16
  404ec0:	b	404dc4 <__fxstatat@plt+0x3274>
  404ec4:	stp	x29, x30, [sp, #-32]!
  404ec8:	stp	x20, x19, [sp, #16]
  404ecc:	mov	x29, sp
  404ed0:	mov	x19, x0
  404ed4:	bl	404d74 <__fxstatat@plt+0x3224>
  404ed8:	mov	w1, wzr
  404edc:	mov	x2, x19
  404ee0:	mov	x20, x0
  404ee4:	bl	4018e0 <memset@plt>
  404ee8:	mov	x0, x20
  404eec:	ldp	x20, x19, [sp, #16]
  404ef0:	ldp	x29, x30, [sp], #32
  404ef4:	ret
  404ef8:	stp	x29, x30, [sp, #-16]!
  404efc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404f00:	udiv	x8, x8, x1
  404f04:	cmp	x8, x0
  404f08:	mov	x29, sp
  404f0c:	b.cc	404f20 <__fxstatat@plt+0x33d0>  // b.lo, b.ul, b.last
  404f10:	bl	40544c <__fxstatat@plt+0x38fc>
  404f14:	cbz	x0, 404f20 <__fxstatat@plt+0x33d0>
  404f18:	ldp	x29, x30, [sp], #16
  404f1c:	ret
  404f20:	bl	404fb0 <__fxstatat@plt+0x3460>
  404f24:	stp	x29, x30, [sp, #-48]!
  404f28:	stp	x20, x19, [sp, #32]
  404f2c:	mov	x20, x0
  404f30:	mov	x0, x1
  404f34:	str	x21, [sp, #16]
  404f38:	mov	x29, sp
  404f3c:	mov	x19, x1
  404f40:	bl	404d74 <__fxstatat@plt+0x3224>
  404f44:	mov	x1, x20
  404f48:	mov	x2, x19
  404f4c:	mov	x21, x0
  404f50:	bl	401730 <memcpy@plt>
  404f54:	mov	x0, x21
  404f58:	ldp	x20, x19, [sp, #32]
  404f5c:	ldr	x21, [sp, #16]
  404f60:	ldp	x29, x30, [sp], #48
  404f64:	ret
  404f68:	stp	x29, x30, [sp, #-48]!
  404f6c:	str	x21, [sp, #16]
  404f70:	stp	x20, x19, [sp, #32]
  404f74:	mov	x29, sp
  404f78:	mov	x19, x0
  404f7c:	bl	401770 <strlen@plt>
  404f80:	add	x20, x0, #0x1
  404f84:	mov	x0, x20
  404f88:	bl	404d74 <__fxstatat@plt+0x3224>
  404f8c:	mov	x1, x19
  404f90:	mov	x2, x20
  404f94:	mov	x21, x0
  404f98:	bl	401730 <memcpy@plt>
  404f9c:	mov	x0, x21
  404fa0:	ldp	x20, x19, [sp, #32]
  404fa4:	ldr	x21, [sp, #16]
  404fa8:	ldp	x29, x30, [sp], #48
  404fac:	ret
  404fb0:	stp	x29, x30, [sp, #-32]!
  404fb4:	str	x19, [sp, #16]
  404fb8:	adrp	x8, 41b000 <__fxstatat@plt+0x194b0>
  404fbc:	ldr	w19, [x8, #568]
  404fc0:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  404fc4:	add	x1, x1, #0xf28
  404fc8:	mov	w2, #0x5                   	// #5
  404fcc:	mov	x0, xzr
  404fd0:	mov	x29, sp
  404fd4:	bl	401aa0 <dcgettext@plt>
  404fd8:	adrp	x2, 409000 <__fxstatat@plt+0x74b0>
  404fdc:	mov	x3, x0
  404fe0:	add	x2, x2, #0x691
  404fe4:	mov	w0, w19
  404fe8:	mov	w1, wzr
  404fec:	bl	4017a0 <error@plt>
  404ff0:	bl	401980 <abort@plt>
  404ff4:	stp	x29, x30, [sp, #-16]!
  404ff8:	orr	w1, w1, #0x200
  404ffc:	mov	x29, sp
  405000:	bl	405498 <__fxstatat@plt+0x3948>
  405004:	cbz	x0, 405010 <__fxstatat@plt+0x34c0>
  405008:	ldp	x29, x30, [sp], #16
  40500c:	ret
  405010:	bl	401b00 <__errno_location@plt>
  405014:	ldr	w8, [x0]
  405018:	cmp	w8, #0x16
  40501c:	b.ne	405040 <__fxstatat@plt+0x34f0>  // b.any
  405020:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  405024:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  405028:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  40502c:	add	x0, x0, #0xf39
  405030:	add	x1, x1, #0xf49
  405034:	add	x3, x3, #0xf54
  405038:	mov	w2, #0x29                  	// #41
  40503c:	bl	401af0 <__assert_fail@plt>
  405040:	bl	404fb0 <__fxstatat@plt+0x3460>
  405044:	ldr	w8, [x0, #72]
  405048:	mov	w9, #0x11                  	// #17
  40504c:	and	w8, w8, w9
  405050:	cmp	w8, #0x10
  405054:	b.eq	405070 <__fxstatat@plt+0x3520>  // b.none
  405058:	cmp	w8, #0x11
  40505c:	b.ne	405078 <__fxstatat@plt+0x3528>  // b.any
  405060:	ldr	x8, [x1, #88]
  405064:	cmp	x8, #0x0
  405068:	cset	w0, ne  // ne = any
  40506c:	ret
  405070:	mov	w0, #0x1                   	// #1
  405074:	ret
  405078:	mov	w0, wzr
  40507c:	ret
  405080:	stp	x29, x30, [sp, #-80]!
  405084:	cmp	w2, #0x25
  405088:	str	x25, [sp, #16]
  40508c:	stp	x24, x23, [sp, #32]
  405090:	stp	x22, x21, [sp, #48]
  405094:	stp	x20, x19, [sp, #64]
  405098:	mov	x29, sp
  40509c:	b.cs	40542c <__fxstatat@plt+0x38dc>  // b.hs, b.nlast
  4050a0:	mov	x23, x4
  4050a4:	mov	x19, x3
  4050a8:	mov	w22, w2
  4050ac:	mov	x21, x1
  4050b0:	mov	x20, x0
  4050b4:	bl	401b00 <__errno_location@plt>
  4050b8:	mov	x24, x0
  4050bc:	str	wzr, [x0]
  4050c0:	bl	4019f0 <__ctype_b_loc@plt>
  4050c4:	ldr	x8, [x0]
  4050c8:	mov	x10, x20
  4050cc:	ldrb	w9, [x10], #1
  4050d0:	ldrh	w11, [x8, x9, lsl #1]
  4050d4:	tbnz	w11, #13, 4050cc <__fxstatat@plt+0x357c>
  4050d8:	cmp	x21, #0x0
  4050dc:	add	x8, x29, #0x18
  4050e0:	csel	x21, x8, x21, eq  // eq = none
  4050e4:	cmp	w9, #0x2d
  4050e8:	b.ne	4050f4 <__fxstatat@plt+0x35a4>  // b.any
  4050ec:	mov	w20, #0x4                   	// #4
  4050f0:	b	405410 <__fxstatat@plt+0x38c0>
  4050f4:	mov	x0, x20
  4050f8:	mov	x1, x21
  4050fc:	mov	w2, w22
  405100:	bl	401760 <strtoul@plt>
  405104:	ldr	x25, [x21]
  405108:	cmp	x25, x20
  40510c:	b.eq	405130 <__fxstatat@plt+0x35e0>  // b.none
  405110:	ldr	w20, [x24]
  405114:	mov	x22, x0
  405118:	cbz	w20, 405128 <__fxstatat@plt+0x35d8>
  40511c:	cmp	w20, #0x22
  405120:	b.ne	4050ec <__fxstatat@plt+0x359c>  // b.any
  405124:	mov	w20, #0x1                   	// #1
  405128:	cbnz	x23, 405150 <__fxstatat@plt+0x3600>
  40512c:	b	40540c <__fxstatat@plt+0x38bc>
  405130:	cbz	x23, 4050ec <__fxstatat@plt+0x359c>
  405134:	ldrb	w1, [x20]
  405138:	cbz	w1, 4050ec <__fxstatat@plt+0x359c>
  40513c:	mov	x0, x23
  405140:	bl	401a40 <strchr@plt>
  405144:	cbz	x0, 4050ec <__fxstatat@plt+0x359c>
  405148:	mov	w20, wzr
  40514c:	mov	w22, #0x1                   	// #1
  405150:	ldrb	w24, [x25]
  405154:	cbz	w24, 40540c <__fxstatat@plt+0x38bc>
  405158:	mov	x0, x23
  40515c:	mov	w1, w24
  405160:	bl	401a40 <strchr@plt>
  405164:	cbz	x0, 405390 <__fxstatat@plt+0x3840>
  405168:	sub	w10, w24, #0x45
  40516c:	mov	w8, #0x1                   	// #1
  405170:	cmp	w10, #0x2f
  405174:	mov	w9, #0x400                 	// #1024
  405178:	b.hi	4051ec <__fxstatat@plt+0x369c>  // b.pmore
  40517c:	mov	w11, #0x1                   	// #1
  405180:	lsl	x10, x11, x10
  405184:	mov	x11, #0x8945                	// #35141
  405188:	movk	x11, #0x30, lsl #16
  40518c:	movk	x11, #0x8144, lsl #32
  405190:	tst	x10, x11
  405194:	b.eq	4051ec <__fxstatat@plt+0x369c>  // b.none
  405198:	mov	w1, #0x30                  	// #48
  40519c:	mov	x0, x23
  4051a0:	bl	401a40 <strchr@plt>
  4051a4:	cbz	x0, 4051d8 <__fxstatat@plt+0x3688>
  4051a8:	ldrb	w8, [x25, #1]
  4051ac:	cmp	w8, #0x42
  4051b0:	b.eq	4051e4 <__fxstatat@plt+0x3694>  // b.none
  4051b4:	cmp	w8, #0x44
  4051b8:	b.eq	4051e4 <__fxstatat@plt+0x3694>  // b.none
  4051bc:	cmp	w8, #0x69
  4051c0:	b.ne	4051d8 <__fxstatat@plt+0x3688>  // b.any
  4051c4:	ldrb	w8, [x25, #2]
  4051c8:	mov	w9, #0x3                   	// #3
  4051cc:	cmp	w8, #0x42
  4051d0:	csinc	x8, x9, xzr, eq  // eq = none
  4051d4:	b	4051dc <__fxstatat@plt+0x368c>
  4051d8:	mov	w8, #0x1                   	// #1
  4051dc:	mov	w9, #0x400                 	// #1024
  4051e0:	b	4051ec <__fxstatat@plt+0x369c>
  4051e4:	mov	w8, #0x2                   	// #2
  4051e8:	mov	w9, #0x3e8                 	// #1000
  4051ec:	cmp	w24, #0x59
  4051f0:	b.gt	405224 <__fxstatat@plt+0x36d4>
  4051f4:	sub	w10, w24, #0x42
  4051f8:	cmp	w10, #0xe
  4051fc:	b.hi	405260 <__fxstatat@plt+0x3710>  // b.pmore
  405200:	adrp	x11, 409000 <__fxstatat@plt+0x74b0>
  405204:	add	x11, x11, #0xfa2
  405208:	adr	x12, 405218 <__fxstatat@plt+0x36c8>
  40520c:	ldrb	w13, [x11, x10]
  405210:	add	x12, x12, x13, lsl #2
  405214:	br	x12
  405218:	cmp	xzr, x22, lsr #54
  40521c:	lsl	x9, x22, #10
  405220:	b	4052f8 <__fxstatat@plt+0x37a8>
  405224:	cmp	w24, #0x73
  405228:	b.gt	40529c <__fxstatat@plt+0x374c>
  40522c:	sub	w10, w24, #0x62
  405230:	cmp	w10, #0xb
  405234:	b.hi	40535c <__fxstatat@plt+0x380c>  // b.pmore
  405238:	adrp	x11, 409000 <__fxstatat@plt+0x74b0>
  40523c:	add	x11, x11, #0xfb1
  405240:	adr	x12, 405254 <__fxstatat@plt+0x3704>
  405244:	ldrb	w13, [x11, x10]
  405248:	add	x12, x12, x13, lsl #2
  40524c:	mov	w10, wzr
  405250:	br	x12
  405254:	cmp	xzr, x22, lsr #55
  405258:	lsl	x9, x22, #9
  40525c:	b	4052f8 <__fxstatat@plt+0x37a8>
  405260:	cmp	w24, #0x54
  405264:	b.eq	405330 <__fxstatat@plt+0x37e0>  // b.none
  405268:	cmp	w24, #0x59
  40526c:	b.ne	405390 <__fxstatat@plt+0x3840>  // b.any
  405270:	mov	w10, wzr
  405274:	mov	w11, #0xfffffff8            	// #-8
  405278:	umulh	x12, x9, x22
  40527c:	cmp	xzr, x12
  405280:	mul	x13, x22, x9
  405284:	cset	w12, ne  // ne = any
  405288:	csinv	x22, x13, xzr, eq  // eq = none
  40528c:	adds	w11, w11, #0x1
  405290:	orr	w10, w10, w12
  405294:	b.cc	405278 <__fxstatat@plt+0x3728>  // b.lo, b.ul, b.last
  405298:	b	4053f0 <__fxstatat@plt+0x38a0>
  40529c:	cmp	w24, #0x74
  4052a0:	b.eq	405330 <__fxstatat@plt+0x37e0>  // b.none
  4052a4:	cmp	w24, #0x77
  4052a8:	b.ne	405390 <__fxstatat@plt+0x3840>  // b.any
  4052ac:	cmn	x22, x22
  4052b0:	lsl	x9, x22, #1
  4052b4:	cset	w10, cs  // cs = hs, nlast
  4052b8:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  4052bc:	b	4053f0 <__fxstatat@plt+0x38a0>
  4052c0:	mov	w10, wzr
  4052c4:	mov	w11, #0xfffffffd            	// #-3
  4052c8:	umulh	x12, x9, x22
  4052cc:	cmp	xzr, x12
  4052d0:	mul	x13, x22, x9
  4052d4:	cset	w12, ne  // ne = any
  4052d8:	csinv	x22, x13, xzr, eq  // eq = none
  4052dc:	adds	w11, w11, #0x1
  4052e0:	orr	w10, w10, w12
  4052e4:	b.cc	4052c8 <__fxstatat@plt+0x3778>  // b.lo, b.ul, b.last
  4052e8:	b	4053f0 <__fxstatat@plt+0x38a0>
  4052ec:	umulh	x10, x9, x22
  4052f0:	mul	x9, x22, x9
  4052f4:	cmp	xzr, x10
  4052f8:	cset	w10, ne  // ne = any
  4052fc:	csinv	x22, x9, xzr, eq  // eq = none
  405300:	b	4053f0 <__fxstatat@plt+0x38a0>
  405304:	mov	w10, wzr
  405308:	mov	w11, #0xfffffffe            	// #-2
  40530c:	umulh	x12, x9, x22
  405310:	cmp	xzr, x12
  405314:	mul	x13, x22, x9
  405318:	cset	w12, ne  // ne = any
  40531c:	csinv	x22, x13, xzr, eq  // eq = none
  405320:	adds	w11, w11, #0x1
  405324:	orr	w10, w10, w12
  405328:	b.cc	40530c <__fxstatat@plt+0x37bc>  // b.lo, b.ul, b.last
  40532c:	b	4053f0 <__fxstatat@plt+0x38a0>
  405330:	mov	w10, wzr
  405334:	mov	w11, #0xfffffffc            	// #-4
  405338:	umulh	x12, x9, x22
  40533c:	cmp	xzr, x12
  405340:	mul	x13, x22, x9
  405344:	cset	w12, ne  // ne = any
  405348:	csinv	x22, x13, xzr, eq  // eq = none
  40534c:	adds	w11, w11, #0x1
  405350:	orr	w10, w10, w12
  405354:	b.cc	405338 <__fxstatat@plt+0x37e8>  // b.lo, b.ul, b.last
  405358:	b	4053f0 <__fxstatat@plt+0x38a0>
  40535c:	cmp	w24, #0x5a
  405360:	b.ne	405390 <__fxstatat@plt+0x3840>  // b.any
  405364:	mov	w10, wzr
  405368:	mov	w11, #0xfffffff9            	// #-7
  40536c:	umulh	x12, x9, x22
  405370:	cmp	xzr, x12
  405374:	mul	x13, x22, x9
  405378:	cset	w12, ne  // ne = any
  40537c:	csinv	x22, x13, xzr, eq  // eq = none
  405380:	adds	w11, w11, #0x1
  405384:	orr	w10, w10, w12
  405388:	b.cc	40536c <__fxstatat@plt+0x381c>  // b.lo, b.ul, b.last
  40538c:	b	4053f0 <__fxstatat@plt+0x38a0>
  405390:	str	x22, [x19]
  405394:	orr	w20, w20, #0x2
  405398:	b	405410 <__fxstatat@plt+0x38c0>
  40539c:	mov	w10, wzr
  4053a0:	mov	w11, #0xfffffffa            	// #-6
  4053a4:	umulh	x12, x9, x22
  4053a8:	cmp	xzr, x12
  4053ac:	mul	x13, x22, x9
  4053b0:	cset	w12, ne  // ne = any
  4053b4:	csinv	x22, x13, xzr, eq  // eq = none
  4053b8:	adds	w11, w11, #0x1
  4053bc:	orr	w10, w10, w12
  4053c0:	b.cc	4053a4 <__fxstatat@plt+0x3854>  // b.lo, b.ul, b.last
  4053c4:	b	4053f0 <__fxstatat@plt+0x38a0>
  4053c8:	mov	w10, wzr
  4053cc:	mov	w11, #0xfffffffb            	// #-5
  4053d0:	umulh	x12, x9, x22
  4053d4:	cmp	xzr, x12
  4053d8:	mul	x13, x22, x9
  4053dc:	cset	w12, ne  // ne = any
  4053e0:	csinv	x22, x13, xzr, eq  // eq = none
  4053e4:	adds	w11, w11, #0x1
  4053e8:	orr	w10, w10, w12
  4053ec:	b.cc	4053d0 <__fxstatat@plt+0x3880>  // b.lo, b.ul, b.last
  4053f0:	add	x9, x25, x8
  4053f4:	str	x9, [x21]
  4053f8:	ldrb	w8, [x25, x8]
  4053fc:	orr	w9, w10, w20
  405400:	orr	w10, w9, #0x2
  405404:	cmp	w8, #0x0
  405408:	csel	w20, w9, w10, eq  // eq = none
  40540c:	str	x22, [x19]
  405410:	mov	w0, w20
  405414:	ldp	x20, x19, [sp, #64]
  405418:	ldp	x22, x21, [sp, #48]
  40541c:	ldp	x24, x23, [sp, #32]
  405420:	ldr	x25, [sp, #16]
  405424:	ldp	x29, x30, [sp], #80
  405428:	ret
  40542c:	adrp	x0, 409000 <__fxstatat@plt+0x74b0>
  405430:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  405434:	adrp	x3, 409000 <__fxstatat@plt+0x74b0>
  405438:	add	x0, x0, #0xfbd
  40543c:	add	x1, x1, #0xfe3
  405440:	add	x3, x3, #0xff3
  405444:	mov	w2, #0x54                  	// #84
  405448:	bl	401af0 <__assert_fail@plt>
  40544c:	mov	x8, x1
  405450:	mov	w1, #0x1                   	// #1
  405454:	mov	w9, #0x1                   	// #1
  405458:	cbz	x0, 405490 <__fxstatat@plt+0x3940>
  40545c:	cbz	x8, 405490 <__fxstatat@plt+0x3940>
  405460:	umulh	x10, x8, x0
  405464:	mov	x1, x8
  405468:	mov	x9, x0
  40546c:	cbz	x10, 405490 <__fxstatat@plt+0x3940>
  405470:	stp	x29, x30, [sp, #-16]!
  405474:	mov	x29, sp
  405478:	bl	401b00 <__errno_location@plt>
  40547c:	mov	w8, #0xc                   	// #12
  405480:	str	w8, [x0]
  405484:	mov	x0, xzr
  405488:	ldp	x29, x30, [sp], #16
  40548c:	ret
  405490:	mov	x0, x9
  405494:	b	4018f0 <calloc@plt>
  405498:	stp	x29, x30, [sp, #-96]!
  40549c:	cmp	w1, #0x1, lsl #12
  4054a0:	stp	x28, x27, [sp, #16]
  4054a4:	stp	x26, x25, [sp, #32]
  4054a8:	stp	x24, x23, [sp, #48]
  4054ac:	stp	x22, x21, [sp, #64]
  4054b0:	stp	x20, x19, [sp, #80]
  4054b4:	mov	x29, sp
  4054b8:	b.cs	405560 <__fxstatat@plt+0x3a10>  // b.hs, b.nlast
  4054bc:	mov	w8, #0x204                 	// #516
  4054c0:	mov	w21, w1
  4054c4:	bics	wzr, w8, w1
  4054c8:	b.eq	405560 <__fxstatat@plt+0x3a10>  // b.none
  4054cc:	mov	w8, #0x12                  	// #18
  4054d0:	tst	w21, w8
  4054d4:	b.eq	405560 <__fxstatat@plt+0x3a10>  // b.none
  4054d8:	mov	x22, x0
  4054dc:	mov	w0, #0x80                  	// #128
  4054e0:	mov	x20, x2
  4054e4:	bl	401870 <malloc@plt>
  4054e8:	mov	x19, x0
  4054ec:	cbz	x0, 405570 <__fxstatat@plt+0x3a20>
  4054f0:	and	w8, w21, #0xfffffdff
  4054f4:	tst	w21, #0x2
  4054f8:	orr	w8, w8, #0x4
  4054fc:	movi	v0.2d, #0x0
  405500:	csel	w8, w21, w8, eq  // eq = none
  405504:	stp	q0, q0, [x19, #64]
  405508:	str	w8, [x19, #72]
  40550c:	mov	w8, #0xffffff9c            	// #-100
  405510:	stp	q0, q0, [x19, #96]
  405514:	stp	q0, q0, [x19, #32]
  405518:	stp	q0, q0, [x19]
  40551c:	str	x20, [x19, #64]
  405520:	str	w8, [x19, #44]
  405524:	ldr	x8, [x22]
  405528:	cbz	x8, 405590 <__fxstatat@plt+0x3a40>
  40552c:	mov	x23, xzr
  405530:	add	x24, x22, #0x8
  405534:	mov	x0, x8
  405538:	bl	401770 <strlen@plt>
  40553c:	ldr	x8, [x24], #8
  405540:	cmp	x0, x23
  405544:	csel	x23, x0, x23, hi  // hi = pmore
  405548:	cbnz	x8, 405534 <__fxstatat@plt+0x39e4>
  40554c:	add	x8, x23, #0x1
  405550:	cmp	x8, #0x1, lsl #12
  405554:	mov	w8, #0x1000                	// #4096
  405558:	csinc	x1, x8, x23, ls  // ls = plast
  40555c:	b	405594 <__fxstatat@plt+0x3a44>
  405560:	bl	401b00 <__errno_location@plt>
  405564:	mov	w8, #0x16                  	// #22
  405568:	mov	x19, xzr
  40556c:	str	w8, [x0]
  405570:	mov	x0, x19
  405574:	ldp	x20, x19, [sp, #80]
  405578:	ldp	x22, x21, [sp, #64]
  40557c:	ldp	x24, x23, [sp, #48]
  405580:	ldp	x26, x25, [sp, #32]
  405584:	ldp	x28, x27, [sp, #16]
  405588:	ldp	x29, x30, [sp], #96
  40558c:	ret
  405590:	mov	w1, #0x1000                	// #4096
  405594:	mov	x0, x19
  405598:	bl	4057b4 <__fxstatat@plt+0x3c64>
  40559c:	tbz	w0, #0, 4057a4 <__fxstatat@plt+0x3c54>
  4055a0:	ldr	x8, [x22]
  4055a4:	cbz	x8, 4055d8 <__fxstatat@plt+0x3a88>
  4055a8:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  4055ac:	add	x1, x1, #0x350
  4055b0:	mov	x0, x19
  4055b4:	mov	x2, xzr
  4055b8:	bl	405830 <__fxstatat@plt+0x3ce0>
  4055bc:	cbz	x0, 40579c <__fxstatat@plt+0x3c4c>
  4055c0:	mov	x23, x0
  4055c4:	mov	x8, #0xffffffffffffffff    	// #-1
  4055c8:	mov	w9, #0xffffffff            	// #-1
  4055cc:	str	x8, [x0, #88]
  4055d0:	str	w9, [x0, #104]
  4055d4:	b	4055dc <__fxstatat@plt+0x3a8c>
  4055d8:	mov	x23, xzr
  4055dc:	cbz	x20, 4055ec <__fxstatat@plt+0x3a9c>
  4055e0:	ldrb	w8, [x19, #73]
  4055e4:	ubfx	w8, w8, #2, #1
  4055e8:	b	4055f0 <__fxstatat@plt+0x3aa0>
  4055ec:	mov	w8, #0x1                   	// #1
  4055f0:	ldr	x26, [x22]
  4055f4:	cbz	x26, 4056e0 <__fxstatat@plt+0x3b90>
  4055f8:	mov	x24, xzr
  4055fc:	mov	x27, xzr
  405600:	mov	x25, xzr
  405604:	eor	w28, w8, #0x1
  405608:	mov	x0, x26
  40560c:	bl	401770 <strlen@plt>
  405610:	mov	x2, x0
  405614:	tbnz	w21, #11, 405650 <__fxstatat@plt+0x3b00>
  405618:	cmp	x2, #0x3
  40561c:	b.cc	405650 <__fxstatat@plt+0x3b00>  // b.lo, b.ul, b.last
  405620:	add	x8, x2, x26
  405624:	ldurb	w8, [x8, #-1]
  405628:	cmp	w8, #0x2f
  40562c:	b.ne	405650 <__fxstatat@plt+0x3b00>  // b.any
  405630:	sub	x8, x26, #0x2
  405634:	ldrb	w9, [x8, x2]
  405638:	cmp	w9, #0x2f
  40563c:	b.ne	405650 <__fxstatat@plt+0x3b00>  // b.any
  405640:	sub	x2, x2, #0x1
  405644:	cmp	x2, #0x1
  405648:	b.hi	405634 <__fxstatat@plt+0x3ae4>  // b.pmore
  40564c:	mov	w2, #0x1                   	// #1
  405650:	mov	x0, x19
  405654:	mov	x1, x26
  405658:	bl	405830 <__fxstatat@plt+0x3ce0>
  40565c:	cbz	x0, 40578c <__fxstatat@plt+0x3c3c>
  405660:	cmp	x24, #0x0
  405664:	cset	w9, eq  // eq = none
  405668:	mov	x26, x0
  40566c:	add	x8, x0, #0xf8
  405670:	orr	w9, w28, w9
  405674:	str	xzr, [x0, #88]
  405678:	str	x23, [x0, #8]
  40567c:	str	x8, [x0, #48]
  405680:	tbnz	w9, #0, 405694 <__fxstatat@plt+0x3b44>
  405684:	mov	w8, #0x2                   	// #2
  405688:	str	x8, [x26, #168]
  40568c:	mov	w0, #0xb                   	// #11
  405690:	b	4056a4 <__fxstatat@plt+0x3b54>
  405694:	mov	x0, x19
  405698:	mov	x1, x26
  40569c:	mov	w2, wzr
  4056a0:	bl	4058b8 <__fxstatat@plt+0x3d68>
  4056a4:	strh	w0, [x26, #108]
  4056a8:	cbz	x20, 4056b8 <__fxstatat@plt+0x3b68>
  4056ac:	str	x24, [x26, #16]
  4056b0:	mov	x24, x26
  4056b4:	b	4056c8 <__fxstatat@plt+0x3b78>
  4056b8:	str	xzr, [x26, #16]
  4056bc:	cbz	x24, 4056d8 <__fxstatat@plt+0x3b88>
  4056c0:	str	x26, [x27, #16]
  4056c4:	mov	x27, x26
  4056c8:	ldr	x26, [x22, #8]!
  4056cc:	add	x25, x25, #0x1
  4056d0:	cbnz	x26, 405608 <__fxstatat@plt+0x3ab8>
  4056d4:	b	4056e8 <__fxstatat@plt+0x3b98>
  4056d8:	mov	x27, x26
  4056dc:	b	4056b0 <__fxstatat@plt+0x3b60>
  4056e0:	mov	x24, xzr
  4056e4:	b	405708 <__fxstatat@plt+0x3bb8>
  4056e8:	cbz	x20, 405708 <__fxstatat@plt+0x3bb8>
  4056ec:	cmp	x25, #0x2
  4056f0:	b.cc	405708 <__fxstatat@plt+0x3bb8>  // b.lo, b.ul, b.last
  4056f4:	mov	x0, x19
  4056f8:	mov	x1, x24
  4056fc:	mov	x2, x25
  405700:	bl	405a30 <__fxstatat@plt+0x3ee0>
  405704:	mov	x24, x0
  405708:	adrp	x1, 409000 <__fxstatat@plt+0x74b0>
  40570c:	add	x1, x1, #0x350
  405710:	mov	x0, x19
  405714:	mov	x2, xzr
  405718:	bl	405830 <__fxstatat@plt+0x3ce0>
  40571c:	str	x0, [x19]
  405720:	cbz	x0, 40578c <__fxstatat@plt+0x3c3c>
  405724:	str	x24, [x0, #16]
  405728:	ldr	x8, [x19]
  40572c:	mov	w9, #0x9                   	// #9
  405730:	mov	w10, #0x1                   	// #1
  405734:	mov	x0, x19
  405738:	strh	w9, [x8, #108]
  40573c:	str	x10, [x8, #88]
  405740:	bl	405b14 <__fxstatat@plt+0x3fc4>
  405744:	tbz	w0, #0, 40578c <__fxstatat@plt+0x3c3c>
  405748:	ldrh	w8, [x19, #72]
  40574c:	mov	w9, #0x204                 	// #516
  405750:	tst	w8, w9
  405754:	b.ne	40577c <__fxstatat@plt+0x3c2c>  // b.any
  405758:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40575c:	add	x1, x1, #0x45
  405760:	mov	x0, x19
  405764:	bl	405b88 <__fxstatat@plt+0x4038>
  405768:	str	w0, [x19, #40]
  40576c:	tbz	w0, #31, 40577c <__fxstatat@plt+0x3c2c>
  405770:	ldr	w8, [x19, #72]
  405774:	orr	w8, w8, #0x4
  405778:	str	w8, [x19, #72]
  40577c:	add	x0, x19, #0x60
  405780:	mov	w1, #0xffffffff            	// #-1
  405784:	bl	408384 <__fxstatat@plt+0x6834>
  405788:	b	405570 <__fxstatat@plt+0x3a20>
  40578c:	mov	x0, x24
  405790:	bl	405bb4 <__fxstatat@plt+0x4064>
  405794:	mov	x0, x23
  405798:	bl	401a10 <free@plt>
  40579c:	ldr	x0, [x19, #32]
  4057a0:	bl	401a10 <free@plt>
  4057a4:	mov	x0, x19
  4057a8:	bl	401a10 <free@plt>
  4057ac:	mov	x19, xzr
  4057b0:	b	405570 <__fxstatat@plt+0x3a20>
  4057b4:	stp	x29, x30, [sp, #-32]!
  4057b8:	ldr	x8, [x0, #48]
  4057bc:	add	x9, x1, #0x100
  4057c0:	str	x19, [sp, #16]
  4057c4:	mov	x19, x0
  4057c8:	adds	x1, x9, x8
  4057cc:	mov	x29, sp
  4057d0:	b.cc	4057f8 <__fxstatat@plt+0x3ca8>  // b.lo, b.ul, b.last
  4057d4:	ldr	x0, [x19, #32]
  4057d8:	bl	401a10 <free@plt>
  4057dc:	str	xzr, [x19, #32]
  4057e0:	bl	401b00 <__errno_location@plt>
  4057e4:	mov	x8, x0
  4057e8:	mov	w9, #0x24                  	// #36
  4057ec:	mov	w0, wzr
  4057f0:	str	w9, [x8]
  4057f4:	b	405824 <__fxstatat@plt+0x3cd4>
  4057f8:	ldr	x0, [x19, #32]
  4057fc:	str	x1, [x19, #48]
  405800:	bl	401920 <realloc@plt>
  405804:	cbz	x0, 405814 <__fxstatat@plt+0x3cc4>
  405808:	str	x0, [x19, #32]
  40580c:	mov	w0, #0x1                   	// #1
  405810:	b	405824 <__fxstatat@plt+0x3cd4>
  405814:	ldr	x0, [x19, #32]
  405818:	bl	401a10 <free@plt>
  40581c:	mov	w0, wzr
  405820:	str	xzr, [x19, #32]
  405824:	ldr	x19, [sp, #16]
  405828:	ldp	x29, x30, [sp], #32
  40582c:	ret
  405830:	stp	x29, x30, [sp, #-64]!
  405834:	add	x8, x2, #0x100
  405838:	stp	x20, x19, [sp, #48]
  40583c:	mov	x20, x0
  405840:	and	x0, x8, #0xfffffffffffffff8
  405844:	str	x23, [sp, #16]
  405848:	stp	x22, x21, [sp, #32]
  40584c:	mov	x29, sp
  405850:	mov	x21, x2
  405854:	mov	x22, x1
  405858:	bl	401870 <malloc@plt>
  40585c:	mov	x19, x0
  405860:	cbz	x0, 4058a0 <__fxstatat@plt+0x3d50>
  405864:	add	x23, x19, #0xf8
  405868:	mov	x0, x23
  40586c:	mov	x1, x22
  405870:	mov	x2, x21
  405874:	bl	401730 <memcpy@plt>
  405878:	strb	wzr, [x23, x21]
  40587c:	str	x21, [x19, #96]
  405880:	str	x20, [x19, #80]
  405884:	ldr	x9, [x20, #32]
  405888:	mov	w8, #0x30000               	// #196608
  40588c:	str	wzr, [x19, #64]
  405890:	stur	w8, [x19, #110]
  405894:	stp	xzr, xzr, [x19, #24]
  405898:	str	x9, [x19, #56]
  40589c:	str	xzr, [x19, #40]
  4058a0:	mov	x0, x19
  4058a4:	ldp	x20, x19, [sp, #48]
  4058a8:	ldp	x22, x21, [sp, #32]
  4058ac:	ldr	x23, [sp, #16]
  4058b0:	ldp	x29, x30, [sp], #64
  4058b4:	ret
  4058b8:	stp	x29, x30, [sp, #-48]!
  4058bc:	stp	x20, x19, [sp, #32]
  4058c0:	ldr	x9, [x1, #88]
  4058c4:	ldr	w8, [x0, #72]
  4058c8:	str	x21, [sp, #16]
  4058cc:	mov	x19, x1
  4058d0:	mov	x21, x0
  4058d4:	mov	x29, sp
  4058d8:	cbnz	x9, 4058e4 <__fxstatat@plt+0x3d94>
  4058dc:	and	w9, w8, #0x1
  4058e0:	orr	w2, w9, w2
  4058e4:	add	x20, x19, #0x78
  4058e8:	tbnz	w2, #0, 405914 <__fxstatat@plt+0x3dc4>
  4058ec:	tbnz	w8, #1, 405914 <__fxstatat@plt+0x3dc4>
  4058f0:	ldr	w0, [x21, #44]
  4058f4:	ldr	x1, [x19, #48]
  4058f8:	mov	w3, #0x100                 	// #256
  4058fc:	mov	x2, x20
  405900:	bl	408ae0 <__fxstatat@plt+0x6f90>
  405904:	cbz	w0, 405978 <__fxstatat@plt+0x3e28>
  405908:	bl	401b00 <__errno_location@plt>
  40590c:	mov	x21, x0
  405910:	b	405948 <__fxstatat@plt+0x3df8>
  405914:	ldr	x0, [x19, #48]
  405918:	mov	x1, x20
  40591c:	bl	408ab0 <__fxstatat@plt+0x6f60>
  405920:	cbz	w0, 405978 <__fxstatat@plt+0x3e28>
  405924:	bl	401b00 <__errno_location@plt>
  405928:	ldr	w8, [x0]
  40592c:	cmp	w8, #0x2
  405930:	b.ne	40594c <__fxstatat@plt+0x3dfc>  // b.any
  405934:	mov	x21, x0
  405938:	ldr	x0, [x19, #48]
  40593c:	mov	x1, x20
  405940:	bl	408ad0 <__fxstatat@plt+0x6f80>
  405944:	cbz	w0, 405a10 <__fxstatat@plt+0x3ec0>
  405948:	ldr	w8, [x21]
  40594c:	movi	v0.2d, #0x0
  405950:	str	w8, [x19, #64]
  405954:	stp	q0, q0, [x20, #96]
  405958:	stp	q0, q0, [x20, #64]
  40595c:	stp	q0, q0, [x20, #32]
  405960:	stp	q0, q0, [x20]
  405964:	mov	w0, #0xa                   	// #10
  405968:	ldp	x20, x19, [sp, #32]
  40596c:	ldr	x21, [sp, #16]
  405970:	ldp	x29, x30, [sp], #48
  405974:	ret
  405978:	ldr	w8, [x19, #136]
  40597c:	and	w8, w8, #0xf000
  405980:	cmp	w8, #0xa, lsl #12
  405984:	b.eq	4059cc <__fxstatat@plt+0x3e7c>  // b.none
  405988:	cmp	w8, #0x8, lsl #12
  40598c:	b.eq	4059c4 <__fxstatat@plt+0x3e74>  // b.none
  405990:	cmp	w8, #0x4, lsl #12
  405994:	b.ne	4059d4 <__fxstatat@plt+0x3e84>  // b.any
  405998:	ldr	w8, [x19, #140]
  40599c:	cmp	w8, #0x2
  4059a0:	b.cc	4059dc <__fxstatat@plt+0x3e8c>  // b.lo, b.ul, b.last
  4059a4:	ldr	x9, [x19, #88]
  4059a8:	cmp	x9, #0x1
  4059ac:	b.lt	4059dc <__fxstatat@plt+0x3e8c>  // b.tstop
  4059b0:	ldr	w9, [x21, #72]
  4059b4:	mov	w10, #0x2                   	// #2
  4059b8:	bic	w9, w10, w9, lsr #4
  4059bc:	sub	w8, w8, w9
  4059c0:	b	4059e0 <__fxstatat@plt+0x3e90>
  4059c4:	mov	w0, #0x8                   	// #8
  4059c8:	b	405968 <__fxstatat@plt+0x3e18>
  4059cc:	mov	w0, #0xc                   	// #12
  4059d0:	b	405968 <__fxstatat@plt+0x3e18>
  4059d4:	mov	w0, #0x3                   	// #3
  4059d8:	b	405968 <__fxstatat@plt+0x3e18>
  4059dc:	mov	w8, #0xffffffff            	// #-1
  4059e0:	ldrb	w9, [x19, #248]
  4059e4:	str	w8, [x19, #104]
  4059e8:	cmp	w9, #0x2e
  4059ec:	b.ne	405a08 <__fxstatat@plt+0x3eb8>  // b.any
  4059f0:	ldrb	w8, [x19, #249]
  4059f4:	cbz	w8, 405a1c <__fxstatat@plt+0x3ecc>
  4059f8:	cmp	w8, #0x2e
  4059fc:	b.ne	405a08 <__fxstatat@plt+0x3eb8>  // b.any
  405a00:	ldrb	w8, [x19, #250]
  405a04:	cbz	w8, 405a1c <__fxstatat@plt+0x3ecc>
  405a08:	mov	w0, #0x1                   	// #1
  405a0c:	b	405968 <__fxstatat@plt+0x3e18>
  405a10:	str	wzr, [x21]
  405a14:	mov	w0, #0xd                   	// #13
  405a18:	b	405968 <__fxstatat@plt+0x3e18>
  405a1c:	ldr	x8, [x19, #88]
  405a20:	cmp	x8, #0x0
  405a24:	mov	w8, #0x5                   	// #5
  405a28:	csinc	w0, w8, wzr, ne  // ne = any
  405a2c:	b	405968 <__fxstatat@plt+0x3e18>
  405a30:	stp	x29, x30, [sp, #-48]!
  405a34:	stp	x22, x21, [sp, #16]
  405a38:	stp	x20, x19, [sp, #32]
  405a3c:	ldp	x8, x22, [x0, #56]
  405a40:	mov	x21, x0
  405a44:	mov	x20, x2
  405a48:	mov	x19, x1
  405a4c:	cmp	x8, x2
  405a50:	mov	x29, sp
  405a54:	b.cs	405a84 <__fxstatat@plt+0x3f34>  // b.hs, b.nlast
  405a58:	add	x8, x20, #0x28
  405a5c:	lsr	x9, x8, #61
  405a60:	str	x8, [x21, #56]
  405a64:	cbnz	x9, 405af0 <__fxstatat@plt+0x3fa0>
  405a68:	ldr	x0, [x21, #16]
  405a6c:	lsl	x1, x8, #3
  405a70:	bl	401920 <realloc@plt>
  405a74:	cbz	x0, 405af0 <__fxstatat@plt+0x3fa0>
  405a78:	str	x0, [x21, #16]
  405a7c:	cbnz	x19, 405a8c <__fxstatat@plt+0x3f3c>
  405a80:	b	405a9c <__fxstatat@plt+0x3f4c>
  405a84:	ldr	x0, [x21, #16]
  405a88:	cbz	x19, 405a9c <__fxstatat@plt+0x3f4c>
  405a8c:	str	x19, [x0], #8
  405a90:	ldr	x19, [x19, #16]
  405a94:	cbnz	x19, 405a8c <__fxstatat@plt+0x3f3c>
  405a98:	ldr	x0, [x21, #16]
  405a9c:	mov	w2, #0x8                   	// #8
  405aa0:	mov	x1, x20
  405aa4:	mov	x3, x22
  405aa8:	bl	4017f0 <qsort@plt>
  405aac:	ldr	x8, [x21, #16]
  405ab0:	cmp	x20, #0x1
  405ab4:	ldr	x19, [x8]
  405ab8:	mov	x9, x19
  405abc:	b.eq	405ae8 <__fxstatat@plt+0x3f98>  // b.none
  405ac0:	ldr	x10, [x8, #8]!
  405ac4:	subs	x9, x20, #0x2
  405ac8:	str	x10, [x19, #16]
  405acc:	b.eq	405ae4 <__fxstatat@plt+0x3f94>  // b.none
  405ad0:	ldr	x10, [x8]
  405ad4:	ldr	x11, [x8, #8]!
  405ad8:	subs	x9, x9, #0x1
  405adc:	str	x11, [x10, #16]
  405ae0:	b.ne	405ad0 <__fxstatat@plt+0x3f80>  // b.any
  405ae4:	ldr	x9, [x8]
  405ae8:	str	xzr, [x9, #16]
  405aec:	b	405b00 <__fxstatat@plt+0x3fb0>
  405af0:	ldr	x0, [x21, #16]
  405af4:	bl	401a10 <free@plt>
  405af8:	str	xzr, [x21, #16]
  405afc:	str	xzr, [x21, #56]
  405b00:	mov	x0, x19
  405b04:	ldp	x20, x19, [sp, #32]
  405b08:	ldp	x22, x21, [sp, #16]
  405b0c:	ldp	x29, x30, [sp], #48
  405b10:	ret
  405b14:	stp	x29, x30, [sp, #-32]!
  405b18:	ldrh	w8, [x0, #72]
  405b1c:	mov	w9, #0x102                 	// #258
  405b20:	str	x19, [sp, #16]
  405b24:	mov	x19, x0
  405b28:	tst	w8, w9
  405b2c:	mov	x29, sp
  405b30:	b.eq	405b64 <__fxstatat@plt+0x4014>  // b.none
  405b34:	adrp	x2, 407000 <__fxstatat@plt+0x54b0>
  405b38:	adrp	x3, 407000 <__fxstatat@plt+0x54b0>
  405b3c:	adrp	x4, 401000 <mbrtowc@plt-0x720>
  405b40:	add	x2, x2, #0x120
  405b44:	add	x3, x3, #0x130
  405b48:	add	x4, x4, #0xa10
  405b4c:	mov	w0, #0x1f                  	// #31
  405b50:	mov	x1, xzr
  405b54:	bl	4079cc <__fxstatat@plt+0x5e7c>
  405b58:	str	x0, [x19, #88]
  405b5c:	cbnz	x0, 405b78 <__fxstatat@plt+0x4028>
  405b60:	b	405b7c <__fxstatat@plt+0x402c>
  405b64:	mov	w0, #0x20                  	// #32
  405b68:	bl	401870 <malloc@plt>
  405b6c:	str	x0, [x19, #88]
  405b70:	cbz	x0, 405b7c <__fxstatat@plt+0x402c>
  405b74:	bl	407398 <__fxstatat@plt+0x5848>
  405b78:	mov	w0, #0x1                   	// #1
  405b7c:	ldr	x19, [sp, #16]
  405b80:	ldp	x29, x30, [sp], #32
  405b84:	ret
  405b88:	ldr	w8, [x0, #72]
  405b8c:	mov	w2, #0x4900                	// #18688
  405b90:	movk	w2, #0x8, lsl #16
  405b94:	lsr	w9, w8, #4
  405b98:	bfi	w2, w9, #15, #1
  405b9c:	tbnz	w8, #9, 405bac <__fxstatat@plt+0x405c>
  405ba0:	mov	x0, x1
  405ba4:	mov	w1, w2
  405ba8:	b	407450 <__fxstatat@plt+0x5900>
  405bac:	ldr	w0, [x0, #44]
  405bb0:	b	408478 <__fxstatat@plt+0x6928>
  405bb4:	stp	x29, x30, [sp, #-32]!
  405bb8:	stp	x20, x19, [sp, #16]
  405bbc:	mov	x29, sp
  405bc0:	cbz	x0, 405be4 <__fxstatat@plt+0x4094>
  405bc4:	mov	x19, x0
  405bc8:	ldp	x20, x0, [x19, #16]
  405bcc:	cbz	x0, 405bd4 <__fxstatat@plt+0x4084>
  405bd0:	bl	401930 <closedir@plt>
  405bd4:	mov	x0, x19
  405bd8:	bl	401a10 <free@plt>
  405bdc:	mov	x19, x20
  405be0:	cbnz	x20, 405bc8 <__fxstatat@plt+0x4078>
  405be4:	ldp	x20, x19, [sp, #16]
  405be8:	ldp	x29, x30, [sp], #32
  405bec:	ret
  405bf0:	stp	x29, x30, [sp, #-32]!
  405bf4:	stp	x20, x19, [sp, #16]
  405bf8:	mov	x19, x0
  405bfc:	ldr	x0, [x0]
  405c00:	mov	x29, sp
  405c04:	cbz	x0, 405c3c <__fxstatat@plt+0x40ec>
  405c08:	ldr	x8, [x0, #88]
  405c0c:	tbnz	x8, #63, 405c30 <__fxstatat@plt+0x40e0>
  405c10:	ldr	x20, [x0, #16]
  405c14:	cbnz	x20, 405c1c <__fxstatat@plt+0x40cc>
  405c18:	ldr	x20, [x0, #8]
  405c1c:	bl	401a10 <free@plt>
  405c20:	ldr	x8, [x20, #88]
  405c24:	mov	x0, x20
  405c28:	tbz	x8, #63, 405c10 <__fxstatat@plt+0x40c0>
  405c2c:	b	405c34 <__fxstatat@plt+0x40e4>
  405c30:	mov	x20, x0
  405c34:	mov	x0, x20
  405c38:	bl	401a10 <free@plt>
  405c3c:	ldr	x0, [x19, #8]
  405c40:	cbz	x0, 405c48 <__fxstatat@plt+0x40f8>
  405c44:	bl	405bb4 <__fxstatat@plt+0x4064>
  405c48:	ldr	x0, [x19, #16]
  405c4c:	bl	401a10 <free@plt>
  405c50:	ldr	x0, [x19, #32]
  405c54:	bl	401a10 <free@plt>
  405c58:	ldr	w8, [x19, #72]
  405c5c:	tbnz	w8, #9, 405c7c <__fxstatat@plt+0x412c>
  405c60:	tbnz	w8, #2, 405c8c <__fxstatat@plt+0x413c>
  405c64:	ldr	w0, [x19, #40]
  405c68:	bl	4017b0 <fchdir@plt>
  405c6c:	cbz	w0, 405c94 <__fxstatat@plt+0x4144>
  405c70:	bl	401b00 <__errno_location@plt>
  405c74:	ldr	w20, [x0]
  405c78:	b	405c98 <__fxstatat@plt+0x4148>
  405c7c:	ldr	w0, [x19, #44]
  405c80:	tbnz	w0, #31, 405c8c <__fxstatat@plt+0x413c>
  405c84:	bl	401940 <close@plt>
  405c88:	cbnz	w0, 405ca8 <__fxstatat@plt+0x4158>
  405c8c:	mov	w20, wzr
  405c90:	b	405cb0 <__fxstatat@plt+0x4160>
  405c94:	mov	w20, wzr
  405c98:	ldr	w0, [x19, #40]
  405c9c:	bl	401940 <close@plt>
  405ca0:	cbnz	w20, 405cb0 <__fxstatat@plt+0x4160>
  405ca4:	cbz	w0, 405cb0 <__fxstatat@plt+0x4160>
  405ca8:	bl	401b00 <__errno_location@plt>
  405cac:	ldr	w20, [x0]
  405cb0:	add	x0, x19, #0x60
  405cb4:	bl	405cf8 <__fxstatat@plt+0x41a8>
  405cb8:	ldr	x0, [x19, #80]
  405cbc:	cbz	x0, 405cc4 <__fxstatat@plt+0x4174>
  405cc0:	bl	407c94 <__fxstatat@plt+0x6144>
  405cc4:	mov	x0, x19
  405cc8:	bl	405d34 <__fxstatat@plt+0x41e4>
  405ccc:	mov	x0, x19
  405cd0:	bl	401a10 <free@plt>
  405cd4:	cbz	w20, 405ce8 <__fxstatat@plt+0x4198>
  405cd8:	bl	401b00 <__errno_location@plt>
  405cdc:	str	w20, [x0]
  405ce0:	mov	w0, #0xffffffff            	// #-1
  405ce4:	b	405cec <__fxstatat@plt+0x419c>
  405ce8:	mov	w0, wzr
  405cec:	ldp	x20, x19, [sp, #16]
  405cf0:	ldp	x29, x30, [sp], #32
  405cf4:	ret
  405cf8:	stp	x29, x30, [sp, #-32]!
  405cfc:	str	x19, [sp, #16]
  405d00:	mov	x19, x0
  405d04:	mov	x29, sp
  405d08:	bl	4083a0 <__fxstatat@plt+0x6850>
  405d0c:	tbnz	w0, #0, 405d28 <__fxstatat@plt+0x41d8>
  405d10:	mov	x0, x19
  405d14:	bl	4083ec <__fxstatat@plt+0x689c>
  405d18:	tbnz	w0, #31, 405d20 <__fxstatat@plt+0x41d0>
  405d1c:	bl	401940 <close@plt>
  405d20:	mov	x0, x19
  405d24:	b	405d08 <__fxstatat@plt+0x41b8>
  405d28:	ldr	x19, [sp, #16]
  405d2c:	ldp	x29, x30, [sp], #32
  405d30:	ret
  405d34:	ldrh	w8, [x0, #72]
  405d38:	mov	w9, #0x102                 	// #258
  405d3c:	tst	w8, w9
  405d40:	b.eq	405d50 <__fxstatat@plt+0x4200>  // b.none
  405d44:	ldr	x0, [x0, #88]
  405d48:	cbz	x0, 405d58 <__fxstatat@plt+0x4208>
  405d4c:	b	407c94 <__fxstatat@plt+0x6144>
  405d50:	ldr	x0, [x0, #88]
  405d54:	b	401a10 <free@plt>
  405d58:	ret
  405d5c:	stp	x29, x30, [sp, #-64]!
  405d60:	stp	x22, x21, [sp, #32]
  405d64:	stp	x20, x19, [sp, #48]
  405d68:	ldr	x20, [x0]
  405d6c:	str	x23, [sp, #16]
  405d70:	mov	x29, sp
  405d74:	cbz	x20, 4060fc <__fxstatat@plt+0x45ac>
  405d78:	ldr	w8, [x0, #72]
  405d7c:	mov	x19, x0
  405d80:	tbnz	w8, #13, 4060f8 <__fxstatat@plt+0x45a8>
  405d84:	ldrh	w9, [x20, #112]
  405d88:	mov	w10, #0x3                   	// #3
  405d8c:	strh	w10, [x20, #112]
  405d90:	cmp	w9, #0x1
  405d94:	b.eq	405e00 <__fxstatat@plt+0x42b0>  // b.none
  405d98:	cmp	w9, #0x2
  405d9c:	b.ne	405e18 <__fxstatat@plt+0x42c8>  // b.any
  405da0:	ldrh	w10, [x20, #108]
  405da4:	and	w11, w10, #0xfffe
  405da8:	cmp	w11, #0xc
  405dac:	b.ne	405e1c <__fxstatat@plt+0x42cc>  // b.any
  405db0:	mov	w2, #0x1                   	// #1
  405db4:	mov	x0, x19
  405db8:	mov	x1, x20
  405dbc:	bl	4058b8 <__fxstatat@plt+0x3d68>
  405dc0:	and	w8, w0, #0xffff
  405dc4:	cmp	w8, #0x1
  405dc8:	strh	w0, [x20, #108]
  405dcc:	b.ne	406200 <__fxstatat@plt+0x46b0>  // b.any
  405dd0:	ldrb	w8, [x19, #72]
  405dd4:	tbnz	w8, #2, 406200 <__fxstatat@plt+0x46b0>
  405dd8:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405ddc:	add	x1, x1, #0x45
  405de0:	mov	x0, x19
  405de4:	bl	405b88 <__fxstatat@plt+0x4038>
  405de8:	str	w0, [x20, #68]
  405dec:	tbnz	w0, #31, 406130 <__fxstatat@plt+0x45e0>
  405df0:	ldrh	w8, [x20, #110]
  405df4:	orr	w8, w8, #0x2
  405df8:	strh	w8, [x20, #110]
  405dfc:	b	406200 <__fxstatat@plt+0x46b0>
  405e00:	mov	x0, x19
  405e04:	mov	x1, x20
  405e08:	mov	w2, wzr
  405e0c:	bl	4058b8 <__fxstatat@plt+0x3d68>
  405e10:	strh	w0, [x20, #108]
  405e14:	b	4060fc <__fxstatat@plt+0x45ac>
  405e18:	ldrh	w10, [x20, #108]
  405e1c:	cmp	w10, #0x1
  405e20:	b.ne	405e64 <__fxstatat@plt+0x4314>  // b.any
  405e24:	cmp	w9, #0x4
  405e28:	b.ne	405eec <__fxstatat@plt+0x439c>  // b.any
  405e2c:	ldrb	w8, [x20, #110]
  405e30:	tbz	w8, #1, 405e3c <__fxstatat@plt+0x42ec>
  405e34:	ldr	w0, [x20, #68]
  405e38:	bl	401940 <close@plt>
  405e3c:	ldr	x0, [x19, #8]
  405e40:	cbz	x0, 405e4c <__fxstatat@plt+0x42fc>
  405e44:	bl	405bb4 <__fxstatat@plt+0x4064>
  405e48:	str	xzr, [x19, #8]
  405e4c:	mov	w8, #0x6                   	// #6
  405e50:	strh	w8, [x20, #108]
  405e54:	mov	x0, x19
  405e58:	mov	x1, x20
  405e5c:	bl	406338 <__fxstatat@plt+0x47e8>
  405e60:	b	4060fc <__fxstatat@plt+0x45ac>
  405e64:	mov	x21, x20
  405e68:	ldr	x20, [x21, #16]
  405e6c:	cbz	x20, 405f5c <__fxstatat@plt+0x440c>
  405e70:	mov	x0, x21
  405e74:	str	x20, [x19]
  405e78:	bl	401a10 <free@plt>
  405e7c:	ldr	x8, [x20, #88]
  405e80:	cbz	x8, 405f98 <__fxstatat@plt+0x4448>
  405e84:	ldrh	w8, [x20, #112]
  405e88:	mov	x21, x20
  405e8c:	cmp	w8, #0x4
  405e90:	b.eq	405e68 <__fxstatat@plt+0x4318>  // b.none
  405e94:	cmp	w8, #0x2
  405e98:	b.ne	4061c4 <__fxstatat@plt+0x4674>  // b.any
  405e9c:	mov	w2, #0x1                   	// #1
  405ea0:	mov	x0, x19
  405ea4:	mov	x1, x20
  405ea8:	bl	4058b8 <__fxstatat@plt+0x3d68>
  405eac:	and	w8, w0, #0xffff
  405eb0:	cmp	w8, #0x1
  405eb4:	strh	w0, [x20, #108]
  405eb8:	b.ne	4061bc <__fxstatat@plt+0x466c>  // b.any
  405ebc:	ldrb	w8, [x19, #72]
  405ec0:	tbnz	w8, #2, 4061bc <__fxstatat@plt+0x466c>
  405ec4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  405ec8:	add	x1, x1, #0x45
  405ecc:	mov	x0, x19
  405ed0:	bl	405b88 <__fxstatat@plt+0x4038>
  405ed4:	str	w0, [x20, #68]
  405ed8:	tbnz	w0, #31, 4061a8 <__fxstatat@plt+0x4658>
  405edc:	ldrh	w8, [x20, #110]
  405ee0:	orr	w8, w8, #0x2
  405ee4:	strh	w8, [x20, #110]
  405ee8:	b	4061bc <__fxstatat@plt+0x466c>
  405eec:	tbz	w8, #6, 405f00 <__fxstatat@plt+0x43b0>
  405ef0:	ldr	x9, [x20, #120]
  405ef4:	ldr	x10, [x19, #24]
  405ef8:	cmp	x9, x10
  405efc:	b.ne	405e2c <__fxstatat@plt+0x42dc>  // b.any
  405f00:	ldr	x0, [x19, #8]
  405f04:	cbz	x0, 406044 <__fxstatat@plt+0x44f4>
  405f08:	tbnz	w8, #12, 406034 <__fxstatat@plt+0x44e4>
  405f0c:	ldr	x3, [x20, #48]
  405f10:	mov	w2, #0xffffffff            	// #-1
  405f14:	mov	x0, x19
  405f18:	mov	x1, x20
  405f1c:	bl	4063d4 <__fxstatat@plt+0x4884>
  405f20:	cbz	w0, 406058 <__fxstatat@plt+0x4508>
  405f24:	bl	401b00 <__errno_location@plt>
  405f28:	ldr	w8, [x0]
  405f2c:	ldrh	w9, [x20, #110]
  405f30:	str	w8, [x20, #64]
  405f34:	orr	w8, w9, #0x1
  405f38:	strh	w8, [x20, #110]
  405f3c:	ldr	x8, [x19, #8]
  405f40:	cbz	x8, 406058 <__fxstatat@plt+0x4508>
  405f44:	ldr	x9, [x8, #8]
  405f48:	ldr	x9, [x9, #48]
  405f4c:	str	x9, [x8, #48]
  405f50:	ldr	x8, [x8, #16]
  405f54:	cbnz	x8, 405f44 <__fxstatat@plt+0x43f4>
  405f58:	b	406058 <__fxstatat@plt+0x4508>
  405f5c:	ldr	x20, [x21, #8]
  405f60:	ldr	x8, [x20, #24]
  405f64:	cbz	x8, 406094 <__fxstatat@plt+0x4544>
  405f68:	str	x20, [x19]
  405f6c:	ldr	x8, [x19, #32]
  405f70:	ldr	x9, [x20, #72]
  405f74:	mov	w1, #0x3                   	// #3
  405f78:	mov	x0, x19
  405f7c:	strb	wzr, [x8, x9]
  405f80:	bl	406584 <__fxstatat@plt+0x4a34>
  405f84:	cbz	x0, 406088 <__fxstatat@plt+0x4538>
  405f88:	mov	x20, x0
  405f8c:	mov	x0, x21
  405f90:	bl	401a10 <free@plt>
  405f94:	b	4061c4 <__fxstatat@plt+0x4674>
  405f98:	mov	x0, x19
  405f9c:	bl	406d74 <__fxstatat@plt+0x5224>
  405fa0:	cbz	w0, 405fb8 <__fxstatat@plt+0x4468>
  405fa4:	ldr	w8, [x19, #72]
  405fa8:	mov	x20, xzr
  405fac:	orr	w8, w8, #0x2000
  405fb0:	str	w8, [x19, #72]
  405fb4:	b	4060fc <__fxstatat@plt+0x45ac>
  405fb8:	mov	x0, x19
  405fbc:	bl	405d34 <__fxstatat@plt+0x41e4>
  405fc0:	ldr	x8, [x20, #96]
  405fc4:	add	x21, x20, #0xf8
  405fc8:	mov	x1, x21
  405fcc:	str	x8, [x20, #72]
  405fd0:	ldr	x0, [x19, #32]
  405fd4:	add	x2, x8, #0x1
  405fd8:	bl	401740 <memmove@plt>
  405fdc:	mov	w1, #0x2f                  	// #47
  405fe0:	mov	x0, x21
  405fe4:	bl	401950 <strrchr@plt>
  405fe8:	cbz	x0, 406020 <__fxstatat@plt+0x44d0>
  405fec:	cmp	x0, x21
  405ff0:	b.ne	405ffc <__fxstatat@plt+0x44ac>  // b.any
  405ff4:	ldrb	w8, [x20, #249]
  405ff8:	cbz	w8, 406020 <__fxstatat@plt+0x44d0>
  405ffc:	add	x22, x0, #0x1
  406000:	mov	x0, x22
  406004:	bl	401770 <strlen@plt>
  406008:	mov	x23, x0
  40600c:	add	x2, x0, #0x1
  406010:	mov	x0, x21
  406014:	mov	x1, x22
  406018:	bl	401740 <memmove@plt>
  40601c:	str	x23, [x20, #96]
  406020:	ldr	x8, [x19, #32]
  406024:	mov	x0, x19
  406028:	stp	x8, x8, [x20, #48]
  40602c:	bl	405b14 <__fxstatat@plt+0x3fc4>
  406030:	b	406200 <__fxstatat@plt+0x46b0>
  406034:	and	w8, w8, #0xffffefff
  406038:	str	w8, [x19, #72]
  40603c:	bl	405bb4 <__fxstatat@plt+0x4064>
  406040:	str	xzr, [x19, #8]
  406044:	mov	w1, #0x3                   	// #3
  406048:	mov	x0, x19
  40604c:	bl	406584 <__fxstatat@plt+0x4a34>
  406050:	str	x0, [x19, #8]
  406054:	cbz	x0, 406064 <__fxstatat@plt+0x4514>
  406058:	ldr	x20, [x19, #8]
  40605c:	str	xzr, [x19, #8]
  406060:	b	4061c4 <__fxstatat@plt+0x4674>
  406064:	ldrb	w8, [x19, #73]
  406068:	tbnz	w8, #5, 4060f8 <__fxstatat@plt+0x45a8>
  40606c:	ldr	w8, [x20, #64]
  406070:	cbz	w8, 405e54 <__fxstatat@plt+0x4304>
  406074:	ldrh	w8, [x20, #108]
  406078:	cmp	w8, #0x4
  40607c:	b.eq	405e54 <__fxstatat@plt+0x4304>  // b.none
  406080:	mov	w8, #0x7                   	// #7
  406084:	b	405e50 <__fxstatat@plt+0x4300>
  406088:	ldrb	w8, [x19, #73]
  40608c:	tbnz	w8, #5, 4060f8 <__fxstatat@plt+0x45a8>
  406090:	ldr	x20, [x21, #8]
  406094:	mov	x0, x21
  406098:	str	x20, [x19]
  40609c:	bl	401a10 <free@plt>
  4060a0:	ldr	x8, [x20, #88]
  4060a4:	cmn	x8, #0x1
  4060a8:	b.eq	406114 <__fxstatat@plt+0x45c4>  // b.none
  4060ac:	ldrh	w8, [x20, #108]
  4060b0:	cmp	w8, #0xb
  4060b4:	b.eq	406334 <__fxstatat@plt+0x47e4>  // b.none
  4060b8:	ldr	x8, [x19, #32]
  4060bc:	ldr	x9, [x20, #72]
  4060c0:	strb	wzr, [x8, x9]
  4060c4:	ldr	x8, [x20, #88]
  4060c8:	cbz	x8, 406148 <__fxstatat@plt+0x45f8>
  4060cc:	ldrh	w8, [x20, #110]
  4060d0:	tbnz	w8, #1, 406170 <__fxstatat@plt+0x4620>
  4060d4:	tbnz	w8, #0, 4062f4 <__fxstatat@plt+0x47a4>
  4060d8:	ldr	x1, [x20, #8]
  4060dc:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  4060e0:	add	x3, x3, #0x44
  4060e4:	mov	w2, #0xffffffff            	// #-1
  4060e8:	mov	x0, x19
  4060ec:	bl	4063d4 <__fxstatat@plt+0x4884>
  4060f0:	cbnz	w0, 406154 <__fxstatat@plt+0x4604>
  4060f4:	b	4062f4 <__fxstatat@plt+0x47a4>
  4060f8:	mov	x20, xzr
  4060fc:	mov	x0, x20
  406100:	ldp	x20, x19, [sp, #48]
  406104:	ldp	x22, x21, [sp, #32]
  406108:	ldr	x23, [sp, #16]
  40610c:	ldp	x29, x30, [sp], #64
  406110:	ret
  406114:	mov	x0, x20
  406118:	bl	401a10 <free@plt>
  40611c:	bl	401b00 <__errno_location@plt>
  406120:	mov	x20, xzr
  406124:	str	wzr, [x0]
  406128:	str	xzr, [x19]
  40612c:	b	4060fc <__fxstatat@plt+0x45ac>
  406130:	bl	401b00 <__errno_location@plt>
  406134:	ldr	w8, [x0]
  406138:	mov	w9, #0x7                   	// #7
  40613c:	strh	w9, [x20, #108]
  406140:	str	w8, [x20, #64]
  406144:	b	406200 <__fxstatat@plt+0x46b0>
  406148:	mov	x0, x19
  40614c:	bl	406d74 <__fxstatat@plt+0x5224>
  406150:	cbz	w0, 4062f4 <__fxstatat@plt+0x47a4>
  406154:	bl	401b00 <__errno_location@plt>
  406158:	ldr	w8, [x0]
  40615c:	str	w8, [x20, #64]
  406160:	ldr	w8, [x19, #72]
  406164:	orr	w8, w8, #0x2000
  406168:	str	w8, [x19, #72]
  40616c:	b	4062f4 <__fxstatat@plt+0x47a4>
  406170:	ldr	w8, [x19, #72]
  406174:	tbnz	w8, #2, 4062ec <__fxstatat@plt+0x479c>
  406178:	ldr	w1, [x20, #68]
  40617c:	tbnz	w8, #9, 4062e0 <__fxstatat@plt+0x4790>
  406180:	mov	w0, w1
  406184:	bl	4017b0 <fchdir@plt>
  406188:	cbz	w0, 4062ec <__fxstatat@plt+0x479c>
  40618c:	bl	401b00 <__errno_location@plt>
  406190:	ldr	w8, [x0]
  406194:	str	w8, [x20, #64]
  406198:	ldr	w8, [x19, #72]
  40619c:	orr	w8, w8, #0x2000
  4061a0:	str	w8, [x19, #72]
  4061a4:	b	4062ec <__fxstatat@plt+0x479c>
  4061a8:	bl	401b00 <__errno_location@plt>
  4061ac:	ldr	w8, [x0]
  4061b0:	mov	w9, #0x7                   	// #7
  4061b4:	strh	w9, [x20, #108]
  4061b8:	str	w8, [x20, #64]
  4061bc:	mov	w8, #0x3                   	// #3
  4061c0:	strh	w8, [x20, #112]
  4061c4:	ldr	x8, [x20, #8]
  4061c8:	ldr	x11, [x19, #32]
  4061cc:	add	x1, x20, #0xf8
  4061d0:	ldr	x9, [x8, #72]
  4061d4:	ldr	x8, [x8, #56]
  4061d8:	sub	x10, x9, #0x1
  4061dc:	ldrb	w8, [x8, x10]
  4061e0:	cmp	w8, #0x2f
  4061e4:	csel	x8, x10, x9, eq  // eq = none
  4061e8:	add	x0, x11, x8
  4061ec:	mov	w8, #0x2f                  	// #47
  4061f0:	strb	w8, [x0], #1
  4061f4:	ldr	x8, [x20, #96]
  4061f8:	add	x2, x8, #0x1
  4061fc:	bl	401740 <memmove@plt>
  406200:	str	x20, [x19]
  406204:	ldrh	w0, [x20, #108]
  406208:	cmp	w0, #0xb
  40620c:	b.ne	4062a0 <__fxstatat@plt+0x4750>  // b.any
  406210:	ldr	x8, [x20, #168]
  406214:	cmp	x8, #0x1
  406218:	b.eq	4060fc <__fxstatat@plt+0x45ac>  // b.none
  40621c:	cmp	x8, #0x2
  406220:	b.ne	406334 <__fxstatat@plt+0x47e4>  // b.any
  406224:	ldr	x21, [x20, #8]
  406228:	ldr	w8, [x21, #104]
  40622c:	cbnz	w8, 40625c <__fxstatat@plt+0x470c>
  406230:	ldr	w8, [x19, #72]
  406234:	mvn	w8, w8
  406238:	tst	w8, #0x18
  40623c:	b.ne	40625c <__fxstatat@plt+0x470c>  // b.any
  406240:	ldr	w1, [x19, #44]
  406244:	mov	x0, x21
  406248:	bl	406dd0 <__fxstatat@plt+0x5280>
  40624c:	cmp	w0, #0x2
  406250:	b.ne	40625c <__fxstatat@plt+0x470c>  // b.any
  406254:	ldrh	w0, [x20, #108]
  406258:	b	4062a0 <__fxstatat@plt+0x4750>
  40625c:	mov	x0, x19
  406260:	mov	x1, x20
  406264:	mov	w2, wzr
  406268:	bl	4058b8 <__fxstatat@plt+0x3d68>
  40626c:	ldr	w8, [x20, #136]
  406270:	strh	w0, [x20, #108]
  406274:	and	w8, w8, #0xf000
  406278:	cmp	w8, #0x4, lsl #12
  40627c:	b.ne	4062a0 <__fxstatat@plt+0x4750>  // b.any
  406280:	ldr	x8, [x20, #88]
  406284:	cbz	x8, 4062a0 <__fxstatat@plt+0x4750>
  406288:	ldr	w8, [x21, #104]
  40628c:	add	w9, w8, #0x1
  406290:	cmp	w9, #0x2
  406294:	b.cc	4062a0 <__fxstatat@plt+0x4750>  // b.lo, b.ul, b.last
  406298:	sub	w8, w8, #0x1
  40629c:	str	w8, [x21, #104]
  4062a0:	and	w8, w0, #0xffff
  4062a4:	cmp	w8, #0x1
  4062a8:	b.ne	4060fc <__fxstatat@plt+0x45ac>  // b.any
  4062ac:	ldr	x8, [x20, #88]
  4062b0:	cbnz	x8, 4062bc <__fxstatat@plt+0x476c>
  4062b4:	ldr	x8, [x20, #120]
  4062b8:	str	x8, [x19, #24]
  4062bc:	mov	x0, x19
  4062c0:	mov	x1, x20
  4062c4:	bl	406e6c <__fxstatat@plt+0x531c>
  4062c8:	tbnz	w0, #0, 4060fc <__fxstatat@plt+0x45ac>
  4062cc:	bl	401b00 <__errno_location@plt>
  4062d0:	mov	w8, #0xc                   	// #12
  4062d4:	mov	x20, xzr
  4062d8:	str	w8, [x0]
  4062dc:	b	4060fc <__fxstatat@plt+0x45ac>
  4062e0:	mov	w2, #0x1                   	// #1
  4062e4:	mov	x0, x19
  4062e8:	bl	406f20 <__fxstatat@plt+0x53d0>
  4062ec:	ldr	w0, [x20, #68]
  4062f0:	bl	401940 <close@plt>
  4062f4:	ldrh	w8, [x20, #108]
  4062f8:	cmp	w8, #0x2
  4062fc:	b.eq	406324 <__fxstatat@plt+0x47d4>  // b.none
  406300:	ldr	w8, [x20, #64]
  406304:	mov	w9, #0x6                   	// #6
  406308:	cmp	w8, #0x0
  40630c:	cinc	w9, w9, ne  // ne = any
  406310:	strh	w9, [x20, #108]
  406314:	cbnz	w8, 406324 <__fxstatat@plt+0x47d4>
  406318:	mov	x0, x19
  40631c:	mov	x1, x20
  406320:	bl	406338 <__fxstatat@plt+0x47e8>
  406324:	ldrb	w8, [x19, #73]
  406328:	tst	w8, #0x20
  40632c:	csel	x20, x20, xzr, eq  // eq = none
  406330:	b	4060fc <__fxstatat@plt+0x45ac>
  406334:	bl	401980 <abort@plt>
  406338:	sub	sp, sp, #0x30
  40633c:	stp	x29, x30, [sp, #32]
  406340:	ldrh	w8, [x0, #72]
  406344:	mov	w9, #0x102                 	// #258
  406348:	add	x29, sp, #0x20
  40634c:	tst	w8, w9
  406350:	b.eq	40637c <__fxstatat@plt+0x482c>  // b.none
  406354:	ldur	q0, [x1, #120]
  406358:	mov	x1, sp
  40635c:	str	q0, [sp]
  406360:	ldr	x0, [x0, #88]
  406364:	bl	40829c <__fxstatat@plt+0x674c>
  406368:	cbz	x0, 4063d0 <__fxstatat@plt+0x4880>
  40636c:	bl	401a10 <free@plt>
  406370:	ldp	x29, x30, [sp, #32]
  406374:	add	sp, sp, #0x30
  406378:	ret
  40637c:	ldr	x8, [x1, #8]
  406380:	cbz	x8, 406370 <__fxstatat@plt+0x4820>
  406384:	ldr	x9, [x8, #88]
  406388:	tbnz	x9, #63, 406370 <__fxstatat@plt+0x4820>
  40638c:	ldr	x9, [x0, #88]
  406390:	ldr	x10, [x9, #16]
  406394:	cbz	x10, 4063d0 <__fxstatat@plt+0x4880>
  406398:	ldr	x10, [x9]
  40639c:	ldr	x11, [x1, #128]
  4063a0:	cmp	x10, x11
  4063a4:	b.ne	406370 <__fxstatat@plt+0x4820>  // b.any
  4063a8:	ldr	x10, [x9, #8]
  4063ac:	ldr	x11, [x1, #120]
  4063b0:	cmp	x10, x11
  4063b4:	b.ne	406370 <__fxstatat@plt+0x4820>  // b.any
  4063b8:	ldr	x10, [x8, #120]
  4063bc:	str	x10, [x9, #8]
  4063c0:	ldr	x8, [x8, #128]
  4063c4:	ldr	x9, [x0, #88]
  4063c8:	str	x8, [x9]
  4063cc:	b	406370 <__fxstatat@plt+0x4820>
  4063d0:	bl	401980 <abort@plt>
  4063d4:	sub	sp, sp, #0xd0
  4063d8:	stp	x22, x21, [sp, #176]
  4063dc:	stp	x20, x19, [sp, #192]
  4063e0:	mov	x22, x3
  4063e4:	mov	w19, w2
  4063e8:	mov	x21, x1
  4063ec:	mov	x20, x0
  4063f0:	stp	x29, x30, [sp, #128]
  4063f4:	str	x25, [sp, #144]
  4063f8:	stp	x24, x23, [sp, #160]
  4063fc:	add	x29, sp, #0x80
  406400:	cbz	x3, 406420 <__fxstatat@plt+0x48d0>
  406404:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  406408:	add	x1, x1, #0x44
  40640c:	mov	x0, x22
  406410:	bl	4019d0 <strcmp@plt>
  406414:	cmp	w0, #0x0
  406418:	cset	w23, eq  // eq = none
  40641c:	b	406424 <__fxstatat@plt+0x48d4>
  406420:	mov	w23, wzr
  406424:	ldr	w8, [x20, #72]
  406428:	tbnz	w8, #2, 40646c <__fxstatat@plt+0x491c>
  40642c:	tbz	w19, #31, 406484 <__fxstatat@plt+0x4934>
  406430:	eor	w9, w23, #0x1
  406434:	tbnz	w9, #0, 406484 <__fxstatat@plt+0x4934>
  406438:	tbz	w8, #9, 406484 <__fxstatat@plt+0x4934>
  40643c:	add	x19, x20, #0x60
  406440:	mov	x0, x19
  406444:	bl	4083a0 <__fxstatat@plt+0x6850>
  406448:	tbnz	w0, #0, 406490 <__fxstatat@plt+0x4940>
  40644c:	mov	x0, x19
  406450:	bl	4083ec <__fxstatat@plt+0x689c>
  406454:	mov	w23, #0x1                   	// #1
  406458:	tbnz	w0, #31, 406490 <__fxstatat@plt+0x4940>
  40645c:	mov	w19, w0
  406460:	mov	w24, wzr
  406464:	mov	x22, xzr
  406468:	b	4064a8 <__fxstatat@plt+0x4958>
  40646c:	mov	w20, wzr
  406470:	tbnz	w19, #31, 406564 <__fxstatat@plt+0x4a14>
  406474:	tbz	w8, #9, 406564 <__fxstatat@plt+0x4a14>
  406478:	mov	w0, w19
  40647c:	bl	401940 <close@plt>
  406480:	b	406528 <__fxstatat@plt+0x49d8>
  406484:	tbnz	w19, #31, 406490 <__fxstatat@plt+0x4940>
  406488:	mov	w24, wzr
  40648c:	b	4064a8 <__fxstatat@plt+0x4958>
  406490:	mov	x0, x20
  406494:	mov	x1, x22
  406498:	bl	405b88 <__fxstatat@plt+0x4038>
  40649c:	tbnz	w0, #31, 406530 <__fxstatat@plt+0x49e0>
  4064a0:	mov	w19, w0
  4064a4:	mov	w24, #0x1                   	// #1
  4064a8:	ldr	w25, [x20, #72]
  4064ac:	tbnz	w25, #1, 4064e0 <__fxstatat@plt+0x4990>
  4064b0:	cbz	x22, 4064c8 <__fxstatat@plt+0x4978>
  4064b4:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  4064b8:	add	x1, x1, #0x44
  4064bc:	mov	x0, x22
  4064c0:	bl	4019d0 <strcmp@plt>
  4064c4:	cbz	w0, 4064e0 <__fxstatat@plt+0x4990>
  4064c8:	tbnz	w25, #9, 406518 <__fxstatat@plt+0x49c8>
  4064cc:	mov	w0, w19
  4064d0:	bl	4017b0 <fchdir@plt>
  4064d4:	mov	w20, w0
  4064d8:	cbnz	w24, 40654c <__fxstatat@plt+0x49fc>
  4064dc:	b	406564 <__fxstatat@plt+0x4a14>
  4064e0:	mov	x1, sp
  4064e4:	mov	w0, w19
  4064e8:	bl	408ac0 <__fxstatat@plt+0x6f70>
  4064ec:	cbnz	w0, 406544 <__fxstatat@plt+0x49f4>
  4064f0:	ldr	x8, [x21, #120]
  4064f4:	ldr	x9, [sp]
  4064f8:	cmp	x8, x9
  4064fc:	b.ne	406538 <__fxstatat@plt+0x49e8>  // b.any
  406500:	ldr	x8, [x21, #128]
  406504:	ldr	x9, [sp, #8]
  406508:	cmp	x8, x9
  40650c:	b.ne	406538 <__fxstatat@plt+0x49e8>  // b.any
  406510:	ldr	w25, [x20, #72]
  406514:	tbz	w25, #9, 4064cc <__fxstatat@plt+0x497c>
  406518:	eor	w2, w23, #0x1
  40651c:	mov	x0, x20
  406520:	mov	w1, w19
  406524:	bl	406f20 <__fxstatat@plt+0x53d0>
  406528:	mov	w20, wzr
  40652c:	b	406564 <__fxstatat@plt+0x4a14>
  406530:	mov	w20, #0xffffffff            	// #-1
  406534:	b	406564 <__fxstatat@plt+0x4a14>
  406538:	bl	401b00 <__errno_location@plt>
  40653c:	mov	w8, #0x2                   	// #2
  406540:	str	w8, [x0]
  406544:	mov	w20, #0xffffffff            	// #-1
  406548:	cbz	w24, 406564 <__fxstatat@plt+0x4a14>
  40654c:	bl	401b00 <__errno_location@plt>
  406550:	ldr	w22, [x0]
  406554:	mov	x21, x0
  406558:	mov	w0, w19
  40655c:	bl	401940 <close@plt>
  406560:	str	w22, [x21]
  406564:	mov	w0, w20
  406568:	ldp	x20, x19, [sp, #192]
  40656c:	ldp	x22, x21, [sp, #176]
  406570:	ldp	x24, x23, [sp, #160]
  406574:	ldr	x25, [sp, #144]
  406578:	ldp	x29, x30, [sp, #128]
  40657c:	add	sp, sp, #0xd0
  406580:	ret
  406584:	sub	sp, sp, #0xb0
  406588:	stp	x29, x30, [sp, #80]
  40658c:	stp	x28, x27, [sp, #96]
  406590:	stp	x26, x25, [sp, #112]
  406594:	stp	x24, x23, [sp, #128]
  406598:	stp	x22, x21, [sp, #144]
  40659c:	stp	x20, x19, [sp, #160]
  4065a0:	ldr	x19, [x0]
  4065a4:	mov	x20, x0
  4065a8:	mov	w25, w1
  4065ac:	add	x29, sp, #0x50
  4065b0:	ldr	x22, [x19, #24]
  4065b4:	cbz	x22, 4065f0 <__fxstatat@plt+0x4aa0>
  4065b8:	mov	x0, x22
  4065bc:	bl	401a70 <dirfd@plt>
  4065c0:	stur	w0, [x29, #-4]
  4065c4:	tbnz	w0, #31, 40660c <__fxstatat@plt+0x4abc>
  4065c8:	mov	x9, x20
  4065cc:	ldr	x8, [x9, #64]!
  4065d0:	mov	w12, wzr
  4065d4:	cmp	x8, #0x0
  4065d8:	mov	w8, #0x86a0                	// #34464
  4065dc:	movk	w8, #0x1, lsl #16
  4065e0:	csinv	x8, x8, xzr, eq  // eq = none
  4065e4:	str	x9, [sp, #32]
  4065e8:	stur	x8, [x29, #-32]
  4065ec:	b	4067e4 <__fxstatat@plt+0x4c94>
  4065f0:	ldr	w8, [x20, #72]
  4065f4:	mov	w9, #0x204                 	// #516
  4065f8:	and	w9, w8, w9
  4065fc:	cmp	w9, #0x200
  406600:	b.ne	406628 <__fxstatat@plt+0x4ad8>  // b.any
  406604:	ldr	w0, [x20, #44]
  406608:	b	40662c <__fxstatat@plt+0x4adc>
  40660c:	ldr	x0, [x19, #24]
  406610:	bl	401930 <closedir@plt>
  406614:	mov	x23, xzr
  406618:	cmp	w25, #0x3
  40661c:	str	xzr, [x19, #24]
  406620:	b.eq	406688 <__fxstatat@plt+0x4b38>  // b.none
  406624:	b	406d34 <__fxstatat@plt+0x51e4>
  406628:	mov	w0, #0xffffff9c            	// #-100
  40662c:	ldr	x1, [x19, #48]
  406630:	tbnz	w8, #4, 40663c <__fxstatat@plt+0x4aec>
  406634:	mov	w2, wzr
  406638:	b	40664c <__fxstatat@plt+0x4afc>
  40663c:	tbz	w8, #0, 406648 <__fxstatat@plt+0x4af8>
  406640:	ldr	x8, [x19, #88]
  406644:	cbz	x8, 406634 <__fxstatat@plt+0x4ae4>
  406648:	mov	w2, #0x8000                	// #32768
  40664c:	sub	x3, x29, #0x4
  406650:	bl	40851c <__fxstatat@plt+0x69cc>
  406654:	str	x0, [x19, #24]
  406658:	cbz	x0, 406680 <__fxstatat@plt+0x4b30>
  40665c:	ldrh	w8, [x19, #108]
  406660:	cmp	w8, #0xb
  406664:	b.ne	4066a4 <__fxstatat@plt+0x4b54>  // b.any
  406668:	mov	x0, x20
  40666c:	mov	x1, x19
  406670:	mov	w2, wzr
  406674:	bl	4058b8 <__fxstatat@plt+0x3d68>
  406678:	strh	w0, [x19, #108]
  40667c:	b	4066d8 <__fxstatat@plt+0x4b88>
  406680:	cmp	w25, #0x3
  406684:	b.ne	406d30 <__fxstatat@plt+0x51e0>  // b.any
  406688:	mov	w8, #0x4                   	// #4
  40668c:	strh	w8, [x19, #108]
  406690:	bl	401b00 <__errno_location@plt>
  406694:	ldr	w8, [x0]
  406698:	mov	x23, xzr
  40669c:	str	w8, [x19, #64]
  4066a0:	b	406d34 <__fxstatat@plt+0x51e4>
  4066a4:	ldrb	w8, [x20, #73]
  4066a8:	tbz	w8, #0, 4066d8 <__fxstatat@plt+0x4b88>
  4066ac:	mov	x0, x20
  4066b0:	mov	x1, x19
  4066b4:	bl	406338 <__fxstatat@plt+0x47e8>
  4066b8:	mov	x0, x20
  4066bc:	mov	x1, x19
  4066c0:	mov	w2, wzr
  4066c4:	bl	4058b8 <__fxstatat@plt+0x3d68>
  4066c8:	mov	x0, x20
  4066cc:	mov	x1, x19
  4066d0:	bl	406e6c <__fxstatat@plt+0x531c>
  4066d4:	tbz	w0, #0, 406d58 <__fxstatat@plt+0x5208>
  4066d8:	mov	x9, x20
  4066dc:	ldr	x8, [x9, #64]!
  4066e0:	str	x9, [sp, #32]
  4066e4:	mov	w9, #0x86a0                	// #34464
  4066e8:	movk	w9, #0x1, lsl #16
  4066ec:	cmp	x8, #0x0
  4066f0:	csinv	x8, x9, xzr, eq  // eq = none
  4066f4:	cmp	w25, #0x2
  4066f8:	stur	x8, [x29, #-32]
  4066fc:	b.ne	406708 <__fxstatat@plt+0x4bb8>  // b.any
  406700:	mov	w21, wzr
  406704:	b	406744 <__fxstatat@plt+0x4bf4>
  406708:	ldr	w8, [x20, #72]
  40670c:	and	w8, w8, #0x38
  406710:	cmp	w8, #0x18
  406714:	b.ne	40673c <__fxstatat@plt+0x4bec>  // b.any
  406718:	ldr	w8, [x19, #140]
  40671c:	cmp	w8, #0x2
  406720:	b.ne	40673c <__fxstatat@plt+0x4bec>  // b.any
  406724:	ldur	w1, [x29, #-4]
  406728:	mov	x0, x19
  40672c:	bl	406dd0 <__fxstatat@plt+0x5280>
  406730:	cmp	w0, #0x0
  406734:	cset	w8, ne  // ne = any
  406738:	b	406740 <__fxstatat@plt+0x4bf0>
  40673c:	mov	w8, wzr
  406740:	eor	w21, w8, #0x1
  406744:	cmp	w25, #0x3
  406748:	b.eq	406750 <__fxstatat@plt+0x4c00>  // b.none
  40674c:	cbz	w21, 4067e0 <__fxstatat@plt+0x4c90>
  406750:	ldrb	w9, [x20, #73]
  406754:	ldur	w8, [x29, #-4]
  406758:	tbz	w9, #1, 406774 <__fxstatat@plt+0x4c24>
  40675c:	mov	w1, #0x406                 	// #1030
  406760:	mov	w2, #0x3                   	// #3
  406764:	mov	w0, w8
  406768:	bl	40867c <__fxstatat@plt+0x6b2c>
  40676c:	mov	w8, w0
  406770:	stur	w0, [x29, #-4]
  406774:	tbnz	w8, #31, 406790 <__fxstatat@plt+0x4c40>
  406778:	mov	x0, x20
  40677c:	mov	x1, x19
  406780:	mov	w2, w8
  406784:	mov	x3, xzr
  406788:	bl	4063d4 <__fxstatat@plt+0x4884>
  40678c:	cbz	w0, 406d6c <__fxstatat@plt+0x521c>
  406790:	cmp	w25, #0x3
  406794:	cset	w8, ne  // ne = any
  406798:	eor	w9, w21, #0x1
  40679c:	orr	w8, w8, w9
  4067a0:	tbnz	w8, #0, 4067b0 <__fxstatat@plt+0x4c60>
  4067a4:	bl	401b00 <__errno_location@plt>
  4067a8:	ldr	w8, [x0]
  4067ac:	str	w8, [x19, #64]
  4067b0:	ldrh	w8, [x19, #110]
  4067b4:	ldr	x0, [x19, #24]
  4067b8:	orr	w8, w8, #0x1
  4067bc:	strh	w8, [x19, #110]
  4067c0:	bl	401930 <closedir@plt>
  4067c4:	str	xzr, [x19, #24]
  4067c8:	ldrb	w8, [x20, #73]
  4067cc:	tbz	w8, #1, 4067dc <__fxstatat@plt+0x4c8c>
  4067d0:	ldur	w0, [x29, #-4]
  4067d4:	tbnz	w0, #31, 4067dc <__fxstatat@plt+0x4c8c>
  4067d8:	bl	401940 <close@plt>
  4067dc:	str	xzr, [x19, #24]
  4067e0:	mov	w12, #0x1                   	// #1
  4067e4:	ldr	x8, [x19, #72]
  4067e8:	ldr	x9, [x19, #56]
  4067ec:	ldrb	w11, [x20, #72]
  4067f0:	str	x22, [sp, #16]
  4067f4:	sub	x10, x8, #0x1
  4067f8:	ldrb	w9, [x9, x10]
  4067fc:	str	w12, [sp, #12]
  406800:	cmp	w9, #0x2f
  406804:	csel	x8, x10, x8, eq  // eq = none
  406808:	tbnz	w11, #2, 406814 <__fxstatat@plt+0x4cc4>
  40680c:	stur	xzr, [x29, #-24]
  406810:	b	406828 <__fxstatat@plt+0x4cd8>
  406814:	ldr	x9, [x20, #32]
  406818:	add	x10, x9, x8
  40681c:	mov	w9, #0x2f                  	// #47
  406820:	strb	w9, [x10], #1
  406824:	stur	x10, [x29, #-24]
  406828:	ldr	x27, [x19, #24]
  40682c:	add	x22, x8, #0x1
  406830:	cbz	x27, 406aa0 <__fxstatat@plt+0x4f50>
  406834:	ldr	x8, [x19, #88]
  406838:	ldr	x9, [x20, #48]
  40683c:	str	w25, [sp, #8]
  406840:	add	x8, x8, #0x1
  406844:	str	x8, [sp, #40]
  406848:	sub	x25, x9, x22
  40684c:	bl	401b00 <__errno_location@plt>
  406850:	mov	x23, xzr
  406854:	mov	x24, xzr
  406858:	mov	x26, xzr
  40685c:	stur	x0, [x29, #-16]
  406860:	str	xzr, [sp, #24]
  406864:	ldur	x8, [x29, #-16]
  406868:	mov	x0, x27
  40686c:	str	wzr, [x8]
  406870:	bl	401910 <readdir@plt>
  406874:	cbz	x0, 406af8 <__fxstatat@plt+0x4fa8>
  406878:	ldrb	w8, [x20, #72]
  40687c:	mov	x28, x0
  406880:	tbnz	w8, #5, 4068a8 <__fxstatat@plt+0x4d58>
  406884:	ldrb	w8, [x28, #19]
  406888:	cmp	w8, #0x2e
  40688c:	b.ne	4068a8 <__fxstatat@plt+0x4d58>  // b.any
  406890:	ldrb	w8, [x28, #20]
  406894:	cbz	w8, 406a4c <__fxstatat@plt+0x4efc>
  406898:	cmp	w8, #0x2e
  40689c:	b.ne	4068a8 <__fxstatat@plt+0x4d58>  // b.any
  4068a0:	ldrb	w8, [x28, #21]
  4068a4:	cbz	w8, 406a4c <__fxstatat@plt+0x4efc>
  4068a8:	add	x27, x28, #0x13
  4068ac:	mov	x0, x27
  4068b0:	bl	401770 <strlen@plt>
  4068b4:	mov	x21, x0
  4068b8:	mov	x0, x20
  4068bc:	mov	x1, x27
  4068c0:	mov	x2, x21
  4068c4:	bl	405830 <__fxstatat@plt+0x3ce0>
  4068c8:	mov	x27, x0
  4068cc:	cbz	x0, 406ab4 <__fxstatat@plt+0x4f64>
  4068d0:	cmp	x21, x25
  4068d4:	b.cs	4068e0 <__fxstatat@plt+0x4d90>  // b.hs, b.nlast
  4068d8:	add	x21, x21, x22
  4068dc:	b	40692c <__fxstatat@plt+0x4ddc>
  4068e0:	ldr	x25, [x20, #32]
  4068e4:	add	x21, x21, x22
  4068e8:	add	x1, x21, #0x1
  4068ec:	mov	x0, x20
  4068f0:	bl	4057b4 <__fxstatat@plt+0x3c64>
  4068f4:	tbz	w0, #0, 406ab4 <__fxstatat@plt+0x4f64>
  4068f8:	ldr	x8, [x20, #32]
  4068fc:	cmp	x25, x8
  406900:	b.eq	406924 <__fxstatat@plt+0x4dd4>  // b.none
  406904:	ldrb	w9, [x20, #72]
  406908:	add	x8, x8, x22
  40690c:	tst	w9, #0x4
  406910:	ldur	x9, [x29, #-24]
  406914:	csel	x9, x9, x8, eq  // eq = none
  406918:	mov	w8, #0x1                   	// #1
  40691c:	stur	x9, [x29, #-24]
  406920:	str	w8, [sp, #28]
  406924:	ldr	x8, [x20, #48]
  406928:	sub	x25, x8, x22
  40692c:	cmp	x21, x22
  406930:	b.cc	406b40 <__fxstatat@plt+0x4ff0>  // b.lo, b.ul, b.last
  406934:	ldr	x8, [sp, #40]
  406938:	str	x8, [x27, #88]
  40693c:	ldr	x8, [x20]
  406940:	str	x21, [x27, #72]
  406944:	str	x8, [x27, #8]
  406948:	ldr	x8, [x28]
  40694c:	str	x8, [x27, #128]
  406950:	ldrb	w8, [x20, #72]
  406954:	tbnz	w8, #2, 406964 <__fxstatat@plt+0x4e14>
  406958:	add	x8, x27, #0xf8
  40695c:	str	x8, [x27, #48]
  406960:	b	406980 <__fxstatat@plt+0x4e30>
  406964:	ldr	x9, [x27, #96]
  406968:	ldr	x8, [x27, #56]
  40696c:	ldur	x0, [x29, #-24]
  406970:	add	x1, x27, #0xf8
  406974:	add	x2, x9, #0x1
  406978:	str	x8, [x27, #48]
  40697c:	bl	401740 <memmove@plt>
  406980:	ldr	x9, [x20, #64]
  406984:	ldr	w8, [x20, #72]
  406988:	cbz	x9, 4069a8 <__fxstatat@plt+0x4e58>
  40698c:	tbnz	w8, #10, 4069a8 <__fxstatat@plt+0x4e58>
  406990:	mov	x0, x20
  406994:	mov	x1, x27
  406998:	mov	w2, wzr
  40699c:	bl	4058b8 <__fxstatat@plt+0x3d68>
  4069a0:	strh	w0, [x27, #108]
  4069a4:	b	406a08 <__fxstatat@plt+0x4eb8>
  4069a8:	ldrb	w9, [x28, #18]
  4069ac:	mov	w10, #0x18                  	// #24
  4069b0:	bics	wzr, w10, w8
  4069b4:	mov	w10, #0xfb                  	// #251
  4069b8:	cset	w8, eq  // eq = none
  4069bc:	tst	w9, w10
  4069c0:	sub	w9, w9, #0x1
  4069c4:	cset	w10, ne  // ne = any
  4069c8:	cmp	w9, #0xb
  4069cc:	and	w8, w8, w10
  4069d0:	mov	w10, #0xb                   	// #11
  4069d4:	strh	w10, [x27, #108]
  4069d8:	b.hi	4069f0 <__fxstatat@plt+0x4ea0>  // b.pmore
  4069dc:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  4069e0:	sxtb	x9, w9
  4069e4:	add	x10, x10, #0x48
  4069e8:	ldr	w9, [x10, x9, lsl #2]
  4069ec:	b	4069f4 <__fxstatat@plt+0x4ea4>
  4069f0:	mov	w9, wzr
  4069f4:	cmp	w8, #0x0
  4069f8:	mov	w8, #0x1                   	// #1
  4069fc:	cinc	x8, x8, eq  // eq = none
  406a00:	str	w9, [x27, #136]
  406a04:	str	x8, [x27, #168]
  406a08:	mov	x21, x27
  406a0c:	str	xzr, [x27, #16]
  406a10:	cbz	x23, 406a1c <__fxstatat@plt+0x4ecc>
  406a14:	mov	x21, x23
  406a18:	str	x27, [x26, #16]
  406a1c:	mov	w8, #0x2710                	// #10000
  406a20:	cmp	x24, x8
  406a24:	b.ne	406a34 <__fxstatat@plt+0x4ee4>  // b.any
  406a28:	ldr	x8, [sp, #32]
  406a2c:	ldr	x8, [x8]
  406a30:	cbz	x8, 406a58 <__fxstatat@plt+0x4f08>
  406a34:	ldur	x8, [x29, #-32]
  406a38:	add	x24, x24, #0x1
  406a3c:	cmp	x8, x24
  406a40:	b.ls	406b84 <__fxstatat@plt+0x5034>  // b.plast
  406a44:	mov	x26, x27
  406a48:	mov	x23, x21
  406a4c:	ldr	x27, [x19, #24]
  406a50:	cbnz	x27, 406864 <__fxstatat@plt+0x4d14>
  406a54:	b	406b88 <__fxstatat@plt+0x5038>
  406a58:	ldur	w1, [x29, #-4]
  406a5c:	mov	x0, x19
  406a60:	bl	40715c <__fxstatat@plt+0x560c>
  406a64:	mov	w8, #0x6969                	// #26985
  406a68:	cmp	x0, x8
  406a6c:	str	wzr, [sp, #24]
  406a70:	b.eq	406a34 <__fxstatat@plt+0x4ee4>  // b.none
  406a74:	mov	w8, #0x1994                	// #6548
  406a78:	movk	w8, #0x102, lsl #16
  406a7c:	cmp	x0, x8
  406a80:	b.eq	406a34 <__fxstatat@plt+0x4ee4>  // b.none
  406a84:	mov	w8, #0x4d42                	// #19778
  406a88:	movk	w8, #0xff53, lsl #16
  406a8c:	cmp	x0, x8
  406a90:	b.eq	406a34 <__fxstatat@plt+0x4ee4>  // b.none
  406a94:	mov	w8, #0x1                   	// #1
  406a98:	str	w8, [sp, #24]
  406a9c:	b	406a34 <__fxstatat@plt+0x4ee4>
  406aa0:	ldr	x21, [sp, #16]
  406aa4:	ldr	w26, [sp, #12]
  406aa8:	mov	x23, xzr
  406aac:	mov	x24, xzr
  406ab0:	b	406c1c <__fxstatat@plt+0x50cc>
  406ab4:	ldur	x22, [x29, #-16]
  406ab8:	mov	x0, x27
  406abc:	ldr	w21, [x22]
  406ac0:	bl	401a10 <free@plt>
  406ac4:	mov	x0, x23
  406ac8:	bl	405bb4 <__fxstatat@plt+0x4064>
  406acc:	ldr	x0, [x19, #24]
  406ad0:	bl	401930 <closedir@plt>
  406ad4:	mov	w8, #0x7                   	// #7
  406ad8:	str	xzr, [x19, #24]
  406adc:	strh	w8, [x19, #108]
  406ae0:	ldr	w8, [x20, #72]
  406ae4:	mov	x23, xzr
  406ae8:	orr	w8, w8, #0x2000
  406aec:	str	w8, [x20, #72]
  406af0:	str	w21, [x22]
  406af4:	b	406d34 <__fxstatat@plt+0x51e4>
  406af8:	ldur	x8, [x29, #-16]
  406afc:	ldr	x21, [sp, #16]
  406b00:	ldr	w8, [x8]
  406b04:	cbz	w8, 406b24 <__fxstatat@plt+0x4fd4>
  406b08:	orr	x9, x21, x24
  406b0c:	str	w8, [x19, #64]
  406b10:	mov	w8, #0x4                   	// #4
  406b14:	cmp	x9, #0x0
  406b18:	mov	w9, #0x7                   	// #7
  406b1c:	csel	w8, w9, w8, ne  // ne = any
  406b20:	strh	w8, [x19, #108]
  406b24:	ldr	x0, [x19, #24]
  406b28:	ldp	w25, w26, [sp, #8]
  406b2c:	ldr	w27, [sp, #24]
  406b30:	cbz	x0, 406b94 <__fxstatat@plt+0x5044>
  406b34:	bl	401930 <closedir@plt>
  406b38:	str	xzr, [x19, #24]
  406b3c:	b	406b94 <__fxstatat@plt+0x5044>
  406b40:	mov	x0, x27
  406b44:	bl	401a10 <free@plt>
  406b48:	mov	x0, x23
  406b4c:	bl	405bb4 <__fxstatat@plt+0x4064>
  406b50:	ldr	x0, [x19, #24]
  406b54:	bl	401930 <closedir@plt>
  406b58:	mov	w8, #0x7                   	// #7
  406b5c:	str	xzr, [x19, #24]
  406b60:	strh	w8, [x19, #108]
  406b64:	ldr	w8, [x20, #72]
  406b68:	mov	w9, #0x24                  	// #36
  406b6c:	mov	x23, xzr
  406b70:	orr	w8, w8, #0x2000
  406b74:	str	w8, [x20, #72]
  406b78:	ldur	x8, [x29, #-16]
  406b7c:	str	w9, [x8]
  406b80:	b	406d34 <__fxstatat@plt+0x51e4>
  406b84:	mov	x23, x21
  406b88:	ldp	w25, w26, [sp, #8]
  406b8c:	ldr	x21, [sp, #16]
  406b90:	ldr	w27, [sp, #24]
  406b94:	ldr	w8, [sp, #28]
  406b98:	tbz	w8, #0, 406c1c <__fxstatat@plt+0x50cc>
  406b9c:	ldr	x9, [x20, #8]
  406ba0:	ldr	x8, [x20, #32]
  406ba4:	cbz	x9, 406bd4 <__fxstatat@plt+0x5084>
  406ba8:	ldr	x10, [x9, #48]
  406bac:	add	x11, x9, #0xf8
  406bb0:	cmp	x10, x11
  406bb4:	b.eq	406bc8 <__fxstatat@plt+0x5078>  // b.none
  406bb8:	ldr	x11, [x9, #56]
  406bbc:	sub	x10, x10, x11
  406bc0:	add	x10, x8, x10
  406bc4:	str	x10, [x9, #48]
  406bc8:	str	x8, [x9, #56]
  406bcc:	ldr	x9, [x9, #16]
  406bd0:	cbnz	x9, 406ba8 <__fxstatat@plt+0x5058>
  406bd4:	ldr	x9, [x23, #88]
  406bd8:	tbnz	x9, #63, 406c1c <__fxstatat@plt+0x50cc>
  406bdc:	mov	x9, x23
  406be0:	ldr	x10, [x9, #48]
  406be4:	add	x11, x9, #0xf8
  406be8:	cmp	x10, x11
  406bec:	b.eq	406c00 <__fxstatat@plt+0x50b0>  // b.none
  406bf0:	ldr	x11, [x9, #56]
  406bf4:	sub	x10, x10, x11
  406bf8:	add	x10, x8, x10
  406bfc:	str	x10, [x9, #48]
  406c00:	ldr	x10, [x9, #16]
  406c04:	str	x8, [x9, #56]
  406c08:	cbnz	x10, 406c10 <__fxstatat@plt+0x50c0>
  406c0c:	ldr	x10, [x9, #8]
  406c10:	ldr	x11, [x10, #88]
  406c14:	mov	x9, x10
  406c18:	tbz	x11, #63, 406be0 <__fxstatat@plt+0x5090>
  406c1c:	ldrb	w8, [x20, #72]
  406c20:	tbz	w8, #2, 406c40 <__fxstatat@plt+0x50f0>
  406c24:	ldr	x8, [x20, #48]
  406c28:	ldur	x10, [x29, #-24]
  406c2c:	cmp	x22, x8
  406c30:	sub	x9, x10, #0x1
  406c34:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  406c38:	csel	x8, x9, x10, eq  // eq = none
  406c3c:	strb	wzr, [x8]
  406c40:	cmp	x21, #0x0
  406c44:	cset	w8, ne  // ne = any
  406c48:	orr	w8, w8, w26
  406c4c:	tbz	w8, #0, 406c7c <__fxstatat@plt+0x512c>
  406c50:	cbnz	x24, 406c88 <__fxstatat@plt+0x5138>
  406c54:	cmp	w25, #0x3
  406c58:	b.ne	406d28 <__fxstatat@plt+0x51d8>  // b.any
  406c5c:	ldrh	w8, [x19, #108]
  406c60:	cmp	w8, #0x4
  406c64:	b.eq	406d28 <__fxstatat@plt+0x51d8>  // b.none
  406c68:	cmp	w8, #0x7
  406c6c:	b.eq	406d28 <__fxstatat@plt+0x51d8>  // b.none
  406c70:	mov	w8, #0x6                   	// #6
  406c74:	strh	w8, [x19, #108]
  406c78:	b	406d28 <__fxstatat@plt+0x51d8>
  406c7c:	cmp	w25, #0x1
  406c80:	b.eq	406ce0 <__fxstatat@plt+0x5190>  // b.none
  406c84:	cbz	x24, 406ce0 <__fxstatat@plt+0x5190>
  406c88:	tbz	w27, #0, 406cb4 <__fxstatat@plt+0x5164>
  406c8c:	adrp	x8, 407000 <__fxstatat@plt+0x54b0>
  406c90:	add	x8, x8, #0x288
  406c94:	mov	x0, x20
  406c98:	mov	x1, x23
  406c9c:	mov	x2, x24
  406ca0:	str	x8, [x20, #64]
  406ca4:	bl	405a30 <__fxstatat@plt+0x3ee0>
  406ca8:	mov	x23, x0
  406cac:	str	xzr, [x20, #64]
  406cb0:	b	406d34 <__fxstatat@plt+0x51e4>
  406cb4:	cmp	x24, #0x2
  406cb8:	b.cc	406d34 <__fxstatat@plt+0x51e4>  // b.lo, b.ul, b.last
  406cbc:	ldr	x8, [sp, #32]
  406cc0:	ldr	x8, [x8]
  406cc4:	cbz	x8, 406d34 <__fxstatat@plt+0x51e4>
  406cc8:	mov	x0, x20
  406ccc:	mov	x1, x23
  406cd0:	mov	x2, x24
  406cd4:	bl	405a30 <__fxstatat@plt+0x3ee0>
  406cd8:	mov	x23, x0
  406cdc:	b	406d34 <__fxstatat@plt+0x51e4>
  406ce0:	ldr	x8, [x19, #88]
  406ce4:	cbz	x8, 406d08 <__fxstatat@plt+0x51b8>
  406ce8:	ldr	x1, [x19, #8]
  406cec:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  406cf0:	add	x3, x3, #0x44
  406cf4:	mov	w2, #0xffffffff            	// #-1
  406cf8:	mov	x0, x20
  406cfc:	bl	4063d4 <__fxstatat@plt+0x4884>
  406d00:	cbnz	w0, 406d14 <__fxstatat@plt+0x51c4>
  406d04:	b	406c50 <__fxstatat@plt+0x5100>
  406d08:	mov	x0, x20
  406d0c:	bl	406d74 <__fxstatat@plt+0x5224>
  406d10:	cbz	w0, 406c50 <__fxstatat@plt+0x5100>
  406d14:	mov	w8, #0x7                   	// #7
  406d18:	strh	w8, [x19, #108]
  406d1c:	ldr	w8, [x20, #72]
  406d20:	orr	w8, w8, #0x2000
  406d24:	str	w8, [x20, #72]
  406d28:	mov	x0, x23
  406d2c:	bl	405bb4 <__fxstatat@plt+0x4064>
  406d30:	mov	x23, xzr
  406d34:	mov	x0, x23
  406d38:	ldp	x20, x19, [sp, #160]
  406d3c:	ldp	x22, x21, [sp, #144]
  406d40:	ldp	x24, x23, [sp, #128]
  406d44:	ldp	x26, x25, [sp, #112]
  406d48:	ldp	x28, x27, [sp, #96]
  406d4c:	ldp	x29, x30, [sp, #80]
  406d50:	add	sp, sp, #0xb0
  406d54:	ret
  406d58:	bl	401b00 <__errno_location@plt>
  406d5c:	mov	w8, #0xc                   	// #12
  406d60:	mov	x23, xzr
  406d64:	str	w8, [x0]
  406d68:	b	406d34 <__fxstatat@plt+0x51e4>
  406d6c:	mov	w12, wzr
  406d70:	b	4067e4 <__fxstatat@plt+0x4c94>
  406d74:	stp	x29, x30, [sp, #-32]!
  406d78:	stp	x20, x19, [sp, #16]
  406d7c:	ldr	w8, [x0, #72]
  406d80:	mov	x19, x0
  406d84:	mov	x29, sp
  406d88:	tbnz	w8, #2, 406db4 <__fxstatat@plt+0x5264>
  406d8c:	tbnz	w8, #9, 406da4 <__fxstatat@plt+0x5254>
  406d90:	ldr	w0, [x19, #40]
  406d94:	bl	4017b0 <fchdir@plt>
  406d98:	cmp	w0, #0x0
  406d9c:	cset	w20, ne  // ne = any
  406da0:	b	406db8 <__fxstatat@plt+0x5268>
  406da4:	mov	w1, #0xffffff9c            	// #-100
  406da8:	mov	w2, #0x1                   	// #1
  406dac:	mov	x0, x19
  406db0:	bl	406f20 <__fxstatat@plt+0x53d0>
  406db4:	mov	w20, wzr
  406db8:	add	x0, x19, #0x60
  406dbc:	bl	405cf8 <__fxstatat@plt+0x41a8>
  406dc0:	mov	w0, w20
  406dc4:	ldp	x20, x19, [sp, #16]
  406dc8:	ldp	x29, x30, [sp], #32
  406dcc:	ret
  406dd0:	stp	x29, x30, [sp, #-16]!
  406dd4:	mov	x29, sp
  406dd8:	bl	40715c <__fxstatat@plt+0x560c>
  406ddc:	mov	w8, #0x4972                	// #18802
  406de0:	movk	w8, #0x5265, lsl #16
  406de4:	cmp	x0, x8
  406de8:	b.le	406e1c <__fxstatat@plt+0x52cc>
  406dec:	mov	w8, #0x5341                	// #21313
  406df0:	movk	w8, #0x5846, lsl #16
  406df4:	cmp	x0, x8
  406df8:	mov	w8, #0x2                   	// #2
  406dfc:	b.gt	406e34 <__fxstatat@plt+0x52e4>
  406e00:	mov	w9, #0x4973                	// #18803
  406e04:	movk	w9, #0x5265, lsl #16
  406e08:	cmp	x0, x9
  406e0c:	b.eq	406e58 <__fxstatat@plt+0x5308>  // b.none
  406e10:	mov	w8, #0x414f                	// #16719
  406e14:	movk	w8, #0x5346, lsl #16
  406e18:	b	406e4c <__fxstatat@plt+0x52fc>
  406e1c:	cbz	x0, 406e54 <__fxstatat@plt+0x5304>
  406e20:	mov	w8, #0x6969                	// #26985
  406e24:	cmp	x0, x8
  406e28:	b.eq	406e54 <__fxstatat@plt+0x5304>  // b.none
  406e2c:	mov	w8, #0x9fa0                	// #40864
  406e30:	b	406e4c <__fxstatat@plt+0x52fc>
  406e34:	mov	w9, #0x5342                	// #21314
  406e38:	movk	w9, #0x5846, lsl #16
  406e3c:	cmp	x0, x9
  406e40:	b.eq	406e58 <__fxstatat@plt+0x5308>  // b.none
  406e44:	mov	w8, #0x4d42                	// #19778
  406e48:	movk	w8, #0xff53, lsl #16
  406e4c:	cmp	x0, x8
  406e50:	b.ne	406e64 <__fxstatat@plt+0x5314>  // b.any
  406e54:	mov	w8, wzr
  406e58:	mov	w0, w8
  406e5c:	ldp	x29, x30, [sp], #16
  406e60:	ret
  406e64:	mov	w8, #0x1                   	// #1
  406e68:	b	406e58 <__fxstatat@plt+0x5308>
  406e6c:	stp	x29, x30, [sp, #-48]!
  406e70:	stp	x20, x19, [sp, #32]
  406e74:	ldrh	w8, [x0, #72]
  406e78:	mov	w9, #0x102                 	// #258
  406e7c:	mov	x20, x0
  406e80:	mov	x19, x1
  406e84:	tst	w8, w9
  406e88:	str	x21, [sp, #16]
  406e8c:	mov	x29, sp
  406e90:	b.eq	406ee8 <__fxstatat@plt+0x5398>  // b.none
  406e94:	mov	w0, #0x18                  	// #24
  406e98:	bl	401870 <malloc@plt>
  406e9c:	cbz	x0, 406f08 <__fxstatat@plt+0x53b8>
  406ea0:	ldur	q0, [x19, #120]
  406ea4:	str	x19, [x0, #16]
  406ea8:	mov	x21, x0
  406eac:	mov	x1, x21
  406eb0:	str	q0, [x0]
  406eb4:	ldr	x0, [x20, #88]
  406eb8:	bl	408264 <__fxstatat@plt+0x6714>
  406ebc:	cmp	x0, x21
  406ec0:	b.eq	406f04 <__fxstatat@plt+0x53b4>  // b.none
  406ec4:	mov	x20, x0
  406ec8:	mov	x0, x21
  406ecc:	bl	401a10 <free@plt>
  406ed0:	cbz	x20, 406f18 <__fxstatat@plt+0x53c8>
  406ed4:	ldr	x8, [x20, #16]
  406ed8:	mov	w9, #0x2                   	// #2
  406edc:	strh	w9, [x19, #108]
  406ee0:	str	x8, [x19]
  406ee4:	b	406f04 <__fxstatat@plt+0x53b4>
  406ee8:	ldr	x0, [x20, #88]
  406eec:	add	x1, x19, #0x78
  406ef0:	bl	4073ac <__fxstatat@plt+0x585c>
  406ef4:	tbz	w0, #0, 406f04 <__fxstatat@plt+0x53b4>
  406ef8:	mov	w8, #0x2                   	// #2
  406efc:	str	x19, [x19]
  406f00:	strh	w8, [x19, #108]
  406f04:	mov	w0, #0x1                   	// #1
  406f08:	ldp	x20, x19, [sp, #32]
  406f0c:	ldr	x21, [sp, #16]
  406f10:	ldp	x29, x30, [sp], #48
  406f14:	ret
  406f18:	mov	w0, wzr
  406f1c:	b	406f08 <__fxstatat@plt+0x53b8>
  406f20:	stp	x29, x30, [sp, #-32]!
  406f24:	stp	x20, x19, [sp, #16]
  406f28:	ldr	w8, [x0, #44]
  406f2c:	mov	x19, x0
  406f30:	mov	w20, w1
  406f34:	mov	x29, sp
  406f38:	cmp	w8, w1
  406f3c:	b.ne	406f48 <__fxstatat@plt+0x53f8>  // b.any
  406f40:	cmn	w8, #0x64
  406f44:	b.ne	406f84 <__fxstatat@plt+0x5434>  // b.any
  406f48:	tbz	w2, #0, 406f60 <__fxstatat@plt+0x5410>
  406f4c:	add	x0, x19, #0x60
  406f50:	mov	w1, w8
  406f54:	bl	4083a8 <__fxstatat@plt+0x6858>
  406f58:	tbz	w0, #31, 406f70 <__fxstatat@plt+0x5420>
  406f5c:	b	406f74 <__fxstatat@plt+0x5424>
  406f60:	tbnz	w8, #31, 406f74 <__fxstatat@plt+0x5424>
  406f64:	ldr	w9, [x19, #72]
  406f68:	tbnz	w9, #2, 406f74 <__fxstatat@plt+0x5424>
  406f6c:	mov	w0, w8
  406f70:	bl	401940 <close@plt>
  406f74:	str	w20, [x19, #44]
  406f78:	ldp	x20, x19, [sp, #16]
  406f7c:	ldp	x29, x30, [sp], #32
  406f80:	ret
  406f84:	bl	401980 <abort@plt>
  406f88:	stp	x29, x30, [sp, #-16]!
  406f8c:	cmp	w2, #0x5
  406f90:	mov	x29, sp
  406f94:	b.cc	406fac <__fxstatat@plt+0x545c>  // b.lo, b.ul, b.last
  406f98:	bl	401b00 <__errno_location@plt>
  406f9c:	mov	w8, #0x16                  	// #22
  406fa0:	str	w8, [x0]
  406fa4:	mov	w0, #0x1                   	// #1
  406fa8:	b	406fb4 <__fxstatat@plt+0x5464>
  406fac:	mov	w0, wzr
  406fb0:	strh	w2, [x1, #112]
  406fb4:	ldp	x29, x30, [sp], #16
  406fb8:	ret
  406fbc:	stp	x29, x30, [sp, #-48]!
  406fc0:	tst	w1, #0xffffefff
  406fc4:	stp	x22, x21, [sp, #16]
  406fc8:	stp	x20, x19, [sp, #32]
  406fcc:	mov	x29, sp
  406fd0:	b.eq	406fec <__fxstatat@plt+0x549c>  // b.none
  406fd4:	bl	401b00 <__errno_location@plt>
  406fd8:	mov	x8, x0
  406fdc:	mov	w9, #0x16                  	// #22
  406fe0:	mov	x0, xzr
  406fe4:	str	w9, [x8]
  406fe8:	b	407028 <__fxstatat@plt+0x54d8>
  406fec:	ldr	x22, [x0]
  406ff0:	mov	w21, w1
  406ff4:	mov	x19, x0
  406ff8:	bl	401b00 <__errno_location@plt>
  406ffc:	str	wzr, [x0]
  407000:	ldrb	w8, [x19, #73]
  407004:	tbnz	w8, #5, 407024 <__fxstatat@plt+0x54d4>
  407008:	ldrh	w8, [x22, #108]
  40700c:	cmp	w8, #0x1
  407010:	b.eq	407038 <__fxstatat@plt+0x54e8>  // b.none
  407014:	cmp	w8, #0x9
  407018:	b.ne	407024 <__fxstatat@plt+0x54d4>  // b.any
  40701c:	ldr	x0, [x22, #16]
  407020:	b	407028 <__fxstatat@plt+0x54d8>
  407024:	mov	x0, xzr
  407028:	ldp	x20, x19, [sp, #32]
  40702c:	ldp	x22, x21, [sp, #16]
  407030:	ldp	x29, x30, [sp], #48
  407034:	ret
  407038:	mov	x20, x0
  40703c:	ldr	x0, [x19, #8]
  407040:	cbz	x0, 407048 <__fxstatat@plt+0x54f8>
  407044:	bl	405bb4 <__fxstatat@plt+0x4064>
  407048:	cmp	w21, #0x1, lsl #12
  40704c:	b.ne	407064 <__fxstatat@plt+0x5514>  // b.any
  407050:	ldr	w8, [x19, #72]
  407054:	mov	w21, #0x2                   	// #2
  407058:	orr	w8, w8, #0x1000
  40705c:	str	w8, [x19, #72]
  407060:	b	407068 <__fxstatat@plt+0x5518>
  407064:	mov	w21, #0x1                   	// #1
  407068:	ldr	x8, [x22, #88]
  40706c:	cbnz	x8, 4070dc <__fxstatat@plt+0x558c>
  407070:	ldr	x8, [x22, #48]
  407074:	ldrb	w8, [x8]
  407078:	cmp	w8, #0x2f
  40707c:	b.eq	4070dc <__fxstatat@plt+0x558c>  // b.none
  407080:	ldrb	w8, [x19, #72]
  407084:	tbnz	w8, #2, 4070dc <__fxstatat@plt+0x558c>
  407088:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  40708c:	add	x1, x1, #0x45
  407090:	mov	x0, x19
  407094:	bl	405b88 <__fxstatat@plt+0x4038>
  407098:	tbnz	w0, #31, 4070f0 <__fxstatat@plt+0x55a0>
  40709c:	mov	w22, w0
  4070a0:	mov	x0, x19
  4070a4:	mov	w1, w21
  4070a8:	bl	406584 <__fxstatat@plt+0x4a34>
  4070ac:	ldrb	w8, [x19, #73]
  4070b0:	str	x0, [x19, #8]
  4070b4:	tbnz	w8, #1, 4070fc <__fxstatat@plt+0x55ac>
  4070b8:	mov	w0, w22
  4070bc:	bl	4017b0 <fchdir@plt>
  4070c0:	cbz	w0, 407110 <__fxstatat@plt+0x55c0>
  4070c4:	ldr	w19, [x20]
  4070c8:	mov	w0, w22
  4070cc:	bl	401940 <close@plt>
  4070d0:	mov	x0, xzr
  4070d4:	str	w19, [x20]
  4070d8:	b	407028 <__fxstatat@plt+0x54d8>
  4070dc:	mov	x0, x19
  4070e0:	mov	w1, w21
  4070e4:	bl	406584 <__fxstatat@plt+0x4a34>
  4070e8:	str	x0, [x19, #8]
  4070ec:	b	407028 <__fxstatat@plt+0x54d8>
  4070f0:	mov	x0, xzr
  4070f4:	str	xzr, [x19, #8]
  4070f8:	b	407028 <__fxstatat@plt+0x54d8>
  4070fc:	mov	w2, #0x1                   	// #1
  407100:	mov	x0, x19
  407104:	mov	w1, w22
  407108:	bl	406f20 <__fxstatat@plt+0x53d0>
  40710c:	b	407118 <__fxstatat@plt+0x55c8>
  407110:	mov	w0, w22
  407114:	bl	401940 <close@plt>
  407118:	ldr	x0, [x19, #8]
  40711c:	b	407028 <__fxstatat@plt+0x54d8>
  407120:	ldr	x8, [x0, #8]
  407124:	udiv	x9, x8, x1
  407128:	msub	x0, x9, x1, x8
  40712c:	ret
  407130:	ldr	x8, [x0, #8]
  407134:	ldr	x9, [x1, #8]
  407138:	cmp	x8, x9
  40713c:	b.ne	407154 <__fxstatat@plt+0x5604>  // b.any
  407140:	ldr	x8, [x0]
  407144:	ldr	x9, [x1]
  407148:	cmp	x8, x9
  40714c:	cset	w0, eq  // eq = none
  407150:	ret
  407154:	mov	w0, wzr
  407158:	ret
  40715c:	sub	sp, sp, #0xb0
  407160:	stp	x29, x30, [sp, #128]
  407164:	stp	x22, x21, [sp, #144]
  407168:	stp	x20, x19, [sp, #160]
  40716c:	ldr	x22, [x0, #80]
  407170:	add	x29, sp, #0x80
  407174:	ldrb	w8, [x22, #73]
  407178:	tbnz	w8, #1, 407184 <__fxstatat@plt+0x5634>
  40717c:	mov	x0, xzr
  407180:	b	4071e0 <__fxstatat@plt+0x5690>
  407184:	ldr	x20, [x22, #80]
  407188:	mov	x19, x0
  40718c:	mov	w21, w1
  407190:	cbnz	x20, 4071c4 <__fxstatat@plt+0x5674>
  407194:	adrp	x2, 407000 <__fxstatat@plt+0x54b0>
  407198:	adrp	x3, 407000 <__fxstatat@plt+0x54b0>
  40719c:	adrp	x4, 401000 <mbrtowc@plt-0x720>
  4071a0:	add	x2, x2, #0x264
  4071a4:	add	x3, x3, #0x274
  4071a8:	add	x4, x4, #0xa10
  4071ac:	mov	w0, #0xd                   	// #13
  4071b0:	mov	x1, xzr
  4071b4:	bl	4079cc <__fxstatat@plt+0x5e7c>
  4071b8:	mov	x20, x0
  4071bc:	str	x0, [x22, #80]
  4071c0:	cbz	x0, 407200 <__fxstatat@plt+0x56b0>
  4071c4:	ldr	x8, [x19, #120]
  4071c8:	add	x1, sp, #0x8
  4071cc:	mov	x0, x20
  4071d0:	str	x8, [sp, #8]
  4071d4:	bl	4076fc <__fxstatat@plt+0x5bac>
  4071d8:	cbz	x0, 4071f4 <__fxstatat@plt+0x56a4>
  4071dc:	ldr	x0, [x0, #8]
  4071e0:	ldp	x20, x19, [sp, #160]
  4071e4:	ldp	x22, x21, [sp, #144]
  4071e8:	ldp	x29, x30, [sp, #128]
  4071ec:	add	sp, sp, #0xb0
  4071f0:	ret
  4071f4:	mov	w22, #0x1                   	// #1
  4071f8:	tbz	w21, #31, 407208 <__fxstatat@plt+0x56b8>
  4071fc:	b	40717c <__fxstatat@plt+0x562c>
  407200:	mov	w22, wzr
  407204:	tbnz	w21, #31, 40717c <__fxstatat@plt+0x562c>
  407208:	add	x1, sp, #0x8
  40720c:	mov	w0, w21
  407210:	bl	4018d0 <fstatfs@plt>
  407214:	cbnz	w0, 40717c <__fxstatat@plt+0x562c>
  407218:	cbz	w22, 40725c <__fxstatat@plt+0x570c>
  40721c:	mov	w0, #0x10                  	// #16
  407220:	bl	401870 <malloc@plt>
  407224:	cbz	x0, 40725c <__fxstatat@plt+0x570c>
  407228:	ldr	x8, [x19, #120]
  40722c:	ldr	x9, [sp, #8]
  407230:	mov	x21, x0
  407234:	mov	x1, x21
  407238:	stp	x8, x9, [x0]
  40723c:	mov	x0, x20
  407240:	bl	408264 <__fxstatat@plt+0x6714>
  407244:	cbz	x0, 407254 <__fxstatat@plt+0x5704>
  407248:	cmp	x0, x21
  40724c:	b.eq	40725c <__fxstatat@plt+0x570c>  // b.none
  407250:	bl	401980 <abort@plt>
  407254:	mov	x0, x21
  407258:	bl	401a10 <free@plt>
  40725c:	ldr	x0, [sp, #8]
  407260:	b	4071e0 <__fxstatat@plt+0x5690>
  407264:	ldr	x8, [x0]
  407268:	udiv	x9, x8, x1
  40726c:	msub	x0, x9, x1, x8
  407270:	ret
  407274:	ldr	x8, [x0]
  407278:	ldr	x9, [x1]
  40727c:	cmp	x8, x9
  407280:	cset	w0, eq  // eq = none
  407284:	ret
  407288:	ldr	x8, [x0]
  40728c:	ldr	x9, [x1]
  407290:	ldr	x8, [x8, #128]
  407294:	ldr	x9, [x9, #128]
  407298:	cmp	x9, x8
  40729c:	cset	w10, cc  // cc = lo, ul, last
  4072a0:	cmp	x8, x9
  4072a4:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4072a8:	ret
  4072ac:	sub	sp, sp, #0x40
  4072b0:	stp	x29, x30, [sp, #16]
  4072b4:	add	x29, sp, #0x10
  4072b8:	cmp	x0, #0x0
  4072bc:	sub	x8, x29, #0x4
  4072c0:	stp	x20, x19, [sp, #48]
  4072c4:	csel	x20, x8, x0, eq  // eq = none
  4072c8:	mov	x0, x20
  4072cc:	stp	x22, x21, [sp, #32]
  4072d0:	mov	x22, x2
  4072d4:	mov	x19, x1
  4072d8:	bl	401720 <mbrtowc@plt>
  4072dc:	mov	x21, x0
  4072e0:	cbz	x22, 407304 <__fxstatat@plt+0x57b4>
  4072e4:	cmn	x21, #0x2
  4072e8:	b.cc	407304 <__fxstatat@plt+0x57b4>  // b.lo, b.ul, b.last
  4072ec:	mov	w0, wzr
  4072f0:	bl	4074f4 <__fxstatat@plt+0x59a4>
  4072f4:	tbnz	w0, #0, 407304 <__fxstatat@plt+0x57b4>
  4072f8:	ldrb	w8, [x19]
  4072fc:	mov	w21, #0x1                   	// #1
  407300:	str	w8, [x20]
  407304:	mov	x0, x21
  407308:	ldp	x20, x19, [sp, #48]
  40730c:	ldp	x22, x21, [sp, #32]
  407310:	ldp	x29, x30, [sp, #16]
  407314:	add	sp, sp, #0x40
  407318:	ret
  40731c:	stp	x29, x30, [sp, #-48]!
  407320:	str	x21, [sp, #16]
  407324:	stp	x20, x19, [sp, #32]
  407328:	mov	x29, sp
  40732c:	mov	x20, x0
  407330:	bl	401820 <__fpending@plt>
  407334:	mov	x19, x0
  407338:	mov	x0, x20
  40733c:	bl	4017d0 <ferror_unlocked@plt>
  407340:	mov	w21, w0
  407344:	mov	x0, x20
  407348:	bl	4085e8 <__fxstatat@plt+0x6a98>
  40734c:	mov	w8, w0
  407350:	cbz	w21, 407368 <__fxstatat@plt+0x5818>
  407354:	cbnz	w8, 407360 <__fxstatat@plt+0x5810>
  407358:	bl	401b00 <__errno_location@plt>
  40735c:	str	wzr, [x0]
  407360:	mov	w0, #0xffffffff            	// #-1
  407364:	b	407388 <__fxstatat@plt+0x5838>
  407368:	cmp	w8, #0x0
  40736c:	csetm	w0, ne  // ne = any
  407370:	cbnz	x19, 407388 <__fxstatat@plt+0x5838>
  407374:	cbz	w8, 407388 <__fxstatat@plt+0x5838>
  407378:	bl	401b00 <__errno_location@plt>
  40737c:	ldr	w8, [x0]
  407380:	cmp	w8, #0x9
  407384:	csetm	w0, ne  // ne = any
  407388:	ldp	x20, x19, [sp, #32]
  40738c:	ldr	x21, [sp, #16]
  407390:	ldp	x29, x30, [sp], #48
  407394:	ret
  407398:	mov	w8, #0xf616                	// #62998
  40739c:	movk	w8, #0x95, lsl #16
  4073a0:	str	xzr, [x0, #16]
  4073a4:	str	w8, [x0, #24]
  4073a8:	ret
  4073ac:	stp	x29, x30, [sp, #-16]!
  4073b0:	ldr	w8, [x0, #24]
  4073b4:	mov	w9, #0xf616                	// #62998
  4073b8:	movk	w9, #0x95, lsl #16
  4073bc:	mov	x29, sp
  4073c0:	cmp	w8, w9
  4073c4:	b.ne	407430 <__fxstatat@plt+0x58e0>  // b.any
  4073c8:	ldr	x8, [x0, #16]
  4073cc:	cbz	x8, 4073f0 <__fxstatat@plt+0x58a0>
  4073d0:	ldr	x9, [x1, #8]
  4073d4:	ldr	x10, [x0]
  4073d8:	cmp	x9, x10
  4073dc:	b.ne	4073f0 <__fxstatat@plt+0x58a0>  // b.any
  4073e0:	ldr	x9, [x1]
  4073e4:	ldr	x10, [x0, #8]
  4073e8:	cmp	x9, x10
  4073ec:	b.eq	407420 <__fxstatat@plt+0x58d0>  // b.none
  4073f0:	add	x9, x8, #0x1
  4073f4:	tst	x9, x8
  4073f8:	str	x9, [x0, #16]
  4073fc:	b.ne	407418 <__fxstatat@plt+0x58c8>  // b.any
  407400:	cbz	x9, 407420 <__fxstatat@plt+0x58d0>
  407404:	ldr	q0, [x1]
  407408:	mov	w8, wzr
  40740c:	ext	v0.16b, v0.16b, v0.16b, #8
  407410:	str	q0, [x0]
  407414:	b	407424 <__fxstatat@plt+0x58d4>
  407418:	mov	w8, wzr
  40741c:	b	407424 <__fxstatat@plt+0x58d4>
  407420:	mov	w8, #0x1                   	// #1
  407424:	mov	w0, w8
  407428:	ldp	x29, x30, [sp], #16
  40742c:	ret
  407430:	adrp	x0, 40a000 <__fxstatat@plt+0x84b0>
  407434:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407438:	adrp	x3, 40a000 <__fxstatat@plt+0x84b0>
  40743c:	add	x0, x0, #0x78
  407440:	add	x1, x1, #0x90
  407444:	add	x3, x3, #0xa2
  407448:	mov	w2, #0x3c                  	// #60
  40744c:	bl	401af0 <__assert_fail@plt>
  407450:	sub	sp, sp, #0xe0
  407454:	stp	x29, x30, [sp, #208]
  407458:	add	x29, sp, #0xd0
  40745c:	stp	x2, x3, [x29, #-80]
  407460:	stp	x4, x5, [x29, #-64]
  407464:	stp	x6, x7, [x29, #-48]
  407468:	stp	q1, q2, [sp, #16]
  40746c:	stp	q3, q4, [sp, #48]
  407470:	str	q0, [sp]
  407474:	stp	q5, q6, [sp, #80]
  407478:	str	q7, [sp, #112]
  40747c:	tbnz	w1, #6, 407488 <__fxstatat@plt+0x5938>
  407480:	mov	w2, wzr
  407484:	b	4074e0 <__fxstatat@plt+0x5990>
  407488:	mov	x9, #0xffffffffffffffd0    	// #-48
  40748c:	mov	x11, sp
  407490:	sub	x12, x29, #0x50
  407494:	movk	x9, #0xff80, lsl #32
  407498:	add	x10, x29, #0x10
  40749c:	mov	x8, #0xffffffffffffffd0    	// #-48
  4074a0:	add	x11, x11, #0x80
  4074a4:	add	x12, x12, #0x30
  4074a8:	stp	x11, x9, [x29, #-16]
  4074ac:	stp	x10, x12, [x29, #-32]
  4074b0:	tbz	w8, #31, 4074d0 <__fxstatat@plt+0x5980>
  4074b4:	add	w9, w8, #0x8
  4074b8:	cmn	w8, #0x8
  4074bc:	stur	w9, [x29, #-8]
  4074c0:	b.gt	4074d0 <__fxstatat@plt+0x5980>
  4074c4:	ldur	x9, [x29, #-24]
  4074c8:	add	x8, x9, x8
  4074cc:	b	4074dc <__fxstatat@plt+0x598c>
  4074d0:	ldur	x8, [x29, #-32]
  4074d4:	add	x9, x8, #0x8
  4074d8:	stur	x9, [x29, #-32]
  4074dc:	ldr	w2, [x8]
  4074e0:	bl	401880 <open@plt>
  4074e4:	bl	40858c <__fxstatat@plt+0x6a3c>
  4074e8:	ldp	x29, x30, [sp, #208]
  4074ec:	add	sp, sp, #0xe0
  4074f0:	ret
  4074f4:	stp	x29, x30, [sp, #-32]!
  4074f8:	mov	x1, xzr
  4074fc:	str	x19, [sp, #16]
  407500:	mov	x29, sp
  407504:	bl	401b40 <setlocale@plt>
  407508:	cbz	x0, 407534 <__fxstatat@plt+0x59e4>
  40750c:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407510:	add	x1, x1, #0xe5
  407514:	mov	x19, x0
  407518:	bl	4019d0 <strcmp@plt>
  40751c:	cbz	w0, 40753c <__fxstatat@plt+0x59ec>
  407520:	adrp	x1, 40a000 <__fxstatat@plt+0x84b0>
  407524:	add	x1, x1, #0xe7
  407528:	mov	x0, x19
  40752c:	bl	4019d0 <strcmp@plt>
  407530:	cbz	w0, 40753c <__fxstatat@plt+0x59ec>
  407534:	mov	w0, #0x1                   	// #1
  407538:	b	407540 <__fxstatat@plt+0x59f0>
  40753c:	mov	w0, wzr
  407540:	ldr	x19, [sp, #16]
  407544:	ldp	x29, x30, [sp], #32
  407548:	ret
  40754c:	ldr	x0, [x0, #16]
  407550:	ret
  407554:	ldr	x0, [x0, #24]
  407558:	ret
  40755c:	ldr	x0, [x0, #32]
  407560:	ret
  407564:	ldp	x8, x9, [x0]
  407568:	cmp	x8, x9
  40756c:	b.cs	4075a8 <__fxstatat@plt+0x5a58>  // b.hs, b.nlast
  407570:	mov	x0, xzr
  407574:	ldr	x10, [x8]
  407578:	cbz	x10, 407598 <__fxstatat@plt+0x5a48>
  40757c:	mov	x10, xzr
  407580:	mov	x11, x8
  407584:	ldr	x11, [x11, #8]
  407588:	add	x10, x10, #0x1
  40758c:	cbnz	x11, 407584 <__fxstatat@plt+0x5a34>
  407590:	cmp	x10, x0
  407594:	csel	x0, x10, x0, hi  // hi = pmore
  407598:	add	x8, x8, #0x10
  40759c:	cmp	x8, x9
  4075a0:	b.cc	407574 <__fxstatat@plt+0x5a24>  // b.lo, b.ul, b.last
  4075a4:	ret
  4075a8:	mov	x0, xzr
  4075ac:	ret
  4075b0:	ldp	x9, x10, [x0]
  4075b4:	cmp	x9, x10
  4075b8:	b.cs	4075f0 <__fxstatat@plt+0x5aa0>  // b.hs, b.nlast
  4075bc:	mov	x8, xzr
  4075c0:	mov	x11, xzr
  4075c4:	ldr	x12, [x9]
  4075c8:	cbz	x12, 4075e0 <__fxstatat@plt+0x5a90>
  4075cc:	mov	x12, x9
  4075d0:	ldr	x12, [x12, #8]
  4075d4:	add	x8, x8, #0x1
  4075d8:	cbnz	x12, 4075d0 <__fxstatat@plt+0x5a80>
  4075dc:	add	x11, x11, #0x1
  4075e0:	add	x9, x9, #0x10
  4075e4:	cmp	x9, x10
  4075e8:	b.cc	4075c4 <__fxstatat@plt+0x5a74>  // b.lo, b.ul, b.last
  4075ec:	b	4075f8 <__fxstatat@plt+0x5aa8>
  4075f0:	mov	x11, xzr
  4075f4:	mov	x8, xzr
  4075f8:	ldr	x9, [x0, #24]
  4075fc:	cmp	x11, x9
  407600:	b.ne	407618 <__fxstatat@plt+0x5ac8>  // b.any
  407604:	ldr	x9, [x0, #32]
  407608:	cmp	x8, x9
  40760c:	b.ne	407618 <__fxstatat@plt+0x5ac8>  // b.any
  407610:	mov	w0, #0x1                   	// #1
  407614:	ret
  407618:	mov	w0, wzr
  40761c:	ret
  407620:	stp	x29, x30, [sp, #-48]!
  407624:	stp	x22, x21, [sp, #16]
  407628:	stp	x20, x19, [sp, #32]
  40762c:	ldp	x8, x9, [x0]
  407630:	ldp	x20, x3, [x0, #24]
  407634:	ldr	x22, [x0, #16]
  407638:	mov	x19, x1
  40763c:	cmp	x8, x9
  407640:	mov	x21, xzr
  407644:	mov	x29, sp
  407648:	b.cs	40767c <__fxstatat@plt+0x5b2c>  // b.hs, b.nlast
  40764c:	ldr	x10, [x8]
  407650:	cbz	x10, 407670 <__fxstatat@plt+0x5b20>
  407654:	mov	x10, xzr
  407658:	mov	x11, x8
  40765c:	ldr	x11, [x11, #8]
  407660:	add	x10, x10, #0x1
  407664:	cbnz	x11, 40765c <__fxstatat@plt+0x5b0c>
  407668:	cmp	x10, x21
  40766c:	csel	x21, x10, x21, hi  // hi = pmore
  407670:	add	x8, x8, #0x10
  407674:	cmp	x8, x9
  407678:	b.cc	40764c <__fxstatat@plt+0x5afc>  // b.lo, b.ul, b.last
  40767c:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  407680:	add	x2, x2, #0xfc
  407684:	mov	w1, #0x1                   	// #1
  407688:	mov	x0, x19
  40768c:	bl	4019c0 <__fprintf_chk@plt>
  407690:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  407694:	add	x2, x2, #0x114
  407698:	mov	w1, #0x1                   	// #1
  40769c:	mov	x0, x19
  4076a0:	mov	x3, x22
  4076a4:	bl	4019c0 <__fprintf_chk@plt>
  4076a8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4076ac:	ucvtf	d0, x20
  4076b0:	fmov	d1, x8
  4076b4:	fmul	d0, d0, d1
  4076b8:	ucvtf	d1, x22
  4076bc:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  4076c0:	fdiv	d0, d0, d1
  4076c4:	add	x2, x2, #0x12c
  4076c8:	mov	w1, #0x1                   	// #1
  4076cc:	mov	x0, x19
  4076d0:	mov	x3, x20
  4076d4:	bl	4019c0 <__fprintf_chk@plt>
  4076d8:	mov	x0, x19
  4076dc:	mov	x3, x21
  4076e0:	ldp	x20, x19, [sp, #32]
  4076e4:	ldp	x22, x21, [sp, #16]
  4076e8:	adrp	x2, 40a000 <__fxstatat@plt+0x84b0>
  4076ec:	add	x2, x2, #0x14d
  4076f0:	mov	w1, #0x1                   	// #1
  4076f4:	ldp	x29, x30, [sp], #48
  4076f8:	b	4019c0 <__fprintf_chk@plt>
  4076fc:	stp	x29, x30, [sp, #-48]!
  407700:	stp	x20, x19, [sp, #32]
  407704:	ldr	x8, [x0, #16]
  407708:	ldr	x9, [x0, #48]
  40770c:	mov	x19, x0
  407710:	mov	x20, x1
  407714:	mov	x0, x1
  407718:	mov	x1, x8
  40771c:	str	x21, [sp, #16]
  407720:	mov	x29, sp
  407724:	blr	x9
  407728:	ldr	x8, [x19, #16]
  40772c:	cmp	x0, x8
  407730:	b.cs	407798 <__fxstatat@plt+0x5c48>  // b.hs, b.nlast
  407734:	ldr	x8, [x19]
  407738:	add	x21, x8, x0, lsl #4
  40773c:	ldr	x1, [x21]
  407740:	mov	x0, xzr
  407744:	cbz	x1, 407788 <__fxstatat@plt+0x5c38>
  407748:	cbz	x8, 407788 <__fxstatat@plt+0x5c38>
  40774c:	cmp	x1, x20
  407750:	b.eq	407774 <__fxstatat@plt+0x5c24>  // b.none
  407754:	ldr	x8, [x19, #56]
  407758:	mov	x0, x20
  40775c:	blr	x8
  407760:	tbnz	w0, #0, 40777c <__fxstatat@plt+0x5c2c>
  407764:	ldr	x21, [x21, #8]
  407768:	cbz	x21, 407784 <__fxstatat@plt+0x5c34>
  40776c:	ldr	x1, [x21]
  407770:	b	40774c <__fxstatat@plt+0x5bfc>
  407774:	mov	x0, x20
  407778:	b	407788 <__fxstatat@plt+0x5c38>
  40777c:	ldr	x0, [x21]
  407780:	b	407788 <__fxstatat@plt+0x5c38>
  407784:	mov	x0, xzr
  407788:	ldp	x20, x19, [sp, #32]
  40778c:	ldr	x21, [sp, #16]
  407790:	ldp	x29, x30, [sp], #48
  407794:	ret
  407798:	bl	401980 <abort@plt>
  40779c:	stp	x29, x30, [sp, #-16]!
  4077a0:	ldr	x8, [x0, #32]
  4077a4:	mov	x29, sp
  4077a8:	cbz	x8, 4077c4 <__fxstatat@plt+0x5c74>
  4077ac:	ldp	x8, x9, [x0]
  4077b0:	cmp	x8, x9
  4077b4:	b.cs	4077d0 <__fxstatat@plt+0x5c80>  // b.hs, b.nlast
  4077b8:	ldr	x0, [x8], #16
  4077bc:	cbz	x0, 4077b0 <__fxstatat@plt+0x5c60>
  4077c0:	b	4077c8 <__fxstatat@plt+0x5c78>
  4077c4:	mov	x0, xzr
  4077c8:	ldp	x29, x30, [sp], #16
  4077cc:	ret
  4077d0:	bl	401980 <abort@plt>
  4077d4:	stp	x29, x30, [sp, #-32]!
  4077d8:	stp	x20, x19, [sp, #16]
  4077dc:	ldr	x8, [x0, #16]
  4077e0:	ldr	x9, [x0, #48]
  4077e4:	mov	x19, x0
  4077e8:	mov	x20, x1
  4077ec:	mov	x0, x1
  4077f0:	mov	x1, x8
  4077f4:	mov	x29, sp
  4077f8:	blr	x9
  4077fc:	ldr	x8, [x19, #16]
  407800:	cmp	x0, x8
  407804:	b.cs	407860 <__fxstatat@plt+0x5d10>  // b.hs, b.nlast
  407808:	ldr	x8, [x19]
  40780c:	add	x9, x8, x0, lsl #4
  407810:	ldp	x10, x9, [x9]
  407814:	cmp	x10, x20
  407818:	b.eq	407824 <__fxstatat@plt+0x5cd4>  // b.none
  40781c:	cbnz	x9, 407810 <__fxstatat@plt+0x5cc0>
  407820:	b	407830 <__fxstatat@plt+0x5ce0>
  407824:	cbz	x9, 407830 <__fxstatat@plt+0x5ce0>
  407828:	ldr	x0, [x9]
  40782c:	b	407854 <__fxstatat@plt+0x5d04>
  407830:	ldr	x9, [x19, #8]
  407834:	add	x8, x8, x0, lsl #4
  407838:	add	x8, x8, #0x10
  40783c:	cmp	x8, x9
  407840:	b.cs	407850 <__fxstatat@plt+0x5d00>  // b.hs, b.nlast
  407844:	ldr	x0, [x8], #16
  407848:	cbz	x0, 40783c <__fxstatat@plt+0x5cec>
  40784c:	b	407854 <__fxstatat@plt+0x5d04>
  407850:	mov	x0, xzr
  407854:	ldp	x20, x19, [sp, #16]
  407858:	ldp	x29, x30, [sp], #32
  40785c:	ret
  407860:	bl	401980 <abort@plt>
  407864:	ldp	x9, x10, [x0]
  407868:	cmp	x9, x10
  40786c:	b.cs	4078c4 <__fxstatat@plt+0x5d74>  // b.hs, b.nlast
  407870:	mov	x11, xzr
  407874:	ldr	x8, [x9]
  407878:	cbz	x8, 4078ac <__fxstatat@plt+0x5d5c>
  40787c:	cbz	x9, 4078ac <__fxstatat@plt+0x5d5c>
  407880:	mov	x10, x9
  407884:	cmp	x11, x2
  407888:	b.cs	4078cc <__fxstatat@plt+0x5d7c>  // b.hs, b.nlast
  40788c:	ldr	x8, [x10]
  407890:	str	x8, [x1, x11, lsl #3]
  407894:	ldr	x10, [x10, #8]
  407898:	add	x8, x11, #0x1
  40789c:	mov	x11, x8
  4078a0:	cbnz	x10, 407884 <__fxstatat@plt+0x5d34>
  4078a4:	ldr	x10, [x0, #8]
  4078a8:	b	4078b0 <__fxstatat@plt+0x5d60>
  4078ac:	mov	x8, x11
  4078b0:	add	x9, x9, #0x10
  4078b4:	cmp	x9, x10
  4078b8:	mov	x11, x8
  4078bc:	b.cc	407874 <__fxstatat@plt+0x5d24>  // b.lo, b.ul, b.last
  4078c0:	b	4078d0 <__fxstatat@plt+0x5d80>
  4078c4:	mov	x8, xzr
  4078c8:	b	4078d0 <__fxstatat@plt+0x5d80>
  4078cc:	mov	x8, x11
  4078d0:	mov	x0, x8
  4078d4:	ret
  4078d8:	stp	x29, x30, [sp, #-64]!
  4078dc:	stp	x24, x23, [sp, #16]
  4078e0:	stp	x22, x21, [sp, #32]
  4078e4:	stp	x20, x19, [sp, #48]
  4078e8:	ldp	x23, x8, [x0]
  4078ec:	mov	x29, sp
  4078f0:	cmp	x23, x8
  4078f4:	b.cs	407958 <__fxstatat@plt+0x5e08>  // b.hs, b.nlast
  4078f8:	mov	x19, x2
  4078fc:	mov	x20, x0
  407900:	mov	x21, x1
  407904:	mov	x22, xzr
  407908:	ldr	x0, [x23]
  40790c:	cbz	x0, 407948 <__fxstatat@plt+0x5df8>
  407910:	cbz	x23, 407948 <__fxstatat@plt+0x5df8>
  407914:	mov	x1, x19
  407918:	blr	x21
  40791c:	tbz	w0, #0, 40795c <__fxstatat@plt+0x5e0c>
  407920:	mov	x24, x23
  407924:	ldr	x24, [x24, #8]
  407928:	add	x22, x22, #0x1
  40792c:	cbz	x24, 407944 <__fxstatat@plt+0x5df4>
  407930:	ldr	x0, [x24]
  407934:	mov	x1, x19
  407938:	blr	x21
  40793c:	tbnz	w0, #0, 407924 <__fxstatat@plt+0x5dd4>
  407940:	b	40795c <__fxstatat@plt+0x5e0c>
  407944:	ldr	x8, [x20, #8]
  407948:	add	x23, x23, #0x10
  40794c:	cmp	x23, x8
  407950:	b.cc	407908 <__fxstatat@plt+0x5db8>  // b.lo, b.ul, b.last
  407954:	b	40795c <__fxstatat@plt+0x5e0c>
  407958:	mov	x22, xzr
  40795c:	mov	x0, x22
  407960:	ldp	x20, x19, [sp, #48]
  407964:	ldp	x22, x21, [sp, #32]
  407968:	ldp	x24, x23, [sp, #16]
  40796c:	ldp	x29, x30, [sp], #64
  407970:	ret
  407974:	ldrb	w9, [x0]
  407978:	cbz	w9, 4079a8 <__fxstatat@plt+0x5e58>
  40797c:	mov	x8, x0
  407980:	mov	x0, xzr
  407984:	add	x8, x8, #0x1
  407988:	lsl	x10, x0, #5
  40798c:	sub	x10, x10, x0
  407990:	add	x10, x10, w9, uxtb
  407994:	ldrb	w9, [x8], #1
  407998:	udiv	x11, x10, x1
  40799c:	msub	x0, x11, x1, x10
  4079a0:	cbnz	w9, 407988 <__fxstatat@plt+0x5e38>
  4079a4:	ret
  4079a8:	mov	x0, xzr
  4079ac:	ret
  4079b0:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  4079b4:	add	x8, x8, #0x168
  4079b8:	ldr	w9, [x8, #16]
  4079bc:	ldr	q0, [x8]
  4079c0:	str	w9, [x0, #16]
  4079c4:	str	q0, [x0]
  4079c8:	ret
  4079cc:	stp	x29, x30, [sp, #-64]!
  4079d0:	adrp	x8, 407000 <__fxstatat@plt+0x54b0>
  4079d4:	add	x8, x8, #0xaa0
  4079d8:	cmp	x2, #0x0
  4079dc:	adrp	x9, 407000 <__fxstatat@plt+0x54b0>
  4079e0:	stp	x24, x23, [sp, #16]
  4079e4:	stp	x22, x21, [sp, #32]
  4079e8:	mov	x21, x0
  4079ec:	add	x9, x9, #0xab0
  4079f0:	csel	x23, x8, x2, eq  // eq = none
  4079f4:	cmp	x3, #0x0
  4079f8:	mov	w0, #0x50                  	// #80
  4079fc:	stp	x20, x19, [sp, #48]
  407a00:	mov	x29, sp
  407a04:	mov	x19, x4
  407a08:	mov	x22, x1
  407a0c:	csel	x24, x9, x3, eq  // eq = none
  407a10:	bl	401870 <malloc@plt>
  407a14:	mov	x20, x0
  407a18:	cbz	x0, 407a88 <__fxstatat@plt+0x5f38>
  407a1c:	adrp	x8, 40a000 <__fxstatat@plt+0x84b0>
  407a20:	add	x8, x8, #0x168
  407a24:	cmp	x22, #0x0
  407a28:	csel	x22, x8, x22, eq  // eq = none
  407a2c:	mov	x0, x20
  407a30:	str	x22, [x20, #40]
  407a34:	bl	407abc <__fxstatat@plt+0x5f6c>
  407a38:	tbz	w0, #0, 407a7c <__fxstatat@plt+0x5f2c>
  407a3c:	mov	x0, x21
  407a40:	mov	x1, x22
  407a44:	bl	407b50 <__fxstatat@plt+0x6000>
  407a48:	str	x0, [x20, #16]
  407a4c:	cbz	x0, 407a7c <__fxstatat@plt+0x5f2c>
  407a50:	mov	w1, #0x10                  	// #16
  407a54:	mov	x21, x0
  407a58:	bl	40544c <__fxstatat@plt+0x38fc>
  407a5c:	str	x0, [x20]
  407a60:	cbz	x0, 407a7c <__fxstatat@plt+0x5f2c>
  407a64:	add	x8, x0, x21, lsl #4
  407a68:	stp	xzr, xzr, [x20, #24]
  407a6c:	stp	x23, x24, [x20, #48]
  407a70:	str	x8, [x20, #8]
  407a74:	stp	x19, xzr, [x20, #64]
  407a78:	b	407a88 <__fxstatat@plt+0x5f38>
  407a7c:	mov	x0, x20
  407a80:	bl	401a10 <free@plt>
  407a84:	mov	x20, xzr
  407a88:	mov	x0, x20
  407a8c:	ldp	x20, x19, [sp, #48]
  407a90:	ldp	x22, x21, [sp, #32]
  407a94:	ldp	x24, x23, [sp, #16]
  407a98:	ldp	x29, x30, [sp], #64
  407a9c:	ret
  407aa0:	ror	x8, x0, #3
  407aa4:	udiv	x9, x8, x1
  407aa8:	msub	x0, x9, x1, x8
  407aac:	ret
  407ab0:	cmp	x0, x1
  407ab4:	cset	w0, eq  // eq = none
  407ab8:	ret
  407abc:	ldr	x8, [x0, #40]
  407ac0:	adrp	x9, 40a000 <__fxstatat@plt+0x84b0>
  407ac4:	add	x9, x9, #0x168
  407ac8:	cmp	x8, x9
  407acc:	b.eq	407b38 <__fxstatat@plt+0x5fe8>  // b.none
  407ad0:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  407ad4:	ldr	s0, [x8, #8]
  407ad8:	ldr	s1, [x10, #240]
  407adc:	fcmp	s0, s1
  407ae0:	b.le	407b40 <__fxstatat@plt+0x5ff0>
  407ae4:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  407ae8:	ldr	s2, [x10, #244]
  407aec:	fcmp	s0, s2
  407af0:	b.pl	407b40 <__fxstatat@plt+0x5ff0>  // b.nfrst
  407af4:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  407af8:	ldr	s2, [x8, #12]
  407afc:	ldr	s3, [x10, #248]
  407b00:	fcmp	s2, s3
  407b04:	b.le	407b40 <__fxstatat@plt+0x5ff0>
  407b08:	ldr	s2, [x8]
  407b0c:	fcmp	s2, #0.0
  407b10:	b.lt	407b40 <__fxstatat@plt+0x5ff0>  // b.tstop
  407b14:	fadd	s1, s2, s1
  407b18:	fcmp	s1, s0
  407b1c:	b.pl	407b40 <__fxstatat@plt+0x5ff0>  // b.nfrst
  407b20:	ldr	s0, [x8, #4]
  407b24:	fmov	s2, #1.000000000000000000e+00
  407b28:	fcmp	s0, s2
  407b2c:	b.hi	407b40 <__fxstatat@plt+0x5ff0>  // b.pmore
  407b30:	fcmp	s1, s0
  407b34:	b.pl	407b40 <__fxstatat@plt+0x5ff0>  // b.nfrst
  407b38:	mov	w8, #0x1                   	// #1
  407b3c:	b	407b48 <__fxstatat@plt+0x5ff8>
  407b40:	mov	w8, wzr
  407b44:	str	x9, [x0, #40]
  407b48:	mov	w0, w8
  407b4c:	ret
  407b50:	ldrb	w8, [x1, #16]
  407b54:	cbnz	w8, 407b78 <__fxstatat@plt+0x6028>
  407b58:	ldr	s0, [x1, #8]
  407b5c:	ucvtf	s1, x0
  407b60:	mov	w8, #0x5f800000            	// #1602224128
  407b64:	fdiv	s0, s1, s0
  407b68:	fmov	s1, w8
  407b6c:	fcmp	s0, s1
  407b70:	b.ge	407bec <__fxstatat@plt+0x609c>  // b.tcont
  407b74:	fcvtzu	x0, s0
  407b78:	cmp	x0, #0xa
  407b7c:	mov	w8, #0xa                   	// #10
  407b80:	csel	x8, x0, x8, hi  // hi = pmore
  407b84:	orr	x0, x8, #0x1
  407b88:	cmn	x0, #0x1
  407b8c:	b.eq	407bec <__fxstatat@plt+0x609c>  // b.none
  407b90:	cmp	x0, #0xa
  407b94:	b.cc	407bcc <__fxstatat@plt+0x607c>  // b.lo, b.ul, b.last
  407b98:	mov	w9, #0xc                   	// #12
  407b9c:	mov	w10, #0x9                   	// #9
  407ba0:	mov	w8, #0x3                   	// #3
  407ba4:	udiv	x11, x0, x8
  407ba8:	msub	x11, x11, x8, x0
  407bac:	cbz	x11, 407bd0 <__fxstatat@plt+0x6080>
  407bb0:	add	x10, x10, x9
  407bb4:	add	x10, x10, #0x4
  407bb8:	add	x8, x8, #0x2
  407bbc:	cmp	x10, x0
  407bc0:	add	x9, x9, #0x8
  407bc4:	b.cc	407ba4 <__fxstatat@plt+0x6054>  // b.lo, b.ul, b.last
  407bc8:	b	407bd0 <__fxstatat@plt+0x6080>
  407bcc:	mov	w8, #0x3                   	// #3
  407bd0:	udiv	x9, x0, x8
  407bd4:	msub	x8, x9, x8, x0
  407bd8:	cbnz	x8, 407be4 <__fxstatat@plt+0x6094>
  407bdc:	add	x0, x0, #0x2
  407be0:	b	407b88 <__fxstatat@plt+0x6038>
  407be4:	lsr	x8, x0, #60
  407be8:	cbz	x8, 407bf0 <__fxstatat@plt+0x60a0>
  407bec:	mov	x0, xzr
  407bf0:	ret
  407bf4:	stp	x29, x30, [sp, #-48]!
  407bf8:	str	x21, [sp, #16]
  407bfc:	stp	x20, x19, [sp, #32]
  407c00:	ldp	x20, x8, [x0]
  407c04:	mov	x19, x0
  407c08:	mov	x29, sp
  407c0c:	cmp	x20, x8
  407c10:	b.cs	407c80 <__fxstatat@plt+0x6130>  // b.hs, b.nlast
  407c14:	ldr	x9, [x20]
  407c18:	cbz	x9, 407c78 <__fxstatat@plt+0x6128>
  407c1c:	ldr	x8, [x19, #64]
  407c20:	ldr	x21, [x20, #8]
  407c24:	cmp	x8, #0x0
  407c28:	cset	w9, ne  // ne = any
  407c2c:	cbz	x21, 407c64 <__fxstatat@plt+0x6114>
  407c30:	tbz	w9, #0, 407c40 <__fxstatat@plt+0x60f0>
  407c34:	ldr	x0, [x21]
  407c38:	blr	x8
  407c3c:	ldr	x8, [x19, #64]
  407c40:	str	xzr, [x21]
  407c44:	ldr	x9, [x19, #72]
  407c48:	ldr	x10, [x21, #8]
  407c4c:	cmp	x8, #0x0
  407c50:	str	x9, [x21, #8]
  407c54:	str	x21, [x19, #72]
  407c58:	cset	w9, ne  // ne = any
  407c5c:	mov	x21, x10
  407c60:	cbnz	x10, 407c30 <__fxstatat@plt+0x60e0>
  407c64:	cbz	w9, 407c70 <__fxstatat@plt+0x6120>
  407c68:	ldr	x0, [x20]
  407c6c:	blr	x8
  407c70:	stp	xzr, xzr, [x20]
  407c74:	ldr	x8, [x19, #8]
  407c78:	add	x20, x20, #0x10
  407c7c:	b	407c0c <__fxstatat@plt+0x60bc>
  407c80:	stp	xzr, xzr, [x19, #24]
  407c84:	ldp	x20, x19, [sp, #32]
  407c88:	ldr	x21, [sp, #16]
  407c8c:	ldp	x29, x30, [sp], #48
  407c90:	ret
  407c94:	stp	x29, x30, [sp, #-48]!
  407c98:	stp	x20, x19, [sp, #32]
  407c9c:	ldr	x8, [x0, #64]
  407ca0:	mov	x19, x0
  407ca4:	str	x21, [sp, #16]
  407ca8:	mov	x29, sp
  407cac:	cbz	x8, 407d00 <__fxstatat@plt+0x61b0>
  407cb0:	ldr	x8, [x19, #32]
  407cb4:	cbz	x8, 407d00 <__fxstatat@plt+0x61b0>
  407cb8:	ldp	x20, x8, [x19]
  407cbc:	cmp	x20, x8
  407cc0:	b.cs	407d00 <__fxstatat@plt+0x61b0>  // b.hs, b.nlast
  407cc4:	ldr	x0, [x20]
  407cc8:	cbz	x0, 407cf8 <__fxstatat@plt+0x61a8>
  407ccc:	cbz	x20, 407cf8 <__fxstatat@plt+0x61a8>
  407cd0:	ldr	x8, [x19, #64]
  407cd4:	blr	x8
  407cd8:	ldr	x21, [x20, #8]
  407cdc:	cbz	x21, 407cf4 <__fxstatat@plt+0x61a4>
  407ce0:	ldr	x0, [x21]
  407ce4:	ldr	x8, [x19, #64]
  407ce8:	blr	x8
  407cec:	ldr	x21, [x21, #8]
  407cf0:	cbnz	x21, 407ce0 <__fxstatat@plt+0x6190>
  407cf4:	ldr	x8, [x19, #8]
  407cf8:	add	x20, x20, #0x10
  407cfc:	b	407cbc <__fxstatat@plt+0x616c>
  407d00:	ldp	x20, x8, [x19]
  407d04:	cmp	x20, x8
  407d08:	b.cs	407d30 <__fxstatat@plt+0x61e0>  // b.hs, b.nlast
  407d0c:	ldr	x0, [x20, #8]
  407d10:	cbz	x0, 407d28 <__fxstatat@plt+0x61d8>
  407d14:	ldr	x21, [x0, #8]
  407d18:	bl	401a10 <free@plt>
  407d1c:	mov	x0, x21
  407d20:	cbnz	x21, 407d14 <__fxstatat@plt+0x61c4>
  407d24:	ldr	x8, [x19, #8]
  407d28:	add	x20, x20, #0x10
  407d2c:	b	407d04 <__fxstatat@plt+0x61b4>
  407d30:	ldr	x0, [x19, #72]
  407d34:	cbz	x0, 407d48 <__fxstatat@plt+0x61f8>
  407d38:	ldr	x20, [x0, #8]
  407d3c:	bl	401a10 <free@plt>
  407d40:	mov	x0, x20
  407d44:	cbnz	x20, 407d38 <__fxstatat@plt+0x61e8>
  407d48:	ldr	x0, [x19]
  407d4c:	bl	401a10 <free@plt>
  407d50:	mov	x0, x19
  407d54:	ldp	x20, x19, [sp, #32]
  407d58:	ldr	x21, [sp, #16]
  407d5c:	ldp	x29, x30, [sp], #48
  407d60:	b	401a10 <free@plt>
  407d64:	sub	sp, sp, #0x70
  407d68:	stp	x29, x30, [sp, #80]
  407d6c:	stp	x20, x19, [sp, #96]
  407d70:	ldr	x8, [x0, #40]
  407d74:	mov	x19, x0
  407d78:	mov	x0, x1
  407d7c:	add	x29, sp, #0x50
  407d80:	mov	x1, x8
  407d84:	bl	407b50 <__fxstatat@plt+0x6000>
  407d88:	cbz	x0, 407e0c <__fxstatat@plt+0x62bc>
  407d8c:	ldr	x8, [x19, #16]
  407d90:	mov	x20, x0
  407d94:	cmp	x0, x8
  407d98:	b.eq	407e08 <__fxstatat@plt+0x62b8>  // b.none
  407d9c:	mov	w1, #0x10                  	// #16
  407da0:	mov	x0, x20
  407da4:	bl	40544c <__fxstatat@plt+0x38fc>
  407da8:	str	x0, [sp]
  407dac:	cbz	x0, 407e0c <__fxstatat@plt+0x62bc>
  407db0:	add	x8, x0, x20, lsl #4
  407db4:	stp	x8, x20, [sp, #8]
  407db8:	stp	xzr, xzr, [sp, #24]
  407dbc:	ldur	q0, [x19, #40]
  407dc0:	mov	x0, sp
  407dc4:	mov	x1, x19
  407dc8:	mov	w2, wzr
  407dcc:	stur	q0, [sp, #40]
  407dd0:	ldur	q0, [x19, #56]
  407dd4:	stur	q0, [sp, #56]
  407dd8:	ldr	x8, [x19, #72]
  407ddc:	str	x8, [sp, #72]
  407de0:	bl	407e60 <__fxstatat@plt+0x6310>
  407de4:	tbz	w0, #0, 407e1c <__fxstatat@plt+0x62cc>
  407de8:	ldr	x0, [x19]
  407dec:	bl	401a10 <free@plt>
  407df0:	ldr	q0, [sp]
  407df4:	str	q0, [x19]
  407df8:	ldr	q0, [sp, #16]
  407dfc:	str	q0, [x19, #16]
  407e00:	ldr	x8, [sp, #72]
  407e04:	str	x8, [x19, #72]
  407e08:	mov	w0, #0x1                   	// #1
  407e0c:	ldp	x20, x19, [sp, #96]
  407e10:	ldp	x29, x30, [sp, #80]
  407e14:	add	sp, sp, #0x70
  407e18:	ret
  407e1c:	ldr	x8, [sp, #72]
  407e20:	mov	x1, sp
  407e24:	mov	w2, #0x1                   	// #1
  407e28:	mov	x0, x19
  407e2c:	str	x8, [x19, #72]
  407e30:	bl	407e60 <__fxstatat@plt+0x6310>
  407e34:	tbz	w0, #0, 407e5c <__fxstatat@plt+0x630c>
  407e38:	mov	x1, sp
  407e3c:	mov	x0, x19
  407e40:	mov	w2, wzr
  407e44:	bl	407e60 <__fxstatat@plt+0x6310>
  407e48:	tbz	w0, #0, 407e5c <__fxstatat@plt+0x630c>
  407e4c:	ldr	x0, [sp]
  407e50:	bl	401a10 <free@plt>
  407e54:	mov	w0, wzr
  407e58:	b	407e0c <__fxstatat@plt+0x62bc>
  407e5c:	bl	401980 <abort@plt>
  407e60:	stp	x29, x30, [sp, #-80]!
  407e64:	stp	x26, x25, [sp, #16]
  407e68:	stp	x24, x23, [sp, #32]
  407e6c:	stp	x22, x21, [sp, #48]
  407e70:	stp	x20, x19, [sp, #64]
  407e74:	ldp	x24, x8, [x1]
  407e78:	mov	x29, sp
  407e7c:	cmp	x24, x8
  407e80:	b.cs	407fb0 <__fxstatat@plt+0x6460>  // b.hs, b.nlast
  407e84:	mov	w19, w2
  407e88:	mov	x20, x1
  407e8c:	mov	x21, x0
  407e90:	add	x25, x0, #0x48
  407e94:	ldr	x22, [x24]
  407e98:	cbz	x22, 407fa0 <__fxstatat@plt+0x6450>
  407e9c:	ldr	x23, [x24, #8]
  407ea0:	cbz	x23, 407f10 <__fxstatat@plt+0x63c0>
  407ea4:	ldr	x1, [x21, #16]
  407ea8:	ldr	x22, [x23]
  407eac:	ldr	x8, [x21, #48]
  407eb0:	mov	x0, x22
  407eb4:	blr	x8
  407eb8:	ldr	x1, [x21, #16]
  407ebc:	cmp	x0, x1
  407ec0:	b.cs	407fcc <__fxstatat@plt+0x647c>  // b.hs, b.nlast
  407ec4:	ldr	x8, [x21]
  407ec8:	add	x9, x8, x0, lsl #4
  407ecc:	ldr	x10, [x9]
  407ed0:	ldr	x8, [x23, #8]
  407ed4:	cbz	x10, 407ee0 <__fxstatat@plt+0x6390>
  407ed8:	add	x9, x9, #0x8
  407edc:	b	407ef8 <__fxstatat@plt+0x63a8>
  407ee0:	str	x22, [x9]
  407ee4:	ldr	x9, [x21, #24]
  407ee8:	add	x9, x9, #0x1
  407eec:	str	x9, [x21, #24]
  407ef0:	mov	x9, x25
  407ef4:	str	xzr, [x23]
  407ef8:	ldr	x10, [x9]
  407efc:	str	x10, [x23, #8]
  407f00:	str	x23, [x9]
  407f04:	mov	x23, x8
  407f08:	cbnz	x8, 407ea8 <__fxstatat@plt+0x6358>
  407f0c:	ldr	x22, [x24]
  407f10:	str	xzr, [x24, #8]
  407f14:	tbnz	w19, #0, 407fa0 <__fxstatat@plt+0x6450>
  407f18:	ldr	x8, [x21, #48]
  407f1c:	ldr	x1, [x21, #16]
  407f20:	mov	x0, x22
  407f24:	blr	x8
  407f28:	ldr	x8, [x21, #16]
  407f2c:	cmp	x0, x8
  407f30:	b.cs	407fcc <__fxstatat@plt+0x647c>  // b.hs, b.nlast
  407f34:	ldr	x26, [x21]
  407f38:	mov	x23, x0
  407f3c:	add	x8, x26, x0, lsl #4
  407f40:	ldr	x9, [x8]
  407f44:	cbz	x9, 407f5c <__fxstatat@plt+0x640c>
  407f48:	ldr	x0, [x25]
  407f4c:	cbz	x0, 407f70 <__fxstatat@plt+0x6420>
  407f50:	ldr	x8, [x0, #8]
  407f54:	str	x8, [x25]
  407f58:	b	407f7c <__fxstatat@plt+0x642c>
  407f5c:	str	x22, [x8]
  407f60:	ldr	x8, [x21, #24]
  407f64:	add	x8, x8, #0x1
  407f68:	str	x8, [x21, #24]
  407f6c:	b	407f90 <__fxstatat@plt+0x6440>
  407f70:	mov	w0, #0x10                  	// #16
  407f74:	bl	401870 <malloc@plt>
  407f78:	cbz	x0, 407fb4 <__fxstatat@plt+0x6464>
  407f7c:	str	x22, [x0]
  407f80:	add	x8, x26, x23, lsl #4
  407f84:	ldr	x9, [x8, #8]
  407f88:	str	x9, [x0, #8]
  407f8c:	str	x0, [x8, #8]
  407f90:	str	xzr, [x24]
  407f94:	ldr	x8, [x20, #24]
  407f98:	sub	x8, x8, #0x1
  407f9c:	str	x8, [x20, #24]
  407fa0:	ldr	x8, [x20, #8]
  407fa4:	add	x24, x24, #0x10
  407fa8:	cmp	x24, x8
  407fac:	b.cc	407e94 <__fxstatat@plt+0x6344>  // b.lo, b.ul, b.last
  407fb0:	mov	w0, #0x1                   	// #1
  407fb4:	ldp	x20, x19, [sp, #64]
  407fb8:	ldp	x22, x21, [sp, #48]
  407fbc:	ldp	x24, x23, [sp, #32]
  407fc0:	ldp	x26, x25, [sp, #16]
  407fc4:	ldp	x29, x30, [sp], #80
  407fc8:	ret
  407fcc:	bl	401980 <abort@plt>
  407fd0:	stp	x29, x30, [sp, #-48]!
  407fd4:	str	x21, [sp, #16]
  407fd8:	stp	x20, x19, [sp, #32]
  407fdc:	mov	x29, sp
  407fe0:	cbz	x1, 408134 <__fxstatat@plt+0x65e4>
  407fe4:	mov	x21, x2
  407fe8:	add	x2, x29, #0x18
  407fec:	mov	w3, wzr
  407ff0:	mov	x20, x1
  407ff4:	mov	x19, x0
  407ff8:	bl	408138 <__fxstatat@plt+0x65e8>
  407ffc:	cbz	x0, 408014 <__fxstatat@plt+0x64c4>
  408000:	cbz	x21, 4080cc <__fxstatat@plt+0x657c>
  408004:	mov	x8, x0
  408008:	mov	w0, wzr
  40800c:	str	x8, [x21]
  408010:	b	408124 <__fxstatat@plt+0x65d4>
  408014:	ldr	x8, [x19, #40]
  408018:	ldp	x10, x9, [x19, #16]
  40801c:	ldr	s0, [x8, #8]
  408020:	ucvtf	s2, x10
  408024:	ucvtf	s1, x9
  408028:	fmul	s0, s0, s2
  40802c:	fcmp	s0, s1
  408030:	b.pl	4080ac <__fxstatat@plt+0x655c>  // b.nfrst
  408034:	mov	x0, x19
  408038:	bl	407abc <__fxstatat@plt+0x5f6c>
  40803c:	ldr	x8, [x19, #40]
  408040:	ldp	x10, x9, [x19, #16]
  408044:	ldr	s0, [x8, #8]
  408048:	ucvtf	s1, x10
  40804c:	ucvtf	s2, x9
  408050:	fmul	s3, s0, s1
  408054:	fcmp	s3, s2
  408058:	b.pl	4080ac <__fxstatat@plt+0x655c>  // b.nfrst
  40805c:	ldr	s2, [x8, #12]
  408060:	ldrb	w8, [x8, #16]
  408064:	fmul	s1, s2, s1
  408068:	cmp	w8, #0x0
  40806c:	fmul	s0, s0, s1
  408070:	mov	w8, #0x5f800000            	// #1602224128
  408074:	fcsel	s0, s0, s1, eq  // eq = none
  408078:	fmov	s1, w8
  40807c:	fcmp	s0, s1
  408080:	b.ge	408120 <__fxstatat@plt+0x65d0>  // b.tcont
  408084:	fcvtzu	x1, s0
  408088:	mov	x0, x19
  40808c:	bl	407d64 <__fxstatat@plt+0x6214>
  408090:	tbz	w0, #0, 408120 <__fxstatat@plt+0x65d0>
  408094:	add	x2, x29, #0x18
  408098:	mov	x0, x19
  40809c:	mov	x1, x20
  4080a0:	mov	w3, wzr
  4080a4:	bl	408138 <__fxstatat@plt+0x65e8>
  4080a8:	cbnz	x0, 408134 <__fxstatat@plt+0x65e4>
  4080ac:	ldr	x21, [x29, #24]
  4080b0:	ldr	x8, [x21]
  4080b4:	cbz	x8, 4080d4 <__fxstatat@plt+0x6584>
  4080b8:	ldr	x0, [x19, #72]
  4080bc:	cbz	x0, 4080f0 <__fxstatat@plt+0x65a0>
  4080c0:	ldr	x8, [x0, #8]
  4080c4:	str	x8, [x19, #72]
  4080c8:	b	4080fc <__fxstatat@plt+0x65ac>
  4080cc:	mov	w0, wzr
  4080d0:	b	408124 <__fxstatat@plt+0x65d4>
  4080d4:	str	x20, [x21]
  4080d8:	ldur	q0, [x19, #24]
  4080dc:	mov	w0, #0x1                   	// #1
  4080e0:	dup	v1.2d, x0
  4080e4:	add	v0.2d, v0.2d, v1.2d
  4080e8:	stur	q0, [x19, #24]
  4080ec:	b	408124 <__fxstatat@plt+0x65d4>
  4080f0:	mov	w0, #0x10                  	// #16
  4080f4:	bl	401870 <malloc@plt>
  4080f8:	cbz	x0, 408120 <__fxstatat@plt+0x65d0>
  4080fc:	str	x20, [x0]
  408100:	ldr	x8, [x21, #8]
  408104:	str	x8, [x0, #8]
  408108:	str	x0, [x21, #8]
  40810c:	ldr	x8, [x19, #32]
  408110:	mov	w0, #0x1                   	// #1
  408114:	add	x8, x8, #0x1
  408118:	str	x8, [x19, #32]
  40811c:	b	408124 <__fxstatat@plt+0x65d4>
  408120:	mov	w0, #0xffffffff            	// #-1
  408124:	ldp	x20, x19, [sp, #32]
  408128:	ldr	x21, [sp, #16]
  40812c:	ldp	x29, x30, [sp], #48
  408130:	ret
  408134:	bl	401980 <abort@plt>
  408138:	stp	x29, x30, [sp, #-80]!
  40813c:	stp	x24, x23, [sp, #32]
  408140:	stp	x22, x21, [sp, #48]
  408144:	stp	x20, x19, [sp, #64]
  408148:	ldr	x8, [x0, #16]
  40814c:	ldr	x9, [x0, #48]
  408150:	mov	x20, x0
  408154:	mov	x19, x1
  408158:	mov	x0, x1
  40815c:	mov	x1, x8
  408160:	str	x25, [sp, #16]
  408164:	mov	x29, sp
  408168:	mov	w21, w3
  40816c:	mov	x23, x2
  408170:	blr	x9
  408174:	ldr	x8, [x20, #16]
  408178:	cmp	x0, x8
  40817c:	b.cs	408260 <__fxstatat@plt+0x6710>  // b.hs, b.nlast
  408180:	ldr	x25, [x20]
  408184:	mov	x22, x0
  408188:	add	x24, x25, x0, lsl #4
  40818c:	str	x24, [x23]
  408190:	ldr	x1, [x24]
  408194:	cbz	x1, 408208 <__fxstatat@plt+0x66b8>
  408198:	cmp	x1, x19
  40819c:	b.eq	4081b4 <__fxstatat@plt+0x6664>  // b.none
  4081a0:	ldr	x8, [x20, #56]
  4081a4:	mov	x0, x19
  4081a8:	blr	x8
  4081ac:	tbz	w0, #0, 4081d0 <__fxstatat@plt+0x6680>
  4081b0:	ldr	x19, [x24]
  4081b4:	tbz	w21, #0, 408244 <__fxstatat@plt+0x66f4>
  4081b8:	add	x8, x25, x22, lsl #4
  4081bc:	ldr	x8, [x8, #8]
  4081c0:	cbz	x8, 408210 <__fxstatat@plt+0x66c0>
  4081c4:	ldr	q0, [x8]
  4081c8:	str	q0, [x24]
  4081cc:	b	408234 <__fxstatat@plt+0x66e4>
  4081d0:	add	x22, x25, x22, lsl #4
  4081d4:	ldr	x9, [x22, #8]!
  4081d8:	cbz	x9, 408208 <__fxstatat@plt+0x66b8>
  4081dc:	ldr	x1, [x9]
  4081e0:	cmp	x1, x19
  4081e4:	b.eq	408218 <__fxstatat@plt+0x66c8>  // b.none
  4081e8:	ldr	x8, [x20, #56]
  4081ec:	mov	x0, x19
  4081f0:	blr	x8
  4081f4:	ldr	x8, [x22]
  4081f8:	tbnz	w0, #0, 408224 <__fxstatat@plt+0x66d4>
  4081fc:	ldr	x9, [x8, #8]!
  408200:	mov	x22, x8
  408204:	cbnz	x9, 4081dc <__fxstatat@plt+0x668c>
  408208:	mov	x19, xzr
  40820c:	b	408244 <__fxstatat@plt+0x66f4>
  408210:	str	xzr, [x24]
  408214:	b	408244 <__fxstatat@plt+0x66f4>
  408218:	mov	x8, x9
  40821c:	tbnz	w21, #0, 40822c <__fxstatat@plt+0x66dc>
  408220:	b	408244 <__fxstatat@plt+0x66f4>
  408224:	ldr	x19, [x8]
  408228:	tbz	w21, #0, 408244 <__fxstatat@plt+0x66f4>
  40822c:	ldr	x9, [x8, #8]
  408230:	str	x9, [x22]
  408234:	str	xzr, [x8]
  408238:	ldr	x9, [x20, #72]
  40823c:	str	x9, [x8, #8]
  408240:	str	x8, [x20, #72]
  408244:	mov	x0, x19
  408248:	ldp	x20, x19, [sp, #64]
  40824c:	ldp	x22, x21, [sp, #48]
  408250:	ldp	x24, x23, [sp, #32]
  408254:	ldr	x25, [sp, #16]
  408258:	ldp	x29, x30, [sp], #80
  40825c:	ret
  408260:	bl	401980 <abort@plt>
  408264:	stp	x29, x30, [sp, #-32]!
  408268:	mov	x29, sp
  40826c:	add	x2, x29, #0x18
  408270:	str	x19, [sp, #16]
  408274:	mov	x19, x1
  408278:	bl	407fd0 <__fxstatat@plt+0x6480>
  40827c:	ldr	x8, [x29, #24]
  408280:	cmp	w0, #0x0
  408284:	csel	x8, x8, x19, eq  // eq = none
  408288:	ldr	x19, [sp, #16]
  40828c:	cmn	w0, #0x1
  408290:	csel	x0, xzr, x8, eq  // eq = none
  408294:	ldp	x29, x30, [sp], #32
  408298:	ret
  40829c:	stp	x29, x30, [sp, #-48]!
  4082a0:	mov	x29, sp
  4082a4:	add	x2, x29, #0x18
  4082a8:	mov	w3, #0x1                   	// #1
  4082ac:	str	x21, [sp, #16]
  4082b0:	stp	x20, x19, [sp, #32]
  4082b4:	mov	x19, x0
  4082b8:	bl	408138 <__fxstatat@plt+0x65e8>
  4082bc:	mov	x20, x0
  4082c0:	cbz	x0, 408370 <__fxstatat@plt+0x6820>
  4082c4:	ldr	x8, [x19, #32]
  4082c8:	sub	x8, x8, #0x1
  4082cc:	str	x8, [x19, #32]
  4082d0:	ldr	x8, [x29, #24]
  4082d4:	ldr	x8, [x8]
  4082d8:	cbnz	x8, 408370 <__fxstatat@plt+0x6820>
  4082dc:	ldp	x10, x8, [x19, #16]
  4082e0:	ldr	x9, [x19, #40]
  4082e4:	sub	x8, x8, #0x1
  4082e8:	str	x8, [x19, #24]
  4082ec:	ldr	s0, [x9]
  4082f0:	ucvtf	s2, x10
  4082f4:	ucvtf	s1, x8
  4082f8:	fmul	s0, s0, s2
  4082fc:	fcmp	s0, s1
  408300:	b.le	408370 <__fxstatat@plt+0x6820>
  408304:	mov	x0, x19
  408308:	bl	407abc <__fxstatat@plt+0x5f6c>
  40830c:	ldr	x8, [x19, #40]
  408310:	ldp	x10, x9, [x19, #16]
  408314:	ldr	s1, [x8]
  408318:	ucvtf	s0, x10
  40831c:	ucvtf	s2, x9
  408320:	fmul	s1, s1, s0
  408324:	fcmp	s1, s2
  408328:	b.le	408370 <__fxstatat@plt+0x6820>
  40832c:	ldr	s1, [x8, #4]
  408330:	ldrb	w9, [x8, #16]
  408334:	fmul	s0, s1, s0
  408338:	cbnz	w9, 408344 <__fxstatat@plt+0x67f4>
  40833c:	ldr	s1, [x8, #8]
  408340:	fmul	s0, s0, s1
  408344:	fcvtzu	x1, s0
  408348:	mov	x0, x19
  40834c:	bl	407d64 <__fxstatat@plt+0x6214>
  408350:	tbnz	w0, #0, 408370 <__fxstatat@plt+0x6820>
  408354:	ldr	x0, [x19, #72]
  408358:	cbz	x0, 40836c <__fxstatat@plt+0x681c>
  40835c:	ldr	x21, [x0, #8]
  408360:	bl	401a10 <free@plt>
  408364:	mov	x0, x21
  408368:	cbnz	x21, 40835c <__fxstatat@plt+0x680c>
  40836c:	str	xzr, [x19, #72]
  408370:	mov	x0, x20
  408374:	ldp	x20, x19, [sp, #32]
  408378:	ldr	x21, [sp, #16]
  40837c:	ldp	x29, x30, [sp], #48
  408380:	ret
  408384:	mov	w8, #0x1                   	// #1
  408388:	dup	v0.4s, w1
  40838c:	stp	wzr, wzr, [x0, #20]
  408390:	strb	w8, [x0, #28]
  408394:	str	q0, [x0]
  408398:	str	w1, [x0, #16]
  40839c:	ret
  4083a0:	ldrb	w0, [x0, #28]
  4083a4:	ret
  4083a8:	ldrb	w8, [x0, #28]
  4083ac:	ldr	w10, [x0, #20]
  4083b0:	eor	w9, w8, #0x1
  4083b4:	add	w10, w10, w9
  4083b8:	and	w11, w10, #0x3
  4083bc:	ldr	w8, [x0, w11, uxtw #2]
  4083c0:	str	w1, [x0, w11, uxtw #2]
  4083c4:	ldr	w12, [x0, #24]
  4083c8:	str	w11, [x0, #20]
  4083cc:	cmp	w11, w12
  4083d0:	b.ne	4083e0 <__fxstatat@plt+0x6890>  // b.any
  4083d4:	add	w9, w10, w9
  4083d8:	and	w9, w9, #0x3
  4083dc:	str	w9, [x0, #24]
  4083e0:	strb	wzr, [x0, #28]
  4083e4:	mov	w0, w8
  4083e8:	ret
  4083ec:	stp	x29, x30, [sp, #-16]!
  4083f0:	ldrb	w8, [x0, #28]
  4083f4:	mov	x29, sp
  4083f8:	cbnz	w8, 408438 <__fxstatat@plt+0x68e8>
  4083fc:	ldp	w10, w9, [x0, #16]
  408400:	ldr	w8, [x0, x9, lsl #2]
  408404:	str	w10, [x0, x9, lsl #2]
  408408:	ldp	w9, w10, [x0, #20]
  40840c:	cmp	w9, w10
  408410:	b.ne	408420 <__fxstatat@plt+0x68d0>  // b.any
  408414:	mov	w9, #0x1                   	// #1
  408418:	strb	w9, [x0, #28]
  40841c:	b	40842c <__fxstatat@plt+0x68dc>
  408420:	sub	w9, w9, #0x1
  408424:	and	w9, w9, #0x3
  408428:	str	w9, [x0, #20]
  40842c:	mov	w0, w8
  408430:	ldp	x29, x30, [sp], #16
  408434:	ret
  408438:	bl	401980 <abort@plt>
  40843c:	stp	x29, x30, [sp, #-16]!
  408440:	mov	w0, #0xe                   	// #14
  408444:	mov	x29, sp
  408448:	bl	401860 <nl_langinfo@plt>
  40844c:	adrp	x8, 409000 <__fxstatat@plt+0x74b0>
  408450:	add	x8, x8, #0x350
  408454:	cmp	x0, #0x0
  408458:	csel	x8, x8, x0, eq  // eq = none
  40845c:	ldrb	w9, [x8]
  408460:	adrp	x10, 40a000 <__fxstatat@plt+0x84b0>
  408464:	add	x10, x10, #0x17c
  408468:	cmp	w9, #0x0
  40846c:	csel	x0, x10, x8, eq  // eq = none
  408470:	ldp	x29, x30, [sp], #16
  408474:	ret
  408478:	sub	sp, sp, #0xe0
  40847c:	stp	x29, x30, [sp, #208]
  408480:	add	x29, sp, #0xd0
  408484:	stp	x3, x4, [x29, #-72]
  408488:	stp	x5, x6, [x29, #-56]
  40848c:	stur	x7, [x29, #-40]
  408490:	stp	q1, q2, [sp, #16]
  408494:	stp	q3, q4, [sp, #48]
  408498:	str	q0, [sp]
  40849c:	stp	q5, q6, [sp, #80]
  4084a0:	str	q7, [sp, #112]
  4084a4:	tbnz	w2, #6, 4084b0 <__fxstatat@plt+0x6960>
  4084a8:	mov	w3, wzr
  4084ac:	b	408508 <__fxstatat@plt+0x69b8>
  4084b0:	mov	x9, #0xffffffffffffffd8    	// #-40
  4084b4:	mov	x11, sp
  4084b8:	sub	x12, x29, #0x48
  4084bc:	movk	x9, #0xff80, lsl #32
  4084c0:	add	x10, x29, #0x10
  4084c4:	mov	x8, #0xffffffffffffffd8    	// #-40
  4084c8:	add	x11, x11, #0x80
  4084cc:	add	x12, x12, #0x28
  4084d0:	stp	x11, x9, [x29, #-16]
  4084d4:	stp	x10, x12, [x29, #-32]
  4084d8:	tbz	w8, #31, 4084f8 <__fxstatat@plt+0x69a8>
  4084dc:	add	w9, w8, #0x8
  4084e0:	cmn	w8, #0x8
  4084e4:	stur	w9, [x29, #-8]
  4084e8:	b.gt	4084f8 <__fxstatat@plt+0x69a8>
  4084ec:	ldur	x9, [x29, #-24]
  4084f0:	add	x8, x9, x8
  4084f4:	b	408504 <__fxstatat@plt+0x69b4>
  4084f8:	ldur	x8, [x29, #-32]
  4084fc:	add	x9, x8, #0x8
  408500:	stur	x9, [x29, #-32]
  408504:	ldr	w3, [x8]
  408508:	bl	401ae0 <openat@plt>
  40850c:	bl	40858c <__fxstatat@plt+0x6a3c>
  408510:	ldp	x29, x30, [sp, #208]
  408514:	add	sp, sp, #0xe0
  408518:	ret
  40851c:	stp	x29, x30, [sp, #-48]!
  408520:	mov	w8, #0x4900                	// #18688
  408524:	movk	w8, #0x8, lsl #16
  408528:	orr	w2, w2, w8
  40852c:	str	x21, [sp, #16]
  408530:	stp	x20, x19, [sp, #32]
  408534:	mov	x29, sp
  408538:	mov	x19, x3
  40853c:	bl	408478 <__fxstatat@plt+0x6928>
  408540:	tbnz	w0, #31, 408558 <__fxstatat@plt+0x6a08>
  408544:	mov	w20, w0
  408548:	bl	401970 <fdopendir@plt>
  40854c:	cbz	x0, 408560 <__fxstatat@plt+0x6a10>
  408550:	str	w20, [x19]
  408554:	b	40857c <__fxstatat@plt+0x6a2c>
  408558:	mov	x0, xzr
  40855c:	b	40857c <__fxstatat@plt+0x6a2c>
  408560:	bl	401b00 <__errno_location@plt>
  408564:	ldr	w21, [x0]
  408568:	mov	x19, x0
  40856c:	mov	w0, w20
  408570:	bl	401940 <close@plt>
  408574:	mov	x0, xzr
  408578:	str	w21, [x19]
  40857c:	ldp	x20, x19, [sp, #32]
  408580:	ldr	x21, [sp, #16]
  408584:	ldp	x29, x30, [sp], #48
  408588:	ret
  40858c:	stp	x29, x30, [sp, #-48]!
  408590:	stp	x20, x19, [sp, #32]
  408594:	mov	w19, w0
  408598:	cmp	w0, #0x2
  40859c:	stp	x22, x21, [sp, #16]
  4085a0:	mov	x29, sp
  4085a4:	b.hi	4085d4 <__fxstatat@plt+0x6a84>  // b.pmore
  4085a8:	mov	w0, w19
  4085ac:	bl	408a0c <__fxstatat@plt+0x6ebc>
  4085b0:	mov	w20, w0
  4085b4:	bl	401b00 <__errno_location@plt>
  4085b8:	ldr	w22, [x0]
  4085bc:	mov	x21, x0
  4085c0:	mov	w0, w19
  4085c4:	bl	401940 <close@plt>
  4085c8:	str	w22, [x21]
  4085cc:	mov	w0, w20
  4085d0:	b	4085d8 <__fxstatat@plt+0x6a88>
  4085d4:	mov	w0, w19
  4085d8:	ldp	x20, x19, [sp, #32]
  4085dc:	ldp	x22, x21, [sp, #16]
  4085e0:	ldp	x29, x30, [sp], #48
  4085e4:	ret
  4085e8:	stp	x29, x30, [sp, #-48]!
  4085ec:	str	x21, [sp, #16]
  4085f0:	stp	x20, x19, [sp, #32]
  4085f4:	mov	x29, sp
  4085f8:	mov	x19, x0
  4085fc:	bl	401840 <fileno@plt>
  408600:	tbnz	w0, #31, 408668 <__fxstatat@plt+0x6b18>
  408604:	mov	x0, x19
  408608:	bl	401ac0 <__freading@plt>
  40860c:	cbz	w0, 40862c <__fxstatat@plt+0x6adc>
  408610:	mov	x0, x19
  408614:	bl	401840 <fileno@plt>
  408618:	mov	w2, #0x1                   	// #1
  40861c:	mov	x1, xzr
  408620:	bl	401810 <lseek@plt>
  408624:	cmn	x0, #0x1
  408628:	b.eq	408668 <__fxstatat@plt+0x6b18>  // b.none
  40862c:	mov	x0, x19
  408630:	bl	408928 <__fxstatat@plt+0x6dd8>
  408634:	cbz	w0, 408668 <__fxstatat@plt+0x6b18>
  408638:	bl	401b00 <__errno_location@plt>
  40863c:	ldr	w21, [x0]
  408640:	mov	x20, x0
  408644:	mov	x0, x19
  408648:	bl	401850 <fclose@plt>
  40864c:	cbz	w21, 408658 <__fxstatat@plt+0x6b08>
  408650:	mov	w0, #0xffffffff            	// #-1
  408654:	str	w21, [x20]
  408658:	ldp	x20, x19, [sp, #32]
  40865c:	ldr	x21, [sp, #16]
  408660:	ldp	x29, x30, [sp], #48
  408664:	ret
  408668:	mov	x0, x19
  40866c:	ldp	x20, x19, [sp, #32]
  408670:	ldr	x21, [sp, #16]
  408674:	ldp	x29, x30, [sp], #48
  408678:	b	401850 <fclose@plt>
  40867c:	sub	sp, sp, #0x100
  408680:	stp	x29, x30, [sp, #208]
  408684:	add	x29, sp, #0xd0
  408688:	mov	x8, #0xffffffffffffffd0    	// #-48
  40868c:	mov	x9, sp
  408690:	sub	x10, x29, #0x50
  408694:	stp	x20, x19, [sp, #240]
  408698:	mov	w19, w0
  40869c:	movk	x8, #0xff80, lsl #32
  4086a0:	add	x11, x29, #0x30
  4086a4:	cmp	w1, #0xb
  4086a8:	add	x9, x9, #0x80
  4086ac:	add	x10, x10, #0x30
  4086b0:	stp	x22, x21, [sp, #224]
  4086b4:	stp	x2, x3, [x29, #-80]
  4086b8:	stp	x4, x5, [x29, #-64]
  4086bc:	stp	x6, x7, [x29, #-48]
  4086c0:	stp	q1, q2, [sp, #16]
  4086c4:	stp	q3, q4, [sp, #48]
  4086c8:	str	q0, [sp]
  4086cc:	stp	q5, q6, [sp, #80]
  4086d0:	str	q7, [sp, #112]
  4086d4:	stp	x9, x8, [x29, #-16]
  4086d8:	stp	x11, x10, [x29, #-32]
  4086dc:	b.hi	408728 <__fxstatat@plt+0x6bd8>  // b.pmore
  4086e0:	mov	w8, #0x1                   	// #1
  4086e4:	lsl	w8, w8, w1
  4086e8:	mov	w9, #0x514                 	// #1300
  4086ec:	tst	w8, w9
  4086f0:	b.ne	408760 <__fxstatat@plt+0x6c10>  // b.any
  4086f4:	mov	w9, #0xa0a                 	// #2570
  4086f8:	tst	w8, w9
  4086fc:	b.ne	408754 <__fxstatat@plt+0x6c04>  // b.any
  408700:	cbnz	w1, 408728 <__fxstatat@plt+0x6bd8>
  408704:	ldursw	x8, [x29, #-8]
  408708:	tbz	w8, #31, 408808 <__fxstatat@plt+0x6cb8>
  40870c:	add	w9, w8, #0x8
  408710:	cmn	w8, #0x8
  408714:	stur	w9, [x29, #-8]
  408718:	b.gt	408808 <__fxstatat@plt+0x6cb8>
  40871c:	ldur	x9, [x29, #-24]
  408720:	add	x8, x9, x8
  408724:	b	408814 <__fxstatat@plt+0x6cc4>
  408728:	sub	w8, w1, #0x400
  40872c:	cmp	w8, #0xa
  408730:	b.hi	4087e4 <__fxstatat@plt+0x6c94>  // b.pmore
  408734:	mov	w9, #0x1                   	// #1
  408738:	lsl	w9, w9, w8
  40873c:	mov	w10, #0x285                 	// #645
  408740:	tst	w9, w10
  408744:	b.ne	408760 <__fxstatat@plt+0x6c10>  // b.any
  408748:	mov	w10, #0x502                 	// #1282
  40874c:	tst	w9, w10
  408750:	b.eq	4087b8 <__fxstatat@plt+0x6c68>  // b.none
  408754:	mov	w0, w19
  408758:	bl	401a50 <fcntl@plt>
  40875c:	b	40879c <__fxstatat@plt+0x6c4c>
  408760:	ldursw	x8, [x29, #-8]
  408764:	tbz	w8, #31, 408784 <__fxstatat@plt+0x6c34>
  408768:	add	w9, w8, #0x8
  40876c:	cmn	w8, #0x8
  408770:	stur	w9, [x29, #-8]
  408774:	b.gt	408784 <__fxstatat@plt+0x6c34>
  408778:	ldur	x9, [x29, #-24]
  40877c:	add	x8, x9, x8
  408780:	b	408790 <__fxstatat@plt+0x6c40>
  408784:	ldur	x8, [x29, #-32]
  408788:	add	x9, x8, #0x8
  40878c:	stur	x9, [x29, #-32]
  408790:	ldr	w2, [x8]
  408794:	mov	w0, w19
  408798:	bl	401a50 <fcntl@plt>
  40879c:	mov	w20, w0
  4087a0:	mov	w0, w20
  4087a4:	ldp	x20, x19, [sp, #240]
  4087a8:	ldp	x22, x21, [sp, #224]
  4087ac:	ldp	x29, x30, [sp, #208]
  4087b0:	add	sp, sp, #0x100
  4087b4:	ret
  4087b8:	cmp	w8, #0x6
  4087bc:	b.ne	4087e4 <__fxstatat@plt+0x6c94>  // b.any
  4087c0:	ldursw	x8, [x29, #-8]
  4087c4:	tbz	w8, #31, 408824 <__fxstatat@plt+0x6cd4>
  4087c8:	add	w9, w8, #0x8
  4087cc:	cmn	w8, #0x8
  4087d0:	stur	w9, [x29, #-8]
  4087d4:	b.gt	408824 <__fxstatat@plt+0x6cd4>
  4087d8:	ldur	x9, [x29, #-24]
  4087dc:	add	x8, x9, x8
  4087e0:	b	408830 <__fxstatat@plt+0x6ce0>
  4087e4:	ldursw	x8, [x29, #-8]
  4087e8:	tbz	w8, #31, 408890 <__fxstatat@plt+0x6d40>
  4087ec:	add	w9, w8, #0x8
  4087f0:	cmn	w8, #0x8
  4087f4:	stur	w9, [x29, #-8]
  4087f8:	b.gt	408890 <__fxstatat@plt+0x6d40>
  4087fc:	ldur	x9, [x29, #-24]
  408800:	add	x8, x9, x8
  408804:	b	40889c <__fxstatat@plt+0x6d4c>
  408808:	ldur	x8, [x29, #-32]
  40880c:	add	x9, x8, #0x8
  408810:	stur	x9, [x29, #-32]
  408814:	ldr	w2, [x8]
  408818:	mov	w0, w19
  40881c:	mov	w1, wzr
  408820:	b	408798 <__fxstatat@plt+0x6c48>
  408824:	ldur	x8, [x29, #-32]
  408828:	add	x9, x8, #0x8
  40882c:	stur	x9, [x29, #-32]
  408830:	adrp	x22, 41b000 <__fxstatat@plt+0x194b0>
  408834:	ldr	w9, [x22, #1080]
  408838:	ldr	w21, [x8]
  40883c:	tbnz	w9, #31, 4088b8 <__fxstatat@plt+0x6d68>
  408840:	mov	w1, #0x406                 	// #1030
  408844:	mov	w0, w19
  408848:	mov	w2, w21
  40884c:	bl	401a50 <fcntl@plt>
  408850:	mov	w20, w0
  408854:	tbz	w0, #31, 4088ac <__fxstatat@plt+0x6d5c>
  408858:	bl	401b00 <__errno_location@plt>
  40885c:	ldr	w8, [x0]
  408860:	cmp	w8, #0x16
  408864:	b.ne	4088ac <__fxstatat@plt+0x6d5c>  // b.any
  408868:	mov	w0, w19
  40886c:	mov	w1, wzr
  408870:	mov	w2, w21
  408874:	bl	401a50 <fcntl@plt>
  408878:	mov	w20, w0
  40887c:	tbnz	w0, #31, 4087a0 <__fxstatat@plt+0x6c50>
  408880:	mov	w8, #0xffffffff            	// #-1
  408884:	str	w8, [x22, #1080]
  408888:	mov	w8, #0x1                   	// #1
  40888c:	b	4088d8 <__fxstatat@plt+0x6d88>
  408890:	ldur	x8, [x29, #-32]
  408894:	add	x9, x8, #0x8
  408898:	stur	x9, [x29, #-32]
  40889c:	ldr	x2, [x8]
  4088a0:	mov	w0, w19
  4088a4:	bl	401a50 <fcntl@plt>
  4088a8:	b	40879c <__fxstatat@plt+0x6c4c>
  4088ac:	mov	w8, #0x1                   	// #1
  4088b0:	str	w8, [x22, #1080]
  4088b4:	b	4087a0 <__fxstatat@plt+0x6c50>
  4088b8:	mov	w0, w19
  4088bc:	mov	w1, wzr
  4088c0:	mov	w2, w21
  4088c4:	bl	401a50 <fcntl@plt>
  4088c8:	ldr	w8, [x22, #1080]
  4088cc:	mov	w20, w0
  4088d0:	cmn	w8, #0x1
  4088d4:	cset	w8, eq  // eq = none
  4088d8:	cbz	w8, 4087a0 <__fxstatat@plt+0x6c50>
  4088dc:	tbnz	w20, #31, 4087a0 <__fxstatat@plt+0x6c50>
  4088e0:	mov	w1, #0x1                   	// #1
  4088e4:	mov	w0, w20
  4088e8:	bl	401a50 <fcntl@plt>
  4088ec:	tbnz	w0, #31, 408908 <__fxstatat@plt+0x6db8>
  4088f0:	orr	w2, w0, #0x1
  4088f4:	mov	w1, #0x2                   	// #2
  4088f8:	mov	w0, w20
  4088fc:	bl	401a50 <fcntl@plt>
  408900:	cmn	w0, #0x1
  408904:	b.ne	4087a0 <__fxstatat@plt+0x6c50>  // b.any
  408908:	bl	401b00 <__errno_location@plt>
  40890c:	ldr	w21, [x0]
  408910:	mov	x19, x0
  408914:	mov	w0, w20
  408918:	bl	401940 <close@plt>
  40891c:	str	w21, [x19]
  408920:	mov	w20, #0xffffffff            	// #-1
  408924:	b	4087a0 <__fxstatat@plt+0x6c50>
  408928:	stp	x29, x30, [sp, #-32]!
  40892c:	str	x19, [sp, #16]
  408930:	mov	x19, x0
  408934:	mov	x29, sp
  408938:	cbz	x0, 408960 <__fxstatat@plt+0x6e10>
  40893c:	mov	x0, x19
  408940:	bl	401ac0 <__freading@plt>
  408944:	cbz	w0, 408960 <__fxstatat@plt+0x6e10>
  408948:	ldrb	w8, [x19, #1]
  40894c:	tbz	w8, #0, 408960 <__fxstatat@plt+0x6e10>
  408950:	mov	w2, #0x1                   	// #1
  408954:	mov	x0, x19
  408958:	mov	x1, xzr
  40895c:	bl	408970 <__fxstatat@plt+0x6e20>
  408960:	mov	x0, x19
  408964:	ldr	x19, [sp, #16]
  408968:	ldp	x29, x30, [sp], #32
  40896c:	b	401a60 <fflush@plt>
  408970:	stp	x29, x30, [sp, #-48]!
  408974:	str	x21, [sp, #16]
  408978:	stp	x20, x19, [sp, #32]
  40897c:	ldp	x9, x8, [x0, #8]
  408980:	mov	w20, w2
  408984:	mov	x19, x0
  408988:	mov	x21, x1
  40898c:	cmp	x8, x9
  408990:	mov	x29, sp
  408994:	b.ne	4089ac <__fxstatat@plt+0x6e5c>  // b.any
  408998:	ldp	x9, x8, [x19, #32]
  40899c:	cmp	x8, x9
  4089a0:	b.ne	4089ac <__fxstatat@plt+0x6e5c>  // b.any
  4089a4:	ldr	x8, [x19, #72]
  4089a8:	cbz	x8, 4089c8 <__fxstatat@plt+0x6e78>
  4089ac:	mov	x0, x19
  4089b0:	mov	x1, x21
  4089b4:	mov	w2, w20
  4089b8:	ldp	x20, x19, [sp, #32]
  4089bc:	ldr	x21, [sp, #16]
  4089c0:	ldp	x29, x30, [sp], #48
  4089c4:	b	401a00 <fseeko@plt>
  4089c8:	mov	x0, x19
  4089cc:	bl	401840 <fileno@plt>
  4089d0:	mov	x1, x21
  4089d4:	mov	w2, w20
  4089d8:	bl	401810 <lseek@plt>
  4089dc:	cmn	x0, #0x1
  4089e0:	b.eq	4089fc <__fxstatat@plt+0x6eac>  // b.none
  4089e4:	ldr	w9, [x19]
  4089e8:	mov	x8, x0
  4089ec:	mov	w0, wzr
  4089f0:	str	x8, [x19, #144]
  4089f4:	and	w9, w9, #0xffffffef
  4089f8:	str	w9, [x19]
  4089fc:	ldp	x20, x19, [sp, #32]
  408a00:	ldr	x21, [sp, #16]
  408a04:	ldp	x29, x30, [sp], #48
  408a08:	ret
  408a0c:	mov	w2, #0x3                   	// #3
  408a10:	mov	w1, wzr
  408a14:	b	40867c <__fxstatat@plt+0x6b2c>
  408a18:	stp	x29, x30, [sp, #-64]!
  408a1c:	mov	x29, sp
  408a20:	stp	x19, x20, [sp, #16]
  408a24:	adrp	x20, 41a000 <__fxstatat@plt+0x184b0>
  408a28:	add	x20, x20, #0xdf0
  408a2c:	stp	x21, x22, [sp, #32]
  408a30:	adrp	x21, 41a000 <__fxstatat@plt+0x184b0>
  408a34:	add	x21, x21, #0xde8
  408a38:	sub	x20, x20, x21
  408a3c:	mov	w22, w0
  408a40:	stp	x23, x24, [sp, #48]
  408a44:	mov	x23, x1
  408a48:	mov	x24, x2
  408a4c:	bl	4016e0 <mbrtowc@plt-0x40>
  408a50:	cmp	xzr, x20, asr #3
  408a54:	b.eq	408a80 <__fxstatat@plt+0x6f30>  // b.none
  408a58:	asr	x20, x20, #3
  408a5c:	mov	x19, #0x0                   	// #0
  408a60:	ldr	x3, [x21, x19, lsl #3]
  408a64:	mov	x2, x24
  408a68:	add	x19, x19, #0x1
  408a6c:	mov	x1, x23
  408a70:	mov	w0, w22
  408a74:	blr	x3
  408a78:	cmp	x20, x19
  408a7c:	b.ne	408a60 <__fxstatat@plt+0x6f10>  // b.any
  408a80:	ldp	x19, x20, [sp, #16]
  408a84:	ldp	x21, x22, [sp, #32]
  408a88:	ldp	x23, x24, [sp, #48]
  408a8c:	ldp	x29, x30, [sp], #64
  408a90:	ret
  408a94:	nop
  408a98:	ret
  408a9c:	nop
  408aa0:	adrp	x2, 41b000 <__fxstatat@plt+0x194b0>
  408aa4:	mov	x1, #0x0                   	// #0
  408aa8:	ldr	x2, [x2, #552]
  408aac:	b	4017e0 <__cxa_atexit@plt>
  408ab0:	mov	x2, x1
  408ab4:	mov	x1, x0
  408ab8:	mov	w0, #0x0                   	// #0
  408abc:	b	401b10 <__xstat@plt>
  408ac0:	mov	x2, x1
  408ac4:	mov	w1, w0
  408ac8:	mov	w0, #0x0                   	// #0
  408acc:	b	401a90 <__fxstat@plt>
  408ad0:	mov	x2, x1
  408ad4:	mov	x1, x0
  408ad8:	mov	w0, #0x0                   	// #0
  408adc:	b	401a80 <__lxstat@plt>
  408ae0:	mov	x4, x1
  408ae4:	mov	x5, x2
  408ae8:	mov	w1, w0
  408aec:	mov	x2, x4
  408af0:	mov	w0, #0x0                   	// #0
  408af4:	mov	w4, w3
  408af8:	mov	x3, x5
  408afc:	b	401b50 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408b00 <.fini>:
  408b00:	stp	x29, x30, [sp, #-16]!
  408b04:	mov	x29, sp
  408b08:	ldp	x29, x30, [sp], #16
  408b0c:	ret
