# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Butterfly_PUF.srcs/sources_1/new/top_puf.vhd" \
"../../../../../Butterfly_PUF.srcs/sim_1/new/sim_puf.vhd" \

# Do not sort compile order
nosort
