Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: fightingGame.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fightingGame.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fightingGame"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : fightingGame
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "showLives.v" in library work
Compiling verilog file "player2.v" in library work
Module <showLives> compiled
Compiling verilog file "player1.v" in library work
Module <player2> compiled
Compiling verilog file "Decoder.v" in library work
Module <player1> compiled
Compiling verilog file "clockDividerForUS.v" in library work
Module <Decoder> compiled
Compiling verilog file "clockDivider.v" in library work
Module <clockDividerForUS> compiled
Compiling verilog file "fightingGame.v" in library work
Module <clockDivider> compiled
Module <fightingGame> compiled
No errors in compilation
Analysis of file <"fightingGame.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fightingGame> in library <work>.

Analyzing hierarchy for module <clockDividerForUS> in library <work>.

Analyzing hierarchy for module <clockDivider> in library <work>.

Analyzing hierarchy for module <player1> in library <work> with parameters.
	jump = "011"
	kick = "000"
	left = "100"
	p1h0 = "0100"
	p1h1 = "0101"
	p1h2 = "0110"
	p1h3 = "0111"
	p2h0 = "1000"
	p2h1 = "1001"
	p2h2 = "1010"
	p2h3 = "1011"
	p3h0 = "1100"
	p3h1 = "1101"
	p3h2 = "1110"
	p3h3 = "1111"
	punch = "001"
	right = "101"
	sabr = "010"

Analyzing hierarchy for module <player2> in library <work> with parameters.
	jump = "011"
	kick = "000"
	left = "100"
	p1h0 = "0100"
	p1h1 = "0101"
	p1h2 = "0110"
	p1h3 = "0111"
	p2h0 = "1000"
	p2h1 = "1001"
	p2h2 = "1010"
	p2h3 = "1011"
	p3h0 = "1100"
	p3h1 = "1101"
	p3h2 = "1110"
	p3h3 = "1111"
	punch = "001"
	right = "101"
	sabr = "010"

Analyzing hierarchy for module <showLives> in library <work>.

Analyzing hierarchy for module <Decoder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fightingGame>.
Module <fightingGame> is correct for synthesis.
 
Analyzing module <clockDividerForUS> in library <work>.
Module <clockDividerForUS> is correct for synthesis.
 
Analyzing module <clockDivider> in library <work>.
Module <clockDivider> is correct for synthesis.
 
Analyzing module <player1> in library <work>.
	jump = 3'b011
	kick = 3'b000
	left = 3'b100
	p1h0 = 4'b0100
	p1h1 = 4'b0101
	p1h2 = 4'b0110
	p1h3 = 4'b0111
	p2h0 = 4'b1000
	p2h1 = 4'b1001
	p2h2 = 4'b1010
	p2h3 = 4'b1011
	p3h0 = 4'b1100
	p3h1 = 4'b1101
	p3h2 = 4'b1110
	p3h3 = 4'b1111
	punch = 3'b001
	right = 3'b101
	sabr = 3'b010
Module <player1> is correct for synthesis.
 
Analyzing module <player2> in library <work>.
	jump = 3'b011
	kick = 3'b000
	left = 3'b100
	p1h0 = 4'b0100
	p1h1 = 4'b0101
	p1h2 = 4'b0110
	p1h3 = 4'b0111
	p2h0 = 4'b1000
	p2h1 = 4'b1001
	p2h2 = 4'b1010
	p2h3 = 4'b1011
	p3h0 = 4'b1100
	p3h1 = 4'b1101
	p3h2 = 4'b1110
	p3h3 = 4'b1111
	punch = 3'b001
	right = 3'b101
	sabr = 3'b010
Module <player2> is correct for synthesis.
 
Analyzing module <showLives> in library <work>.
Module <showLives> is correct for synthesis.
 
Analyzing module <Decoder> in library <work>.
Module <Decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clockDividerForUS>.
    Related source file is "clockDividerForUS.v".
    Found 1-bit register for signal <clk_out>.
    Found 28-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clockDividerForUS> synthesized.


Synthesizing Unit <clockDivider>.
    Related source file is "clockDivider.v".
    Found 1-bit register for signal <clk_out>.
    Found 28-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clockDivider> synthesized.


Synthesizing Unit <player1>.
    Related source file is "player1.v".
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <waitCount>.
    Found 1-bit adder for signal <waitCount$addsub0000>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <player1> synthesized.


Synthesizing Unit <player2>.
    Related source file is "player2.v".
    Found 4-bit register for signal <state>.
    Found 4-bit 4-to-1 multiplexer for signal <state$mux0001> created at line 39.
    Found 4-bit 4-to-1 multiplexer for signal <state$mux0004> created at line 51.
    Found 1-bit register for signal <waitCount>.
    Found 1-bit adder for signal <waitCount$addsub0000>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <player2> synthesized.


Synthesizing Unit <showLives>.
    Related source file is "showLives.v".
    Found 8-bit register for signal <SEG_DATA>.
    Found 5-bit register for signal <SEG_SEL>.
    Found 1-bit register for signal <controller>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <showLives> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "Decoder.v".
Unit <Decoder> synthesized.


Synthesizing Unit <fightingGame>.
    Related source file is "fightingGame.v".
Unit <fightingGame> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 1-bit adder                                           : 2
# Counters                                             : 2
 28-bit up counter                                     : 2
# Registers                                            : 9
 1-bit register                                        : 5
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <SEG_SEL_1> in Unit <sl> is equivalent to the following 2 FFs/Latches, which will be removed : <SEG_SEL_2> <SEG_SEL_4> 
WARNING:Xst:1710 - FF/Latch <SEG_DATA_7> (without init value) has a constant value of 0 in block <sl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SEG_SEL_1> (without init value) has a constant value of 0 in block <sl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <SEG_DATA<7:7>> (without init value) have a constant value of 0 in block <showLives>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 1-bit adder                                           : 2
# Counters                                             : 2
 28-bit up counter                                     : 2
# Registers                                            : 25
 Flip-Flops                                            : 25
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SEG_SEL_1> (without init value) has a constant value of 0 in block <showLives>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SEG_SEL_2> (without init value) has a constant value of 0 in block <showLives>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SEG_SEL_4> (without init value) has a constant value of 0 in block <showLives>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SEG_DATA_0> in Unit <showLives> is equivalent to the following FF/Latch, which will be removed : <SEG_DATA_3> 
INFO:Xst:2261 - The FF/Latch <controller> in Unit <showLives> is equivalent to the following FF/Latch, which will be removed : <SEG_SEL_3> 

Optimizing unit <fightingGame> ...

Optimizing unit <showLives> ...
WARNING:Xst:1710 - FF/Latch <SEG_DATA_1> (without init value) has a constant value of 1 in block <showLives>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <player1> ...

Optimizing unit <player2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fightingGame, actual ratio is 3.
FlipFlop p1/state_2 has been replicated 2 time(s)
FlipFlop p1/state_3 has been replicated 2 time(s)
FlipFlop p2/state_2 has been replicated 1 time(s)
FlipFlop p2/state_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fightingGame.ngr
Top Level Output File Name         : fightingGame
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 365
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 54
#      LUT2                        : 21
#      LUT2_L                      : 1
#      LUT3                        : 19
#      LUT3_D                      : 5
#      LUT3_L                      : 8
#      LUT4                        : 93
#      LUT4_D                      : 4
#      LUT4_L                      : 19
#      MUXCY                       : 68
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 81
#      FD                          : 6
#      FDCE                        : 5
#      FDE                         : 2
#      FDE_1                       : 2
#      FDPE                        : 9
#      FDR                         : 57
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 8
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                      119  out of   3584     3%  
 Number of Slice Flip Flops:             81  out of   7168     1%  
 Number of 4 input LUTs:                230  out of   7168     3%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    141    19%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 58    |
cd/clk_out                         | NONE(sl/SEG_SEL_0)     | 7     |
cdfu/clk_out                       | NONE(p1/state_0)       | 16    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+------------------------+-------+
Control Signal                               | Buffer(FF name)        | Load  |
---------------------------------------------+------------------------+-------+
p1/state_Acst_inv(p2/state_Acst_inv1_INV_0:O)| NONE(p1/state_0)       | 14    |
---------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.529ns (Maximum Frequency: 132.822MHz)
   Minimum input arrival time before clock: 10.163ns
   Maximum output required time after clock: 8.599ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.556ns (frequency: 179.986MHz)
  Total number of paths / destination ports: 2438 / 116
-------------------------------------------------------------------------
Delay:               5.556ns (Levels of Logic = 8)
  Source:            cd/counter_7 (FF)
  Destination:       cd/counter_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: cd/counter_7 to cd/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  cd/counter_7 (cd/counter_7)
     LUT4:I0->O            1   0.479   0.000  cd/counter_cmp_eq0000_wg_lut<0> (cd/counter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  cd/counter_cmp_eq0000_wg_cy<0> (cd/counter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  cd/counter_cmp_eq0000_wg_cy<1> (cd/counter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  cd/counter_cmp_eq0000_wg_cy<2> (cd/counter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  cd/counter_cmp_eq0000_wg_cy<3> (cd/counter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  cd/counter_cmp_eq0000_wg_cy<4> (cd/counter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  cd/counter_cmp_eq0000_wg_cy<5> (cd/counter_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          29   0.246   1.561  cd/counter_cmp_eq0000_wg_cy<6> (cd/counter_cmp_eq0000)
     FDR:R                     0.892          cd/counter_0
    ----------------------------------------
    Total                      5.556ns (2.955ns logic, 2.601ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cd/clk_out'
  Clock period: 2.497ns (frequency: 400.553MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.497ns (Levels of Logic = 1)
  Source:            sl/controller (FF)
  Destination:       sl/SEG_DATA_6 (FF)
  Source Clock:      cd/clk_out rising
  Destination Clock: cd/clk_out rising

  Data Path: sl/controller to sl/SEG_DATA_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.626   1.216  sl/controller (sl/controller)
     LUT3:I0->O            1   0.479   0.000  sl/SEG_DATA_mux0000<3>1 (sl/SEG_DATA_mux0000<3>)
     FD:D                      0.176          sl/SEG_DATA_4
    ----------------------------------------
    Total                      2.497ns (1.281ns logic, 1.216ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cdfu/clk_out'
  Clock period: 7.529ns (frequency: 132.822MHz)
  Total number of paths / destination ports: 386 / 32
-------------------------------------------------------------------------
Delay:               7.529ns (Levels of Logic = 6)
  Source:            p1/state_3_1 (FF)
  Destination:       p2/state_0 (FF)
  Source Clock:      cdfu/clk_out rising
  Destination Clock: cdfu/clk_out rising

  Data Path: p1/state_3_1 to p2/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.804  p1/state_3_1 (p1/state_3_1)
     LUT4:I2->O            1   0.479   0.681  p2/state_mux0000<3>132 (p2/state_mux0000<3>132)
     MUXF5:S->O            1   0.540   0.704  p2/state_mux0000<3>168 (p2/state_mux0000<3>168)
     LUT4:I3->O            1   0.479   0.740  p2/state_mux0000<3>221 (p2/state_mux0000<3>221)
     LUT4:I2->O            1   0.479   0.740  p2/state_mux0000<3>105_SW0 (N13)
     LUT3_L:I2->LO         1   0.479   0.123  p2/state_mux0000<3>362_SW0 (N31)
     LUT4:I3->O            1   0.479   0.000  p2/state_mux0000<3>664 (p2/state_mux0000<3>)
     FDPE:D                    0.176          p2/state_0
    ----------------------------------------
    Total                      7.529ns (3.737ns logic, 3.792ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cdfu/clk_out'
  Total number of paths / destination ports: 326 / 32
-------------------------------------------------------------------------
Offset:              10.163ns (Levels of Logic = 8)
  Source:            action1<0> (PAD)
  Destination:       p2/state_0 (FF)
  Destination Clock: cdfu/clk_out rising

  Data Path: action1<0> to p2/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.715   1.894  action1_0_IBUF (action1_0_IBUF)
     LUT3:I0->O            1   0.479   0.976  p2/state_mux0000<3>117 (p2/state_mux0000<3>117)
     LUT4:I0->O            1   0.479   0.681  p2/state_mux0000<3>132 (p2/state_mux0000<3>132)
     MUXF5:S->O            1   0.540   0.704  p2/state_mux0000<3>168 (p2/state_mux0000<3>168)
     LUT4:I3->O            1   0.479   0.740  p2/state_mux0000<3>221 (p2/state_mux0000<3>221)
     LUT4:I2->O            1   0.479   0.740  p2/state_mux0000<3>105_SW0 (N13)
     LUT3_L:I2->LO         1   0.479   0.123  p2/state_mux0000<3>362_SW0 (N31)
     LUT4:I3->O            1   0.479   0.000  p2/state_mux0000<3>664 (p2/state_mux0000<3>)
     FDPE:D                    0.176          p2/state_0
    ----------------------------------------
    Total                     10.163ns (4.305ns logic, 5.858ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cd/clk_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.456ns (Levels of Logic = 1)
  Source:            sl/controller (FF)
  Destination:       SEG_SEL<3> (PAD)
  Source Clock:      cd/clk_out rising

  Data Path: sl/controller to SEG_SEL<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.626   0.921  sl/controller (sl/controller)
     OBUF:I->O                 4.909          SEG_SEL_3_OBUF (SEG_SEL<3>)
    ----------------------------------------
    Total                      6.456ns (5.535ns logic, 0.921ns route)
                                       (85.7% logic, 14.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cdfu/clk_out'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              8.599ns (Levels of Logic = 2)
  Source:            p2/state_2 (FF)
  Destination:       place2<2> (PAD)
  Source Clock:      cdfu/clk_out rising

  Data Path: p2/state_2 to place2<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            39   0.626   1.904  p2/state_2 (p2/state_2)
     LUT2:I0->O            1   0.479   0.681  d2/outputState_2_and00001 (place2_2_OBUF)
     OBUF:I->O                 4.909          place2_2_OBUF (place2<2>)
    ----------------------------------------
    Total                      8.599ns (6.014ns logic, 2.585ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.27 secs
 
--> 

Total memory usage is 4514048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    5 (   0 filtered)

