{
  "design": {
    "design_info": {
      "boundary_crc": "0xC19B86148C516C94",
      "device": "xc7a35tcpg236-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "adder": "",
      "subtractor": "",
      "multiplier": ""
    },
    "ports": {
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ADD": {
        "type": "ce",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ADDOUT": {
        "type": "data",
        "direction": "O",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 5}",
            "value_src": "ip_prop"
          }
        }
      },
      "SUB": {
        "direction": "I"
      },
      "MUL": {
        "direction": "I"
      },
      "DIV": {
        "direction": "I"
      },
      "SUBOUT": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 4}",
            "value_src": "ip_prop"
          }
        }
      },
      "MULOUT": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 8}",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "adder": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_c_addsub_0_0",
        "parameters": {
          "A_Width": {
            "value": "4"
          },
          "B_Value": {
            "value": "0000"
          },
          "B_Width": {
            "value": "4"
          },
          "Implementation": {
            "value": "Fabric"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "5"
          }
        }
      },
      "subtractor": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_1_adder_0",
        "parameters": {
          "A_Width": {
            "value": "4"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Value": {
            "value": "0000"
          },
          "B_Width": {
            "value": "4"
          },
          "Implementation": {
            "value": "Fabric"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "4"
          }
        }
      },
      "multiplier": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_0",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "PortAWidth": {
            "value": "4"
          },
          "PortBWidth": {
            "value": "4"
          }
        }
      }
    },
    "nets": {
      "CE_0_1": {
        "ports": [
          "ADD",
          "adder/CE"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "multiplier/CLK"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "adder/S",
          "ADDOUT"
        ]
      },
      "A_0_1": {
        "ports": [
          "A_0",
          "adder/A",
          "subtractor/A",
          "multiplier/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "adder/B",
          "subtractor/B",
          "multiplier/B"
        ]
      },
      "MUL_1": {
        "ports": [
          "MUL",
          "multiplier/CE"
        ]
      },
      "SUB_1": {
        "ports": [
          "SUB",
          "subtractor/CE"
        ]
      },
      "subtractor_S": {
        "ports": [
          "subtractor/S",
          "SUBOUT"
        ]
      },
      "multiplier_P": {
        "ports": [
          "multiplier/P",
          "MULOUT"
        ]
      }
    }
  }
}