Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  9 00:39:27 2021
| Host         : PA34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flowing_water_lights_timing_summary_routed.rpt -pb flowing_water_lights_timing_summary_routed.pb -rpx flowing_water_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : flowing_water_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.163        0.000                      0                   37        0.237        0.000                      0                   37        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.163        0.000                      0                   37        0.237        0.000                      0                   37        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.786ns (47.342%)  route 3.099ns (52.658%))
  Logic Levels:           13  (CARRY4=10 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 15.241 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.100 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.100    cnt_reg[28]_i_1_n_0
    SLICE_X2Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.217 r  cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.217    cnt_reg[32]_i_1_n_0
    SLICE_X2Y159         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.436 r  cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.436    cnt_reg[36]_i_1_n_7
    SLICE_X2Y159         FDCE                                         r  cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.765    15.241    clk_IBUF_BUFG
    SLICE_X2Y159         FDCE                                         r  cnt_reg[36]/C
                         clock pessimism              0.284    15.525    
                         clock uncertainty           -0.035    15.490    
    SLICE_X2Y159         FDCE (Setup_fdce_C_D)        0.109    15.599    cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 2.773ns (47.226%)  route 3.099ns (52.775%))
  Logic Levels:           12  (CARRY4=9 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.100 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.100    cnt_reg[28]_i_1_n_0
    SLICE_X2Y158         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.423 r  cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.423    cnt_reg[32]_i_1_n_6
    SLICE_X2Y158         FDCE                                         r  cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[33]/C
                         clock pessimism              0.284    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X2Y158         FDCE (Setup_fdce_C_D)        0.109    15.600    cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.765ns (47.154%)  route 3.099ns (52.847%))
  Logic Levels:           12  (CARRY4=9 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.100 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.100    cnt_reg[28]_i_1_n_0
    SLICE_X2Y158         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.415 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.415    cnt_reg[32]_i_1_n_4
    SLICE_X2Y158         FDCE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[35]/C
                         clock pessimism              0.284    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X2Y158         FDCE (Setup_fdce_C_D)        0.109    15.600    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 2.689ns (46.460%)  route 3.099ns (53.540%))
  Logic Levels:           12  (CARRY4=9 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.100 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.100    cnt_reg[28]_i_1_n_0
    SLICE_X2Y158         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.339 r  cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.339    cnt_reg[32]_i_1_n_5
    SLICE_X2Y158         FDCE                                         r  cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[34]/C
                         clock pessimism              0.284    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X2Y158         FDCE (Setup_fdce_C_D)        0.109    15.600    cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.669ns (46.274%)  route 3.099ns (53.726%))
  Logic Levels:           12  (CARRY4=9 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.100 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.100    cnt_reg[28]_i_1_n_0
    SLICE_X2Y158         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.319 r  cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.319    cnt_reg[32]_i_1_n_7
    SLICE_X2Y158         FDCE                                         r  cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[32]/C
                         clock pessimism              0.284    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X2Y158         FDCE (Setup_fdce_C_D)        0.109    15.600    cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.600    
                         arrival time                         -11.319    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.656ns (46.153%)  route 3.099ns (53.847%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.306 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.306    cnt_reg[28]_i_1_n_6
    SLICE_X2Y157         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X2Y157         FDCE (Setup_fdce_C_D)        0.109    15.625    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 2.648ns (46.078%)  route 3.099ns (53.922%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.298 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.298    cnt_reg[28]_i_1_n_4
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X2Y157         FDCE (Setup_fdce_C_D)        0.109    15.625    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.572ns (45.355%)  route 3.099ns (54.645%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.983 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    cnt_reg[24]_i_1_n_0
    SLICE_X2Y157         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.222 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.222    cnt_reg[28]_i_1_n_5
    SLICE_X2Y157         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X2Y157         FDCE (Setup_fdce_C_D)        0.109    15.625    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 2.539ns (45.035%)  route 3.099ns (54.965%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.189 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.189    cnt_reg[24]_i_1_n_6
    SLICE_X2Y156         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X2Y156         FDCE (Setup_fdce_C_D)        0.109    15.601    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.531ns (44.957%)  route 3.099ns (55.043%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.551ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.894     5.551    clk_IBUF_BUFG
    SLICE_X2Y157         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.518     6.069 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.676     6.745    cnt_reg[31]
    SLICE_X3Y157         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  signal_reg[2]_i_16/O
                         net (fo=2, routed)           0.646     7.514    signal_reg[2]_i_16_n_0
    SLICE_X3Y158         LUT4 (Prop_lut4_I3_O)        0.150     7.664 r  cnt[0]_i_3/O
                         net (fo=13, routed)          1.777     9.442    cnt[0]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I1_O)        0.326     9.768 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     9.768    cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.281 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.281    cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.398 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.515 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.515    cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.632 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.632    cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.749 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.749    cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.866 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.866    cnt_reg[20]_i_1_n_0
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.181 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.181    cnt_reg[24]_i_1_n_4
    SLICE_X2Y156         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767    15.243    clk_IBUF_BUFG
    SLICE_X2Y156         FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X2Y156         FDCE (Setup_fdce_C_D)        0.109    15.601    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.601    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                  4.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X2Y150         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.078     1.903    cnt_reg[0]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.032 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    cnt_reg[0]_i_1_n_6
    SLICE_X2Y150         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y150         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     1.795    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDCE (Prop_fdce_C_Q)         0.164     1.823 r  cnt_reg[34]/Q
                         net (fo=3, routed)           0.126     1.949    cnt_reg[34]
    SLICE_X2Y158         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.059 r  cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.059    cnt_reg[32]_i_1_n_5
    SLICE_X2Y158         FDCE                                         r  cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.958     2.182    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[34]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X2Y158         FDCE (Hold_fdce_C_D)         0.134     1.793    cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X2Y151         FDCE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  cnt_reg[6]/Q
                         net (fo=3, routed)           0.126     1.951    cnt_reg[6]
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.061 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.061    cnt_reg[4]_i_1_n_5
    SLICE_X2Y151         FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y151         FDCE                                         r  cnt_reg[6]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.134     1.795    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.328ns (80.767%)  route 0.078ns (19.233%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X2Y150         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.078     1.903    cnt_reg[0]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     2.067 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.067    cnt_reg[0]_i_1_n_5
    SLICE_X2Y150         FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y150         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     1.795    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.682     1.660    clk_IBUF_BUFG
    SLICE_X2Y155         FDCE                                         r  cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.164     1.824 r  cnt_reg[22]/Q
                         net (fo=5, routed)           0.138     1.962    cnt_reg[22]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.072 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    cnt_reg[20]_i_1_n_5
    SLICE_X2Y155         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.959     2.183    clk_IBUF_BUFG
    SLICE_X2Y155         FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.523     1.660    
    SLICE_X2Y155         FDCE (Hold_fdce_C_D)         0.134     1.794    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X2Y152         FDCE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  cnt_reg[10]/Q
                         net (fo=5, routed)           0.139     1.964    cnt_reg[10]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.074 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.074    cnt_reg[8]_i_1_n_5
    SLICE_X2Y152         FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y152         FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X2Y152         FDCE (Hold_fdce_C_D)         0.134     1.795    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X2Y152         FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  cnt_reg[11]/Q
                         net (fo=4, routed)           0.149     1.975    cnt_reg[11]
    SLICE_X2Y152         LUT6 (Prop_lut6_I0_O)        0.045     2.020 r  cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     2.020    cnt[8]_i_2_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.084 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    cnt_reg[8]_i_1_n_4
    SLICE_X2Y152         FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y152         FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X2Y152         FDCE (Hold_fdce_C_D)         0.134     1.795    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.682     1.660    clk_IBUF_BUFG
    SLICE_X2Y155         FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.164     1.824 r  cnt_reg[23]/Q
                         net (fo=3, routed)           0.149     1.974    cnt_reg[23]
    SLICE_X2Y155         LUT6 (Prop_lut6_I0_O)        0.045     2.019 r  cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     2.019    cnt[20]_i_2_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.083 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.083    cnt_reg[20]_i_1_n_4
    SLICE_X2Y155         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.959     2.183    clk_IBUF_BUFG
    SLICE_X2Y155         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.523     1.660    
    SLICE_X2Y155         FDCE (Hold_fdce_C_D)         0.134     1.794    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.350ns (81.755%)  route 0.078ns (18.245%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.683     1.661    clk_IBUF_BUFG
    SLICE_X2Y150         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDCE (Prop_fdce_C_Q)         0.164     1.825 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.078     1.903    cnt_reg[0]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.186     2.089 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    cnt_reg[0]_i_1_n_4
    SLICE_X2Y150         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y150         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.523     1.661    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     1.795    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cnt_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.681     1.659    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDCE (Prop_fdce_C_Q)         0.164     1.823 r  cnt_reg[34]/Q
                         net (fo=3, routed)           0.126     1.949    cnt_reg[34]
    SLICE_X2Y158         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.095 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.095    cnt_reg[32]_i_1_n_4
    SLICE_X2Y158         FDCE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.958     2.182    clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  cnt_reg[35]/C
                         clock pessimism             -0.523     1.659    
    SLICE_X2Y158         FDCE (Hold_fdce_C_D)         0.134     1.793    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y150   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y152   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y152   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y153   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y153   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y153   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y153   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y154   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y154   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y152   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y152   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y153   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y153   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y153   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y153   cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y154   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y154   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y154   cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y152   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y152   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150   cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150   cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150   cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151   cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151   cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151   cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151   cnt_reg[7]/C



