<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUAtomicOptimizer.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUAtomicOptimizer.cpp.html'>AMDGPUAtomicOptimizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUAtomicOptimizer.cpp -----------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass optimizes atomic operations by using a single lane of a wavefront</i></td></tr>
<tr><th id="11">11</th><td><i>/// to perform the atomic operation, thus reducing contention on that memory</i></td></tr>
<tr><th id="12">12</th><td><i>/// location.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html">"llvm/Analysis/LegacyDivergenceAnalysis.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/IRBuilder.h.html">"llvm/IR/IRBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/IR/InstVisitor.h.html">"llvm/IR/InstVisitor.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Transforms/Utils/BasicBlockUtils.h.html">"llvm/Transforms/Utils/BasicBlockUtils.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"amdgpu-atomic-optimizer"</u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> {</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::DPP_CTRL" title='(anonymous namespace)::DPP_CTRL' data-ref="(anonymousnamespace)::DPP_CTRL">DPP_CTRL</dfn> {</td></tr>
<tr><th id="31">31</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR1" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR1' data-type='273' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR1">DPP_ROW_SR1</dfn> = <var>0x111</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR2" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR2' data-type='274' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR2">DPP_ROW_SR2</dfn> = <var>0x112</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR3" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR3' data-type='275' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR3">DPP_ROW_SR3</dfn> = <var>0x113</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR4" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR4' data-type='276' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR4">DPP_ROW_SR4</dfn> = <var>0x114</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR8" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR8' data-type='280' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR8">DPP_ROW_SR8</dfn> = <var>0x118</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_WF_SR1" title='(anonymous namespace)::DPP_CTRL::DPP_WF_SR1' data-type='312' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_WF_SR1">DPP_WF_SR1</dfn> = <var>0x138</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST15" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_BCAST15' data-type='322' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST15">DPP_ROW_BCAST15</dfn> = <var>0x142</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="tu enum" id="(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST31" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_BCAST31' data-type='323' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST31">DPP_ROW_BCAST31</dfn> = <var>0x143</var></td></tr>
<tr><th id="39">39</th><td>};</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ReplacementInfo" title='(anonymous namespace)::ReplacementInfo' data-ref="(anonymousnamespace)::ReplacementInfo">ReplacementInfo</dfn> {</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="tu decl" id="(anonymousnamespace)::ReplacementInfo::I" title='(anonymous namespace)::ReplacementInfo::I' data-type='llvm::Instruction *' data-ref="(anonymousnamespace)::ReplacementInfo::I">I</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction::BinaryOps" title='llvm::Instruction::BinaryOps' data-ref="llvm::Instruction::BinaryOps">BinaryOps</a> <dfn class="tu decl" id="(anonymousnamespace)::ReplacementInfo::Op" title='(anonymous namespace)::ReplacementInfo::Op' data-type='Instruction::BinaryOps' data-ref="(anonymousnamespace)::ReplacementInfo::Op">Op</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReplacementInfo::ValIdx" title='(anonymous namespace)::ReplacementInfo::ValIdx' data-type='unsigned int' data-ref="(anonymousnamespace)::ReplacementInfo::ValIdx">ValIdx</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ReplacementInfo::ValDivergent" title='(anonymous namespace)::ReplacementInfo::ValDivergent' data-type='bool' data-ref="(anonymousnamespace)::ReplacementInfo::ValDivergent">ValDivergent</dfn>;</td></tr>
<tr><th id="46">46</th><td>};</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>,</td></tr>
<tr><th id="49">49</th><td>                              <b>public</b> <a class="type" href="../../../include/llvm/IR/InstVisitor.h.html#llvm::InstVisitor" title='llvm::InstVisitor' data-ref="llvm::InstVisitor">InstVisitor</a>&lt;<a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>&gt; {</td></tr>
<tr><th id="50">50</th><td><b>private</b>:</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::ReplacementInfo" title='(anonymous namespace)::ReplacementInfo' data-ref="(anonymousnamespace)::ReplacementInfo">ReplacementInfo</a>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ToReplace' data-type='SmallVector&lt;(anonymous namespace)::ReplacementInfo, 8&gt;' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace">ToReplace</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#llvm::LegacyDivergenceAnalysis" title='llvm::LegacyDivergenceAnalysis' data-ref="llvm::LegacyDivergenceAnalysis">LegacyDivergenceAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::DA" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DA' data-type='const llvm::LegacyDivergenceAnalysis *' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DA">DA</dfn>;</td></tr>
<tr><th id="53">53</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> *<dfn class="tu decl" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::DL" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DL' data-type='const llvm::DataLayout *' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DL">DL</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/IR/Dominators.h.html#llvm::DominatorTree" title='llvm::DominatorTree' data-ref="llvm::DominatorTree">DominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::DT" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DT' data-type='llvm::DominatorTree *' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DT">DT</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP" title='(anonymous namespace)::AMDGPUAtomicOptimizer::HasDPP' data-type='bool' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP">HasDPP</dfn>;</td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader" title='(anonymous namespace)::AMDGPUAtomicOptimizer::IsPixelShader' data-type='bool' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader">IsPixelShader</dfn>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS2_9BinaryOpsEjb" title='(anonymous namespace)::AMDGPUAtomicOptimizer::optimizeAtomic' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::optimizeAtomic(llvm::Instruction &amp; I, Instruction::BinaryOps Op, unsigned int ValIdx, bool ValDivergent) const' data-ref="_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS2_9BinaryOpsEjb">optimizeAtomic</a>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col1 decl" id="1I" title='I' data-type='llvm::Instruction &amp;' data-ref="1I">I</dfn>, <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction::BinaryOps" title='llvm::Instruction::BinaryOps' data-ref="llvm::Instruction::BinaryOps">BinaryOps</a> <dfn class="local col2 decl" id="2Op" title='Op' data-type='Instruction::BinaryOps' data-ref="2Op">Op</dfn>,</td></tr>
<tr><th id="59">59</th><td>                      <em>unsigned</em> <dfn class="local col3 decl" id="3ValIdx" title='ValIdx' data-type='unsigned int' data-ref="3ValIdx">ValIdx</dfn>, <em>bool</em> <dfn class="local col4 decl" id="4ValDivergent" title='ValDivergent' data-type='bool' data-ref="4ValDivergent">ValDivergent</dfn>) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>public</b>:</td></tr>
<tr><th id="62">62</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::ID" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ID">ID</dfn>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizerC1Ev" title='(anonymous namespace)::AMDGPUAtomicOptimizer::AMDGPUAtomicOptimizer' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::AMDGPUAtomicOptimizer()' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizerC1Ev">AMDGPUAtomicOptimizer</dfn>() : <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a><a class="ref" href="../../../include/llvm/Pass.h.html#_ZN4llvm12FunctionPassC1ERc" title='llvm::FunctionPass::FunctionPass' data-ref="_ZN4llvm12FunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::ID" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ID' data-use='a' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ID">ID</a>) {}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer13runOnFunctionERN4llvm8FunctionE" title='(anonymous namespace)::AMDGPUAtomicOptimizer::runOnFunction' data-type='bool (anonymous namespace)::AMDGPUAtomicOptimizer::runOnFunction(llvm::Function &amp; F)' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer13runOnFunctionERN4llvm8FunctionE">runOnFunction</a>(<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col5 decl" id="5F" title='F' data-type='llvm::Function &amp;' data-ref="5F">F</dfn>) override;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AMDGPUAtomicOptimizer::getAnalysisUsage' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="6AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="6AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="69">69</th><td>    <a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/IR/Dominators.h.html#llvm::DominatorTreeWrapperPass" title='llvm::DominatorTreeWrapperPass' data-ref="llvm::DominatorTreeWrapperPass">DominatorTreeWrapperPass</a>&gt;();</td></tr>
<tr><th id="70">70</th><td>    <a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#llvm::LegacyDivergenceAnalysis" title='llvm::LegacyDivergenceAnalysis' data-ref="llvm::LegacyDivergenceAnalysis">LegacyDivergenceAnalysis</a>&gt;();</td></tr>
<tr><th id="71">71</th><td>    <a class="local col6 ref" href="#6AU" title='AU' data-ref="6AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitAtomicRMWInstERN4llvm13AtomicRMWInstE" title='(anonymous namespace)::AMDGPUAtomicOptimizer::visitAtomicRMWInst' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::visitAtomicRMWInst(llvm::AtomicRMWInst &amp; I)' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitAtomicRMWInstERN4llvm13AtomicRMWInstE">visitAtomicRMWInst</a>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> &amp;<dfn class="local col7 decl" id="7I" title='I' data-type='llvm::AtomicRMWInst &amp;' data-ref="7I">I</dfn>);</td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitIntrinsicInstERN4llvm13IntrinsicInstE" title='(anonymous namespace)::AMDGPUAtomicOptimizer::visitIntrinsicInst' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::visitIntrinsicInst(llvm::IntrinsicInst &amp; I)' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitIntrinsicInstERN4llvm13IntrinsicInstE">visitIntrinsicInst</a>(<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> &amp;<dfn class="local col8 decl" id="8I" title='I' data-type='llvm::IntrinsicInst &amp;' data-ref="8I">I</dfn>);</td></tr>
<tr><th id="76">76</th><td>};</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>} <i>// namespace</i></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AMDGPUAtomicOptimizer::ID" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ID' data-type='char' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::AMDGPUAtomicOptimizerID" title='llvm::AMDGPUAtomicOptimizerID' data-ref="llvm::AMDGPUAtomicOptimizerID">AMDGPUAtomicOptimizerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>::<a class="tu ref" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::ID" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ID' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ID">ID</a>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer13runOnFunctionERN4llvm8FunctionE" title='(anonymous namespace)::AMDGPUAtomicOptimizer::runOnFunction' data-type='bool (anonymous namespace)::AMDGPUAtomicOptimizer::runOnFunction(llvm::Function &amp; F)' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer13runOnFunctionERN4llvm8FunctionE">runOnFunction</dfn>(<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col9 decl" id="9F" title='F' data-type='llvm::Function &amp;' data-ref="9F">F</dfn>) {</td></tr>
<tr><th id="85">85</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col9 ref" href="#9F" title='F' data-ref="9F">F</a>)) {</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DA" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DA' data-use='w' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DA">DA</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#llvm::LegacyDivergenceAnalysis" title='llvm::LegacyDivergenceAnalysis' data-ref="llvm::LegacyDivergenceAnalysis">LegacyDivergenceAnalysis</a>&gt;();</td></tr>
<tr><th id="90">90</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DL" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DL' data-use='w' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DL">DL</a> = &amp;<a class="local col9 ref" href="#9F" title='F' data-ref="9F">F</a>.<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZN4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZN4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/IR/Dominators.h.html#llvm::DominatorTreeWrapperPass" title='llvm::DominatorTreeWrapperPass' data-ref="llvm::DominatorTreeWrapperPass">DominatorTreeWrapperPass</a> *<em>const</em> <dfn class="local col0 decl" id="10DTW" title='DTW' data-type='llvm::DominatorTreeWrapperPass *const' data-ref="10DTW">DTW</dfn> =</td></tr>
<tr><th id="92">92</th><td>      <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../../include/llvm/IR/Dominators.h.html#llvm::DominatorTreeWrapperPass" title='llvm::DominatorTreeWrapperPass' data-ref="llvm::DominatorTreeWrapperPass">DominatorTreeWrapperPass</a>&gt;();</td></tr>
<tr><th id="93">93</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DT" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DT' data-use='w' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DT">DT</a> = <a class="local col0 ref" href="#10DTW" title='DTW' data-ref="10DTW">DTW</a> ? &amp;<a class="local col0 ref" href="#10DTW" title='DTW' data-ref="10DTW">DTW</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Dominators.h.html#_ZN4llvm24DominatorTreeWrapperPass10getDomTreeEv" title='llvm::DominatorTreeWrapperPass::getDomTree' data-ref="_ZN4llvm24DominatorTreeWrapperPass10getDomTreeEv">getDomTree</a>() : <b>nullptr</b>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col1 decl" id="11TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="11TPC">TPC</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col2 decl" id="12TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="12TM">TM</dfn> = <a class="local col1 ref" href="#11TPC" title='TPC' data-ref="11TPC">TPC</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig5getTMEv" title='llvm::TargetPassConfig::getTM' data-ref="_ZNK4llvm16TargetPassConfig5getTMEv">getTM</a>&lt;<a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a>&gt;();</td></tr>
<tr><th id="96">96</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="13ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="13ST">ST</dfn> = <a class="local col2 ref" href="#12TM" title='TM' data-ref="12TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE" title='llvm::TargetMachine::getSubtarget' data-ref="_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;(<a class="local col9 ref" href="#9F" title='F' data-ref="9F">F</a>);</td></tr>
<tr><th id="97">97</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP" title='(anonymous namespace)::AMDGPUAtomicOptimizer::HasDPP' data-use='w' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP">HasDPP</a> = <a class="local col3 ref" href="#13ST" title='ST' data-ref="13ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget6hasDPPEv" title='llvm::GCNSubtarget::hasDPP' data-ref="_ZNK4llvm12GCNSubtarget6hasDPPEv">hasDPP</a>();</td></tr>
<tr><th id="98">98</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader" title='(anonymous namespace)::AMDGPUAtomicOptimizer::IsPixelShader' data-use='w' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader">IsPixelShader</a> = <a class="local col9 ref" href="#9F" title='F' data-ref="9F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <a class="tu member" href="../../../include/llvm/IR/InstVisitor.h.html#_ZN4llvm11InstVisitor5visitERNS_8FunctionE" title='llvm::InstVisitor::visit' data-use='c' data-ref="_ZN4llvm11InstVisitor5visitERNS_8FunctionE">visit</a>(<span class='refarg'><a class="local col9 ref" href="#9F" title='F' data-ref="9F">F</a></span>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="14Changed" title='Changed' data-type='const bool' data-ref="14Changed">Changed</dfn> = !<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ToReplace' data-use='m' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace">ToReplace</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <b>for</b> (<a class="tu type" href="#(anonymousnamespace)::ReplacementInfo" title='(anonymous namespace)::ReplacementInfo' data-ref="(anonymousnamespace)::ReplacementInfo">ReplacementInfo</a> &amp;<dfn class="local col5 decl" id="15Info" title='Info' data-type='(anonymous namespace)::ReplacementInfo &amp;' data-ref="15Info">Info</dfn> : <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ToReplace' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace">ToReplace</a>) {</td></tr>
<tr><th id="105">105</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS2_9BinaryOpsEjb" title='(anonymous namespace)::AMDGPUAtomicOptimizer::optimizeAtomic' data-use='c' data-ref="_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS2_9BinaryOpsEjb">optimizeAtomic</a>(<span class='refarg'>*<a class="local col5 ref" href="#15Info" title='Info' data-ref="15Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::ReplacementInfo::I" title='(anonymous namespace)::ReplacementInfo::I' data-use='r' data-ref="(anonymousnamespace)::ReplacementInfo::I">I</a></span>, <a class="local col5 ref" href="#15Info" title='Info' data-ref="15Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::ReplacementInfo::Op" title='(anonymous namespace)::ReplacementInfo::Op' data-use='r' data-ref="(anonymousnamespace)::ReplacementInfo::Op">Op</a>, <a class="local col5 ref" href="#15Info" title='Info' data-ref="15Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::ReplacementInfo::ValIdx" title='(anonymous namespace)::ReplacementInfo::ValIdx' data-use='r' data-ref="(anonymousnamespace)::ReplacementInfo::ValIdx">ValIdx</a>, <a class="local col5 ref" href="#15Info" title='Info' data-ref="15Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::ReplacementInfo::ValDivergent" title='(anonymous namespace)::ReplacementInfo::ValDivergent' data-use='r' data-ref="(anonymousnamespace)::ReplacementInfo::ValDivergent">ValDivergent</a>);</td></tr>
<tr><th id="106">106</th><td>  }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ToReplace' data-use='m' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace">ToReplace</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="local col4 ref" href="#14Changed" title='Changed' data-ref="14Changed">Changed</a>;</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitAtomicRMWInstERN4llvm13AtomicRMWInstE" title='(anonymous namespace)::AMDGPUAtomicOptimizer::visitAtomicRMWInst' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::visitAtomicRMWInst(llvm::AtomicRMWInst &amp; I)' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitAtomicRMWInstERN4llvm13AtomicRMWInstE">visitAtomicRMWInst</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a> &amp;<dfn class="local col6 decl" id="16I" title='I' data-type='llvm::AtomicRMWInst &amp;' data-ref="16I">I</dfn>) {</td></tr>
<tr><th id="114">114</th><td>  <i>// Early exit for unhandled address space atomic instructions.</i></td></tr>
<tr><th id="115">115</th><td>  <b>switch</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm13AtomicRMWInst22getPointerAddressSpaceEv" title='llvm::AtomicRMWInst::getPointerAddressSpace' data-ref="_ZNK4llvm13AtomicRMWInst22getPointerAddressSpaceEv">getPointerAddressSpace</a>()) {</td></tr>
<tr><th id="116">116</th><td>  <b>default</b>:</td></tr>
<tr><th id="117">117</th><td>    <b>return</b>;</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>:</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>:</td></tr>
<tr><th id="120">120</th><td>    <b>break</b>;</td></tr>
<tr><th id="121">121</th><td>  }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction::BinaryOps" title='llvm::Instruction::BinaryOps' data-ref="llvm::Instruction::BinaryOps">BinaryOps</a> <dfn class="local col7 decl" id="17Op" title='Op' data-type='Instruction::BinaryOps' data-ref="17Op">Op</dfn>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>switch</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm13AtomicRMWInst12getOperationEv" title='llvm::AtomicRMWInst::getOperation' data-ref="_ZNK4llvm13AtomicRMWInst12getOperationEv">getOperation</a>()) {</td></tr>
<tr><th id="126">126</th><td>  <b>default</b>:</td></tr>
<tr><th id="127">127</th><td>    <b>return</b>;</td></tr>
<tr><th id="128">128</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a>::<a class="enum" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst::BinOp::Add" title='llvm::AtomicRMWInst::BinOp::Add' data-ref="llvm::AtomicRMWInst::BinOp::Add">Add</a>:</td></tr>
<tr><th id="129">129</th><td>    <a class="local col7 ref" href="#17Op" title='Op' data-ref="17Op">Op</a> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#147" title='llvm::Instruction::BinaryOps::Add' data-ref="llvm::Instruction::BinaryOps::Add">Add</a>;</td></tr>
<tr><th id="130">130</th><td>    <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst">AtomicRMWInst</a>::<a class="enum" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst::BinOp::Sub" title='llvm::AtomicRMWInst::BinOp::Sub' data-ref="llvm::AtomicRMWInst::BinOp::Sub">Sub</a>:</td></tr>
<tr><th id="132">132</th><td>    <a class="local col7 ref" href="#17Op" title='Op' data-ref="17Op">Op</a> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#149" title='llvm::Instruction::BinaryOps::Sub' data-ref="llvm::Instruction::BinaryOps::Sub">Sub</a>;</td></tr>
<tr><th id="133">133</th><td>    <b>break</b>;</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="18PtrIdx" title='PtrIdx' data-type='const unsigned int' data-ref="18PtrIdx">PtrIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="19ValIdx" title='ValIdx' data-type='const unsigned int' data-ref="19ValIdx">ValIdx</dfn> = <var>1</var>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <i>// If the pointer operand is divergent, then each lane is doing an atomic</i></td></tr>
<tr><th id="140">140</th><td><i>  // operation on a different address, and we cannot optimize that.</i></td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DA" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DA' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DA">DA</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE" title='llvm::LegacyDivergenceAnalysis::isDivergent' data-ref="_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE">isDivergent</a>(<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#786" title='llvm::AtomicRMWInst::getOperand' data-ref="_ZNK4llvm13AtomicRMWInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#18PtrIdx" title='PtrIdx' data-ref="18PtrIdx">PtrIdx</a>))) {</td></tr>
<tr><th id="142">142</th><td>    <b>return</b>;</td></tr>
<tr><th id="143">143</th><td>  }</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="20ValDivergent" title='ValDivergent' data-type='const bool' data-ref="20ValDivergent">ValDivergent</dfn> = <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DA" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DA' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DA">DA</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE" title='llvm::LegacyDivergenceAnalysis::isDivergent' data-ref="_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE">isDivergent</a>(<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#786" title='llvm::AtomicRMWInst::getOperand' data-ref="_ZNK4llvm13AtomicRMWInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#19ValIdx" title='ValIdx' data-ref="19ValIdx">ValIdx</a>));</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i>// If the value operand is divergent, each lane is contributing a different</i></td></tr>
<tr><th id="148">148</th><td><i>  // value to the atomic calculation. We can only optimize divergent values if</i></td></tr>
<tr><th id="149">149</th><td><i>  // we have DPP available on our subtarget, and the atomic operation is 32</i></td></tr>
<tr><th id="150">150</th><td><i>  // bits.</i></td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (<a class="local col0 ref" href="#20ValDivergent" title='ValDivergent' data-ref="20ValDivergent">ValDivergent</a> &amp;&amp; (!<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP" title='(anonymous namespace)::AMDGPUAtomicOptimizer::HasDPP' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP">HasDPP</a> || (<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DL" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DL' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DL">DL</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) != <var>32</var>))) {</td></tr>
<tr><th id="152">152</th><td>    <b>return</b>;</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i>// If we get here, we can optimize the atomic using a single wavefront-wide</i></td></tr>
<tr><th id="156">156</th><td><i>  // atomic operation to do the calculation for the entire wavefront, so</i></td></tr>
<tr><th id="157">157</th><td><i>  // remember the instruction so we can come back to it.</i></td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReplacementInfo" title='(anonymous namespace)::ReplacementInfo' data-ref="(anonymousnamespace)::ReplacementInfo">ReplacementInfo</a> <dfn class="local col1 decl" id="21Info" title='Info' data-type='const (anonymous namespace)::ReplacementInfo' data-ref="21Info">Info</dfn> = {&amp;<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>, <a class="local col7 ref" href="#17Op" title='Op' data-ref="17Op">Op</a>, <a class="local col9 ref" href="#19ValIdx" title='ValIdx' data-ref="19ValIdx">ValIdx</a>, <a class="local col0 ref" href="#20ValDivergent" title='ValDivergent' data-ref="20ValDivergent">ValDivergent</a>};</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ToReplace' data-use='m' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace">ToReplace</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#21Info" title='Info' data-ref="21Info">Info</a>);</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitIntrinsicInstERN4llvm13IntrinsicInstE" title='(anonymous namespace)::AMDGPUAtomicOptimizer::visitIntrinsicInst' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::visitIntrinsicInst(llvm::IntrinsicInst &amp; I)' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizer18visitIntrinsicInstERN4llvm13IntrinsicInstE">visitIntrinsicInst</dfn>(<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> &amp;<dfn class="local col2 decl" id="22I" title='I' data-type='llvm::IntrinsicInst &amp;' data-ref="22I">I</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction::BinaryOps" title='llvm::Instruction::BinaryOps' data-ref="llvm::Instruction::BinaryOps">BinaryOps</a> <dfn class="local col3 decl" id="23Op" title='Op' data-type='Instruction::BinaryOps' data-ref="23Op">Op</dfn>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <b>switch</b> (<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>.<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="167">167</th><td>  <b>default</b>:</td></tr>
<tr><th id="168">168</th><td>    <b>return</b>;</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_add</span>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_add</span>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_add&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_add</span>:</td></tr>
<tr><th id="172">172</th><td>    Op = Instruction::Add;</td></tr>
<tr><th id="173">173</th><td>    <b>break</b>;</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_atomic_sub</span>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_struct_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_struct_buffer_atomic_sub</span>:</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_raw_buffer_atomic_sub&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_raw_buffer_atomic_sub</span>:</td></tr>
<tr><th id="177">177</th><td>    Op = Instruction::Sub;</td></tr>
<tr><th id="178">178</th><td>    <b>break</b>;</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="24ValIdx" title='ValIdx' data-type='const unsigned int' data-ref="24ValIdx">ValIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="25ValDivergent" title='ValDivergent' data-type='const bool' data-ref="25ValDivergent">ValDivergent</dfn> = <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DA" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DA' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DA">DA</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE" title='llvm::LegacyDivergenceAnalysis::isDivergent' data-ref="_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE">isDivergent</a>(<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>.<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#1151" title='llvm::CallBase::getOperand' data-ref="_ZNK4llvm8CallBase10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#24ValIdx" title='ValIdx' data-ref="24ValIdx">ValIdx</a>));</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i>// If the value operand is divergent, each lane is contributing a different</i></td></tr>
<tr><th id="186">186</th><td><i>  // value to the atomic calculation. We can only optimize divergent values if</i></td></tr>
<tr><th id="187">187</th><td><i>  // we have DPP available on our subtarget, and the atomic operation is 32</i></td></tr>
<tr><th id="188">188</th><td><i>  // bits.</i></td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="local col5 ref" href="#25ValDivergent" title='ValDivergent' data-ref="25ValDivergent">ValDivergent</a> &amp;&amp; (!<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP" title='(anonymous namespace)::AMDGPUAtomicOptimizer::HasDPP' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::HasDPP">HasDPP</a> || (<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DL" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DL' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DL">DL</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) != <var>32</var>))) {</td></tr>
<tr><th id="190">190</th><td>    <b>return</b>;</td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <i>// If any of the other arguments to the intrinsic are divergent, we can't</i></td></tr>
<tr><th id="194">194</th><td><i>  // optimize the operation.</i></td></tr>
<tr><th id="195">195</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="26Idx" title='Idx' data-type='unsigned int' data-ref="26Idx">Idx</dfn> = <var>1</var>; <a class="local col6 ref" href="#26Idx" title='Idx' data-ref="26Idx">Idx</a> &lt; <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>.<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#1151" title='llvm::CallBase::getNumOperands' data-ref="_ZNK4llvm8CallBase14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#26Idx" title='Idx' data-ref="26Idx">Idx</a>++) {</td></tr>
<tr><th id="196">196</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DA" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DA' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DA">DA</a>-&gt;<a class="ref" href="../../../include/llvm/Analysis/LegacyDivergenceAnalysis.h.html#_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE" title='llvm::LegacyDivergenceAnalysis::isDivergent' data-ref="_ZNK4llvm24LegacyDivergenceAnalysis11isDivergentEPKNS_5ValueE">isDivergent</a>(<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>.<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#1151" title='llvm::CallBase::getOperand' data-ref="_ZNK4llvm8CallBase10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#26Idx" title='Idx' data-ref="26Idx">Idx</a>))) {</td></tr>
<tr><th id="197">197</th><td>      <b>return</b>;</td></tr>
<tr><th id="198">198</th><td>    }</td></tr>
<tr><th id="199">199</th><td>  }</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <i>// If we get here, we can optimize the atomic using a single wavefront-wide</i></td></tr>
<tr><th id="202">202</th><td><i>  // atomic operation to do the calculation for the entire wavefront, so</i></td></tr>
<tr><th id="203">203</th><td><i>  // remember the instruction so we can come back to it.</i></td></tr>
<tr><th id="204">204</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReplacementInfo" title='(anonymous namespace)::ReplacementInfo' data-ref="(anonymousnamespace)::ReplacementInfo">ReplacementInfo</a> <dfn class="local col7 decl" id="27Info" title='Info' data-type='const (anonymous namespace)::ReplacementInfo' data-ref="27Info">Info</dfn> = {&amp;<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>, <a class="local col3 ref" href="#23Op" title='Op' data-ref="23Op">Op</a>, <a class="local col4 ref" href="#24ValIdx" title='ValIdx' data-ref="24ValIdx">ValIdx</a>, <a class="local col5 ref" href="#25ValDivergent" title='ValDivergent' data-ref="25ValDivergent">ValDivergent</a>};</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace" title='(anonymous namespace)::AMDGPUAtomicOptimizer::ToReplace' data-use='m' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::ToReplace">ToReplace</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#27Info" title='Info' data-ref="27Info">Info</a>);</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS2_9BinaryOpsEjb" title='(anonymous namespace)::AMDGPUAtomicOptimizer::optimizeAtomic' data-type='void (anonymous namespace)::AMDGPUAtomicOptimizer::optimizeAtomic(llvm::Instruction &amp; I, Instruction::BinaryOps Op, unsigned int ValIdx, bool ValDivergent) const' data-ref="_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS2_9BinaryOpsEjb">optimizeAtomic</dfn>(<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col8 decl" id="28I" title='I' data-type='llvm::Instruction &amp;' data-ref="28I">I</dfn>,</td></tr>
<tr><th id="210">210</th><td>                                           <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction::BinaryOps" title='llvm::Instruction::BinaryOps' data-ref="llvm::Instruction::BinaryOps">BinaryOps</a> <dfn class="local col9 decl" id="29Op" title='Op' data-type='Instruction::BinaryOps' data-ref="29Op">Op</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                           <em>unsigned</em> <dfn class="local col0 decl" id="30ValIdx" title='ValIdx' data-type='unsigned int' data-ref="30ValIdx">ValIdx</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                           <em>bool</em> <dfn class="local col1 decl" id="31ValDivergent" title='ValDivergent' data-type='bool' data-ref="31ValDivergent">ValDivergent</dfn>) <em>const</em> {</td></tr>
<tr><th id="213">213</th><td>  <i>// Start building just before the instruction.</i></td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; <dfn class="local col2 decl" id="32B" title='B' data-type='IRBuilder&lt;&gt;' data-ref="32B">B</dfn><a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilderC1EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE" title='llvm::IRBuilder::IRBuilder&lt;T, Inserter&gt;' data-ref="_ZN4llvm9IRBuilderC1EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE">(</a>&amp;<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>);</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// If we are in a pixel shader, because of how we have to mask out helper</i></td></tr>
<tr><th id="217">217</th><td><i>  // lane invocations, we need to record the entry and exit BB's.</i></td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col3 decl" id="33PixelEntryBB" title='PixelEntryBB' data-type='llvm::BasicBlock *' data-ref="33PixelEntryBB">PixelEntryBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col4 decl" id="34PixelExitBB" title='PixelExitBB' data-type='llvm::BasicBlock *' data-ref="34PixelExitBB">PixelExitBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i>// If we're optimizing an atomic within a pixel shader, we need to wrap the</i></td></tr>
<tr><th id="222">222</th><td><i>  // entire atomic operation in a helper-lane check. We do not want any helper</i></td></tr>
<tr><th id="223">223</th><td><i>  // lanes that are around only for the purposes of derivatives to take part</i></td></tr>
<tr><th id="224">224</th><td><i>  // in any cross-lane communication, and we use a branch on whether the lane is</i></td></tr>
<tr><th id="225">225</th><td><i>  // live to do this.</i></td></tr>
<tr><th id="226">226</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader" title='(anonymous namespace)::AMDGPUAtomicOptimizer::IsPixelShader' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader">IsPixelShader</a>) {</td></tr>
<tr><th id="227">227</th><td>    <i>// Record I's original position as the entry block.</i></td></tr>
<tr><th id="228">228</th><td>    <a class="local col3 ref" href="#33PixelEntryBB" title='PixelEntryBB' data-ref="33PixelEntryBB">PixelEntryBB</a> = <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>();</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col5 decl" id="35Cond" title='Cond' data-type='llvm::Value *const' data-ref="35Cond">Cond</dfn> = B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_ps_live&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_ps_live</span>, {}, {});</td></tr>
<tr><th id="231">231</th><td>    <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<em>const</em> <dfn class="local col6 decl" id="36NonHelperTerminator" title='NonHelperTerminator' data-type='llvm::Instruction *const' data-ref="36NonHelperTerminator">NonHelperTerminator</dfn> =</td></tr>
<tr><th id="232">232</th><td>        SplitBlockAndInsertIfThen(Cond, &amp;I, <b>false</b>, <b>nullptr</b>, DT, <b>nullptr</b>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <i>// Record I's new position as the exit block.</i></td></tr>
<tr><th id="235">235</th><td>    <a class="local col4 ref" href="#34PixelExitBB" title='PixelExitBB' data-ref="34PixelExitBB">PixelExitBB</a> = <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>();</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction10moveBeforeEPS0_" title='llvm::Instruction::moveBefore' data-ref="_ZN4llvm11Instruction10moveBeforeEPS0_">moveBefore</a>(<a class="local col6 ref" href="#36NonHelperTerminator" title='NonHelperTerminator' data-ref="36NonHelperTerminator">NonHelperTerminator</a>);</td></tr>
<tr><th id="238">238</th><td>    <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE" title='llvm::IRBuilderBase::SetInsertPoint' data-ref="_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE">SetInsertPoint</a>(&amp;<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>);</td></tr>
<tr><th id="239">239</th><td>  }</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<em>const</em> <dfn class="local col7 decl" id="37Ty" title='Ty' data-type='llvm::Type *const' data-ref="37Ty">Ty</dfn> = <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="38TyBitWidth" title='TyBitWidth' data-type='const unsigned int' data-ref="38TyBitWidth">TyBitWidth</dfn> = <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DL" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DL' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DL">DL</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>);</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<em>const</em> <dfn class="local col9 decl" id="39VecTy" title='VecTy' data-type='llvm::Type *const' data-ref="39VecTy">VecTy</dfn> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::VectorType" title='llvm::VectorType' data-ref="llvm::VectorType">VectorType</a>::<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm10VectorType3getEPNS_4TypeEj" title='llvm::VectorType::get' data-ref="_ZN4llvm10VectorType3getEPNS_4TypeEj">get</a>(<a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase10getInt32TyEv" title='llvm::IRBuilderBase::getInt32Ty' data-ref="_ZN4llvm13IRBuilderBase10getInt32TyEv">getInt32Ty</a>(), <var>2</var>);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <i>// This is the value in the atomic operation we need to combine in order to</i></td></tr>
<tr><th id="246">246</th><td><i>  // reduce the number of atomic operations.</i></td></tr>
<tr><th id="247">247</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col0 decl" id="40V" title='V' data-type='llvm::Value *const' data-ref="40V">V</dfn> = <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#30ValIdx" title='ValIdx' data-ref="30ValIdx">ValIdx</a>);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i>// We need to know how many lanes are active within the wavefront, and we do</i></td></tr>
<tr><th id="250">250</th><td><i>  // this by doing a ballot of active lanes.</i></td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col1 decl" id="41Ballot" title='Ballot' data-type='llvm::CallInst *const' data-ref="41Ballot">Ballot</dfn> =</td></tr>
<tr><th id="252">252</th><td>      B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_icmp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_icmp</span>, {B.getInt32Ty()},</td></tr>
<tr><th id="253">253</th><td>                        {B.getInt32(<var>1</var>), B.getInt32(<var>0</var>), B.getInt32(<var>33</var>)});</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// We need to know how many lanes are active within the wavefront that are</i></td></tr>
<tr><th id="256">256</th><td><i>  // below us. If we counted each lane linearly starting from 0, a lane is</i></td></tr>
<tr><th id="257">257</th><td><i>  // below us only if its associated index was less than ours. We do this by</i></td></tr>
<tr><th id="258">258</th><td><i>  // using the mbcnt intrinsic.</i></td></tr>
<tr><th id="259">259</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col2 decl" id="42BitCast" title='BitCast' data-type='llvm::Value *const' data-ref="42BitCast">BitCast</dfn> = B.CreateBitCast(Ballot, VecTy);</td></tr>
<tr><th id="260">260</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col3 decl" id="43ExtractLo" title='ExtractLo' data-type='llvm::Value *const' data-ref="43ExtractLo">ExtractLo</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder20CreateExtractElementEPNS_5ValueES2_RKNS_5TwineE" title='llvm::IRBuilder::CreateExtractElement' data-ref="_ZN4llvm9IRBuilder20CreateExtractElementEPNS_5ValueES2_RKNS_5TwineE">CreateExtractElement</a>(<a class="local col2 ref" href="#42BitCast" title='BitCast' data-ref="42BitCast">BitCast</a>, <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase8getInt32Ej" title='llvm::IRBuilderBase::getInt32' data-ref="_ZN4llvm13IRBuilderBase8getInt32Ej">getInt32</a>(<var>0</var>));</td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col4 decl" id="44ExtractHi" title='ExtractHi' data-type='llvm::Value *const' data-ref="44ExtractHi">ExtractHi</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder20CreateExtractElementEPNS_5ValueES2_RKNS_5TwineE" title='llvm::IRBuilder::CreateExtractElement' data-ref="_ZN4llvm9IRBuilder20CreateExtractElementEPNS_5ValueES2_RKNS_5TwineE">CreateExtractElement</a>(<a class="local col2 ref" href="#42BitCast" title='BitCast' data-ref="42BitCast">BitCast</a>, <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase8getInt32Ej" title='llvm::IRBuilderBase::getInt32' data-ref="_ZN4llvm13IRBuilderBase8getInt32Ej">getInt32</a>(<var>1</var>));</td></tr>
<tr><th id="262">262</th><td>  <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col5 decl" id="45PartialMbcnt" title='PartialMbcnt' data-type='llvm::CallInst *const' data-ref="45PartialMbcnt">PartialMbcnt</dfn> = B.CreateIntrinsic(</td></tr>
<tr><th id="263">263</th><td>      Intrinsic::<span class='error' title="no member named &apos;amdgcn_mbcnt_lo&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_mbcnt_lo</span>, {}, {ExtractLo, B.getInt32(<var>0</var>)});</td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col6 decl" id="46Mbcnt" title='Mbcnt' data-type='llvm::CallInst *const' data-ref="46Mbcnt">Mbcnt</dfn> = B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_mbcnt_hi&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_mbcnt_hi</span>, {},</td></tr>
<tr><th id="265">265</th><td>                                            {ExtractHi, PartialMbcnt});</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col7 decl" id="47MbcntCast" title='MbcntCast' data-type='llvm::Value *const' data-ref="47MbcntCast">MbcntCast</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE" title='llvm::IRBuilder::CreateIntCast' data-ref="_ZN4llvm9IRBuilder13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE">CreateIntCast</a>(<a class="local col6 ref" href="#46Mbcnt" title='Mbcnt' data-ref="46Mbcnt">Mbcnt</a>, <a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>, <b>false</b>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="48LaneOffset" title='LaneOffset' data-type='llvm::Value *' data-ref="48LaneOffset">LaneOffset</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="49NewV" title='NewV' data-type='llvm::Value *' data-ref="49NewV">NewV</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// If we have a divergent value in each lane, we need to combine the value</i></td></tr>
<tr><th id="273">273</th><td><i>  // using DPP.</i></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="local col1 ref" href="#31ValDivergent" title='ValDivergent' data-ref="31ValDivergent">ValDivergent</a>) {</td></tr>
<tr><th id="275">275</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col0 decl" id="50Identity" title='Identity' data-type='llvm::Value *const' data-ref="50Identity">Identity</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase7getIntNEjm" title='llvm::IRBuilderBase::getIntN' data-ref="_ZN4llvm13IRBuilderBase7getIntNEjm">getIntN</a>(<a class="local col8 ref" href="#38TyBitWidth" title='TyBitWidth' data-ref="38TyBitWidth">TyBitWidth</a>, <var>0</var>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <i>// First we need to set all inactive invocations to 0, so that they can</i></td></tr>
<tr><th id="278">278</th><td><i>    // correctly contribute to the final result.</i></td></tr>
<tr><th id="279">279</th><td>    <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col1 decl" id="51SetInactive" title='SetInactive' data-type='llvm::CallInst *const' data-ref="51SetInactive">SetInactive</dfn> =</td></tr>
<tr><th id="280">280</th><td>        B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_set_inactive&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_set_inactive</span>, Ty, {V, Identity});</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col2 decl" id="52FirstDPP" title='FirstDPP' data-type='llvm::CallInst *const' data-ref="52FirstDPP">FirstDPP</dfn> =</td></tr>
<tr><th id="283">283</th><td>        B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_update_dpp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_update_dpp</span>, Ty,</td></tr>
<tr><th id="284">284</th><td>                          {Identity, SetInactive, B.getInt32(DPP_WF_SR1),</td></tr>
<tr><th id="285">285</th><td>                           B.getInt32(<var>0xf</var>), B.getInt32(<var>0xf</var>), B.getFalse()});</td></tr>
<tr><th id="286">286</th><td>    <a class="local col9 ref" href="#49NewV" title='NewV' data-ref="49NewV">NewV</a> = <a class="local col2 ref" href="#52FirstDPP" title='FirstDPP' data-ref="52FirstDPP">FirstDPP</a>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="53Iters" title='Iters' data-type='const unsigned int' data-ref="53Iters">Iters</dfn> = <var>7</var>;</td></tr>
<tr><th id="289">289</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="54DPPCtrl" title='DPPCtrl' data-type='const unsigned int [7]' data-ref="54DPPCtrl">DPPCtrl</dfn>[<a class="local col3 ref" href="#53Iters" title='Iters' data-ref="53Iters">Iters</a>] = {</td></tr>
<tr><th id="290">290</th><td>        <a class="tu enum" href="#(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR1" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR1' data-use='r' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR1">DPP_ROW_SR1</a>, <a class="tu enum" href="#(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR2" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR2' data-use='r' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR2">DPP_ROW_SR2</a>,     <a class="tu enum" href="#(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR3" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR3' data-use='r' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR3">DPP_ROW_SR3</a>,    <a class="tu enum" href="#(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR4" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR4' data-use='r' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR4">DPP_ROW_SR4</a>,</td></tr>
<tr><th id="291">291</th><td>        <a class="tu enum" href="#(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR8" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_SR8' data-use='r' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_SR8">DPP_ROW_SR8</a>, <a class="tu enum" href="#(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST15" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_BCAST15' data-use='r' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST15">DPP_ROW_BCAST15</a>, <a class="tu enum" href="#(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST31" title='(anonymous namespace)::DPP_CTRL::DPP_ROW_BCAST31' data-use='r' data-ref="(anonymousnamespace)::DPP_CTRL::DPP_ROW_BCAST31">DPP_ROW_BCAST31</a>};</td></tr>
<tr><th id="292">292</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="55RowMask" title='RowMask' data-type='const unsigned int [7]' data-ref="55RowMask">RowMask</dfn>[<a class="local col3 ref" href="#53Iters" title='Iters' data-ref="53Iters">Iters</a>] = {<var>0xf</var>, <var>0xf</var>, <var>0xf</var>, <var>0xf</var>, <var>0xf</var>, <var>0xa</var>, <var>0xc</var>};</td></tr>
<tr><th id="293">293</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="56BankMask" title='BankMask' data-type='const unsigned int [7]' data-ref="56BankMask">BankMask</dfn>[<a class="local col3 ref" href="#53Iters" title='Iters' data-ref="53Iters">Iters</a>] = {<var>0xf</var>, <var>0xf</var>, <var>0xf</var>, <var>0xe</var>, <var>0xc</var>, <var>0xf</var>, <var>0xf</var>};</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <i>// This loop performs an exclusive scan across the wavefront, with all lanes</i></td></tr>
<tr><th id="296">296</th><td><i>    // active (by using the WWM intrinsic).</i></td></tr>
<tr><th id="297">297</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="57Idx" title='Idx' data-type='unsigned int' data-ref="57Idx">Idx</dfn> = <var>0</var>; <a class="local col7 ref" href="#57Idx" title='Idx' data-ref="57Idx">Idx</a> &lt; <a class="local col3 ref" href="#53Iters" title='Iters' data-ref="53Iters">Iters</a>; <a class="local col7 ref" href="#57Idx" title='Idx' data-ref="57Idx">Idx</a>++) {</td></tr>
<tr><th id="298">298</th><td>      <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col8 decl" id="58UpdateValue" title='UpdateValue' data-type='llvm::Value *const' data-ref="58UpdateValue">UpdateValue</dfn> = <a class="local col7 ref" href="#57Idx" title='Idx' data-ref="57Idx">Idx</a> &lt; <var>3</var> ? <a class="local col2 ref" href="#52FirstDPP" title='FirstDPP' data-ref="52FirstDPP">FirstDPP</a> : <a class="local col9 ref" href="#49NewV" title='NewV' data-ref="49NewV">NewV</a>;</td></tr>
<tr><th id="299">299</th><td>      <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col9 decl" id="59DPP" title='DPP' data-type='llvm::CallInst *const' data-ref="59DPP">DPP</dfn> = B.CreateIntrinsic(</td></tr>
<tr><th id="300">300</th><td>          Intrinsic::<span class='error' title="no member named &apos;amdgcn_update_dpp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_update_dpp</span>, Ty,</td></tr>
<tr><th id="301">301</th><td>          {Identity, UpdateValue, B.getInt32(DPPCtrl[Idx]),</td></tr>
<tr><th id="302">302</th><td>           B.getInt32(RowMask[Idx]), B.getInt32(BankMask[Idx]), B.getFalse()});</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>      NewV = B.CreateBinOp(Op, NewV, DPP);</td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>    LaneOffset = B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_wwm&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_wwm</span>, Ty, NewV);</td></tr>
<tr><th id="308">308</th><td>    NewV = B.CreateBinOp(Op, SetInactive, NewV);</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <i>// Read the value from the last lane, which has accumlated the values of</i></td></tr>
<tr><th id="311">311</th><td><i>    // each active lane in the wavefront. This will be our new value with which</i></td></tr>
<tr><th id="312">312</th><td><i>    // we will provide to the atomic operation.</i></td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col8 ref" href="#38TyBitWidth" title='TyBitWidth' data-ref="38TyBitWidth">TyBitWidth</a> == <var>64</var>) {</td></tr>
<tr><th id="314">314</th><td>      <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col0 decl" id="60ExtractLo" title='ExtractLo' data-type='llvm::Value *const' data-ref="60ExtractLo">ExtractLo</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE" title='llvm::IRBuilder::CreateTrunc' data-ref="_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE">CreateTrunc</a>(<a class="local col9 ref" href="#49NewV" title='NewV' data-ref="49NewV">NewV</a>, <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase10getInt32TyEv" title='llvm::IRBuilderBase::getInt32Ty' data-ref="_ZN4llvm13IRBuilderBase10getInt32TyEv">getInt32Ty</a>());</td></tr>
<tr><th id="315">315</th><td>      <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col1 decl" id="61ExtractHi" title='ExtractHi' data-type='llvm::Value *const' data-ref="61ExtractHi">ExtractHi</dfn> =</td></tr>
<tr><th id="316">316</th><td>          <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE" title='llvm::IRBuilder::CreateTrunc' data-ref="_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE">CreateTrunc</a>(<a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder10CreateLShrEPNS_5ValueES2_RKNS_5TwineEb" title='llvm::IRBuilder::CreateLShr' data-ref="_ZN4llvm9IRBuilder10CreateLShrEPNS_5ValueES2_RKNS_5TwineEb">CreateLShr</a>(<a class="local col9 ref" href="#49NewV" title='NewV' data-ref="49NewV">NewV</a>, <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase8getInt64Em" title='llvm::IRBuilderBase::getInt64' data-ref="_ZN4llvm13IRBuilderBase8getInt64Em">getInt64</a>(<var>32</var>)), <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase10getInt32TyEv" title='llvm::IRBuilderBase::getInt32Ty' data-ref="_ZN4llvm13IRBuilderBase10getInt32TyEv">getInt32Ty</a>());</td></tr>
<tr><th id="317">317</th><td>      <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col2 decl" id="62ReadLaneLo" title='ReadLaneLo' data-type='llvm::CallInst *const' data-ref="62ReadLaneLo">ReadLaneLo</dfn> = B.CreateIntrinsic(</td></tr>
<tr><th id="318">318</th><td>          Intrinsic::<span class='error' title="no member named &apos;amdgcn_readlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readlane</span>, {}, {ExtractLo, B.getInt32(<var>63</var>)});</td></tr>
<tr><th id="319">319</th><td>      <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col3 decl" id="63ReadLaneHi" title='ReadLaneHi' data-type='llvm::CallInst *const' data-ref="63ReadLaneHi">ReadLaneHi</dfn> = B.CreateIntrinsic(</td></tr>
<tr><th id="320">320</th><td>          Intrinsic::<span class='error' title="no member named &apos;amdgcn_readlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readlane</span>, {}, {ExtractHi, B.getInt32(<var>63</var>)});</td></tr>
<tr><th id="321">321</th><td>      <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col4 decl" id="64PartialInsert" title='PartialInsert' data-type='llvm::Value *const' data-ref="64PartialInsert">PartialInsert</dfn> = B.CreateInsertElement(</td></tr>
<tr><th id="322">322</th><td>          UndefValue::get(VecTy), ReadLaneLo, B.getInt32(<var>0</var>));</td></tr>
<tr><th id="323">323</th><td>      <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col5 decl" id="65Insert" title='Insert' data-type='llvm::Value *const' data-ref="65Insert">Insert</dfn> =</td></tr>
<tr><th id="324">324</th><td>          B.CreateInsertElement(PartialInsert, ReadLaneHi, B.getInt32(<var>1</var>));</td></tr>
<tr><th id="325">325</th><td>      <a class="local col9 ref" href="#49NewV" title='NewV' data-ref="49NewV">NewV</a> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE" title='llvm::IRBuilder::CreateBitCast' data-ref="_ZN4llvm9IRBuilder13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE">CreateBitCast</a>(<a class="local col5 ref" href="#65Insert" title='Insert' data-ref="65Insert">Insert</a>, <a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>);</td></tr>
<tr><th id="326">326</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#38TyBitWidth" title='TyBitWidth' data-ref="38TyBitWidth">TyBitWidth</a> == <var>32</var>) {</td></tr>
<tr><th id="327">327</th><td>      <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col6 decl" id="66ReadLane" title='ReadLane' data-type='llvm::CallInst *const' data-ref="66ReadLane">ReadLane</dfn> = B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_readlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readlane</span>,</td></tr>
<tr><th id="328">328</th><td>                                                   {}, {NewV, B.getInt32(<var>63</var>)});</td></tr>
<tr><th id="329">329</th><td>      NewV = ReadLane;</td></tr>
<tr><th id="330">330</th><td>    } <b>else</b> {</td></tr>
<tr><th id="331">331</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled atomic bit width&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp&quot;, 331)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled atomic bit width"</q>);</td></tr>
<tr><th id="332">332</th><td>    }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>    <i>// Finally mark the readlanes in the WWM section.</i></td></tr>
<tr><th id="335">335</th><td>    NewV = B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_wwm&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_wwm</span>, Ty, NewV);</td></tr>
<tr><th id="336">336</th><td>  } <b>else</b> {</td></tr>
<tr><th id="337">337</th><td>    <i>// Get the total number of active lanes we have by using popcount.</i></td></tr>
<tr><th id="338">338</th><td>    <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<em>const</em> <dfn class="local col7 decl" id="67Ctpop" title='Ctpop' data-type='llvm::Instruction *const' data-ref="67Ctpop">Ctpop</dfn> = B.CreateUnaryIntrinsic(<span class='error' title="no member named &apos;ctpop&apos; in namespace &apos;llvm::Intrinsic&apos;; did you mean &apos;Ctpop&apos;?">Intrinsic</span>::ctpop, Ballot);</td></tr>
<tr><th id="339">339</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col8 decl" id="68CtpopCast" title='CtpopCast' data-type='llvm::Value *const' data-ref="68CtpopCast">CtpopCast</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE" title='llvm::IRBuilder::CreateIntCast' data-ref="_ZN4llvm9IRBuilder13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE">CreateIntCast</a>(<a class="local col7 ref" href="#67Ctpop" title='Ctpop' data-ref="67Ctpop">Ctpop</a>, <a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>, <b>false</b>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <i>// Calculate the new value we will be contributing to the atomic operation</i></td></tr>
<tr><th id="342">342</th><td><i>    // for the entire wavefront.</i></td></tr>
<tr><th id="343">343</th><td>    <a class="local col9 ref" href="#49NewV" title='NewV' data-ref="49NewV">NewV</a> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder9CreateMulEPNS_5ValueES2_RKNS_5TwineEbb" title='llvm::IRBuilder::CreateMul' data-ref="_ZN4llvm9IRBuilder9CreateMulEPNS_5ValueES2_RKNS_5TwineEbb">CreateMul</a>(<a class="local col0 ref" href="#40V" title='V' data-ref="40V">V</a>, <a class="local col8 ref" href="#68CtpopCast" title='CtpopCast' data-ref="68CtpopCast">CtpopCast</a>);</td></tr>
<tr><th id="344">344</th><td>    <a class="local col8 ref" href="#48LaneOffset" title='LaneOffset' data-ref="48LaneOffset">LaneOffset</a> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder9CreateMulEPNS_5ValueES2_RKNS_5TwineEbb" title='llvm::IRBuilder::CreateMul' data-ref="_ZN4llvm9IRBuilder9CreateMulEPNS_5ValueES2_RKNS_5TwineEbb">CreateMul</a>(<a class="local col0 ref" href="#40V" title='V' data-ref="40V">V</a>, <a class="local col7 ref" href="#47MbcntCast" title='MbcntCast' data-ref="47MbcntCast">MbcntCast</a>);</td></tr>
<tr><th id="345">345</th><td>  }</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// We only want a single lane to enter our new control flow, and we do this</i></td></tr>
<tr><th id="348">348</th><td><i>  // by checking if there are any active lanes below us. Only one lane will</i></td></tr>
<tr><th id="349">349</th><td><i>  // have 0 active lanes below us, so that will be the only one to progress.</i></td></tr>
<tr><th id="350">350</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col9 decl" id="69Cond" title='Cond' data-type='llvm::Value *const' data-ref="69Cond">Cond</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder12CreateICmpEQEPNS_5ValueES2_RKNS_5TwineE" title='llvm::IRBuilder::CreateICmpEQ' data-ref="_ZN4llvm9IRBuilder12CreateICmpEQEPNS_5ValueES2_RKNS_5TwineE">CreateICmpEQ</a>(<a class="local col7 ref" href="#47MbcntCast" title='MbcntCast' data-ref="47MbcntCast">MbcntCast</a>, <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase7getIntNEjm" title='llvm::IRBuilderBase::getIntN' data-ref="_ZN4llvm13IRBuilderBase7getIntNEjm">getIntN</a>(<a class="local col8 ref" href="#38TyBitWidth" title='TyBitWidth' data-ref="38TyBitWidth">TyBitWidth</a>, <var>0</var>));</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// Store I's original basic block before we split the block.</i></td></tr>
<tr><th id="353">353</th><td>  <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<em>const</em> <dfn class="local col0 decl" id="70EntryBB" title='EntryBB' data-type='llvm::BasicBlock *const' data-ref="70EntryBB">EntryBB</dfn> = <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>();</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i>// We need to introduce some new control flow to force a single lane to be</i></td></tr>
<tr><th id="356">356</th><td><i>  // active. We do this by splitting I's basic block at I, and introducing the</i></td></tr>
<tr><th id="357">357</th><td><i>  // new block such that:</i></td></tr>
<tr><th id="358">358</th><td><i>  // entry --&gt; single_lane -\</i></td></tr>
<tr><th id="359">359</th><td><i>  //       \------------------&gt; exit</i></td></tr>
<tr><th id="360">360</th><td>  <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<em>const</em> <dfn class="local col1 decl" id="71SingleLaneTerminator" title='SingleLaneTerminator' data-type='llvm::Instruction *const' data-ref="71SingleLaneTerminator">SingleLaneTerminator</dfn> =</td></tr>
<tr><th id="361">361</th><td>      <a class="ref" href="../../../include/llvm/Transforms/Utils/BasicBlockUtils.h.html#_ZN4llvm25SplitBlockAndInsertIfThenEPNS_5ValueEPNS_11InstructionEbPNS_6MDNodeEPNS_13DominatorTreeEPNS_8LoopInfoEPNS_10BasicBlockE" title='llvm::SplitBlockAndInsertIfThen' data-ref="_ZN4llvm25SplitBlockAndInsertIfThenEPNS_5ValueEPNS_11InstructionEbPNS_6MDNodeEPNS_13DominatorTreeEPNS_8LoopInfoEPNS_10BasicBlockE">SplitBlockAndInsertIfThen</a>(<a class="local col9 ref" href="#69Cond" title='Cond' data-ref="69Cond">Cond</a>, &amp;<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>, <b>false</b>, <b>nullptr</b>, <a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::DT" title='(anonymous namespace)::AMDGPUAtomicOptimizer::DT' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::DT">DT</a>, <b>nullptr</b>);</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <i>// Move the IR builder into single_lane next.</i></td></tr>
<tr><th id="364">364</th><td>  <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE" title='llvm::IRBuilderBase::SetInsertPoint' data-ref="_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE">SetInsertPoint</a>(<a class="local col1 ref" href="#71SingleLaneTerminator" title='SingleLaneTerminator' data-ref="71SingleLaneTerminator">SingleLaneTerminator</a>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// Clone the original atomic operation into single lane, replacing the</i></td></tr>
<tr><th id="367">367</th><td><i>  // original value with our newly created one.</i></td></tr>
<tr><th id="368">368</th><td>  <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<em>const</em> <dfn class="local col2 decl" id="72NewI" title='NewI' data-type='llvm::Instruction *const' data-ref="72NewI">NewI</dfn> = <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction5cloneEv" title='llvm::Instruction::clone' data-ref="_ZNK4llvm11Instruction5cloneEv">clone</a>();</td></tr>
<tr><th id="369">369</th><td>  <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZNK4llvm9IRBuilder6InsertEPT_RKNS_5TwineE" title='llvm::IRBuilder::Insert' data-ref="_ZNK4llvm9IRBuilder6InsertEPT_RKNS_5TwineE">Insert</a>(<a class="local col2 ref" href="#72NewI" title='NewI' data-ref="72NewI">NewI</a>);</td></tr>
<tr><th id="370">370</th><td>  <a class="local col2 ref" href="#72NewI" title='NewI' data-ref="72NewI">NewI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZN4llvm4User10setOperandEjPNS_5ValueE" title='llvm::User::setOperand' data-ref="_ZN4llvm4User10setOperandEjPNS_5ValueE">setOperand</a>(<a class="local col0 ref" href="#30ValIdx" title='ValIdx' data-ref="30ValIdx">ValIdx</a>, <a class="local col9 ref" href="#49NewV" title='NewV' data-ref="49NewV">NewV</a>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i>// Move the IR builder into exit next, and start inserting just before the</i></td></tr>
<tr><th id="373">373</th><td><i>  // original instruction.</i></td></tr>
<tr><th id="374">374</th><td>  <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE" title='llvm::IRBuilderBase::SetInsertPoint' data-ref="_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE">SetInsertPoint</a>(&amp;<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <i>// Create a PHI node to get our new atomic result into the exit block.</i></td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::PHINode" title='llvm::PHINode' data-ref="llvm::PHINode">PHINode</a> *<em>const</em> <dfn class="local col3 decl" id="73PHI" title='PHI' data-type='llvm::PHINode *const' data-ref="73PHI">PHI</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder9CreatePHIEPNS_4TypeEjRKNS_5TwineE" title='llvm::IRBuilder::CreatePHI' data-ref="_ZN4llvm9IRBuilder9CreatePHIEPNS_4TypeEjRKNS_5TwineE">CreatePHI</a>(<a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>, <var>2</var>);</td></tr>
<tr><th id="378">378</th><td>  <a class="local col3 ref" href="#73PHI" title='PHI' data-ref="73PHI">PHI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE" title='llvm::PHINode::addIncoming' data-ref="_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE">addIncoming</a>(<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>), <a class="local col0 ref" href="#70EntryBB" title='EntryBB' data-ref="70EntryBB">EntryBB</a>);</td></tr>
<tr><th id="379">379</th><td>  <a class="local col3 ref" href="#73PHI" title='PHI' data-ref="73PHI">PHI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE" title='llvm::PHINode::addIncoming' data-ref="_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE">addIncoming</a>(<a class="local col2 ref" href="#72NewI" title='NewI' data-ref="72NewI">NewI</a>, <a class="local col1 ref" href="#71SingleLaneTerminator" title='SingleLaneTerminator' data-ref="71SingleLaneTerminator">SingleLaneTerminator</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>());</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i>// We need to broadcast the value who was the lowest active lane (the first</i></td></tr>
<tr><th id="382">382</th><td><i>  // lane) to all other lanes in the wavefront. We use an intrinsic for this,</i></td></tr>
<tr><th id="383">383</th><td><i>  // but have to handle 64-bit broadcasts with two calls to this intrinsic.</i></td></tr>
<tr><th id="384">384</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="74BroadcastI" title='BroadcastI' data-type='llvm::Value *' data-ref="74BroadcastI">BroadcastI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <b>if</b> (<a class="local col8 ref" href="#38TyBitWidth" title='TyBitWidth' data-ref="38TyBitWidth">TyBitWidth</a> == <var>64</var>) {</td></tr>
<tr><th id="387">387</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col5 decl" id="75ExtractLo" title='ExtractLo' data-type='llvm::Value *const' data-ref="75ExtractLo">ExtractLo</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE" title='llvm::IRBuilder::CreateTrunc' data-ref="_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE">CreateTrunc</a>(<a class="local col3 ref" href="#73PHI" title='PHI' data-ref="73PHI">PHI</a>, <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase10getInt32TyEv" title='llvm::IRBuilderBase::getInt32Ty' data-ref="_ZN4llvm13IRBuilderBase10getInt32TyEv">getInt32Ty</a>());</td></tr>
<tr><th id="388">388</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col6 decl" id="76ExtractHi" title='ExtractHi' data-type='llvm::Value *const' data-ref="76ExtractHi">ExtractHi</dfn> =</td></tr>
<tr><th id="389">389</th><td>        <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE" title='llvm::IRBuilder::CreateTrunc' data-ref="_ZN4llvm9IRBuilder11CreateTruncEPNS_5ValueEPNS_4TypeERKNS_5TwineE">CreateTrunc</a>(<a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder10CreateLShrEPNS_5ValueES2_RKNS_5TwineEb" title='llvm::IRBuilder::CreateLShr' data-ref="_ZN4llvm9IRBuilder10CreateLShrEPNS_5ValueES2_RKNS_5TwineEb">CreateLShr</a>(<a class="local col3 ref" href="#73PHI" title='PHI' data-ref="73PHI">PHI</a>, <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase8getInt64Em" title='llvm::IRBuilderBase::getInt64' data-ref="_ZN4llvm13IRBuilderBase8getInt64Em">getInt64</a>(<var>32</var>)), <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase10getInt32TyEv" title='llvm::IRBuilderBase::getInt32Ty' data-ref="_ZN4llvm13IRBuilderBase10getInt32TyEv">getInt32Ty</a>());</td></tr>
<tr><th id="390">390</th><td>    <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col7 decl" id="77ReadFirstLaneLo" title='ReadFirstLaneLo' data-type='llvm::CallInst *const' data-ref="77ReadFirstLaneLo">ReadFirstLaneLo</dfn> =</td></tr>
<tr><th id="391">391</th><td>        B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_readfirstlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readfirstlane</span>, {}, ExtractLo);</td></tr>
<tr><th id="392">392</th><td>    <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<em>const</em> <dfn class="local col8 decl" id="78ReadFirstLaneHi" title='ReadFirstLaneHi' data-type='llvm::CallInst *const' data-ref="78ReadFirstLaneHi">ReadFirstLaneHi</dfn> =</td></tr>
<tr><th id="393">393</th><td>        B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_readfirstlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readfirstlane</span>, {}, ExtractHi);</td></tr>
<tr><th id="394">394</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col9 decl" id="79PartialInsert" title='PartialInsert' data-type='llvm::Value *const' data-ref="79PartialInsert">PartialInsert</dfn> = B.CreateInsertElement(</td></tr>
<tr><th id="395">395</th><td>        UndefValue::get(VecTy), ReadFirstLaneLo, B.getInt32(<var>0</var>));</td></tr>
<tr><th id="396">396</th><td>    <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col0 decl" id="80Insert" title='Insert' data-type='llvm::Value *const' data-ref="80Insert">Insert</dfn> =</td></tr>
<tr><th id="397">397</th><td>        B.CreateInsertElement(PartialInsert, ReadFirstLaneHi, B.getInt32(<var>1</var>));</td></tr>
<tr><th id="398">398</th><td>    <a class="local col4 ref" href="#74BroadcastI" title='BroadcastI' data-ref="74BroadcastI">BroadcastI</a> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE" title='llvm::IRBuilder::CreateBitCast' data-ref="_ZN4llvm9IRBuilder13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE">CreateBitCast</a>(<a class="local col0 ref" href="#80Insert" title='Insert' data-ref="80Insert">Insert</a>, <a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>);</td></tr>
<tr><th id="399">399</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#38TyBitWidth" title='TyBitWidth' data-ref="38TyBitWidth">TyBitWidth</a> == <var>32</var>) {</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>    BroadcastI = B.CreateIntrinsic(Intrinsic::<span class='error' title="no member named &apos;amdgcn_readfirstlane&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_readfirstlane</span>, {}, PHI);</td></tr>
<tr><th id="402">402</th><td>  } <b>else</b> {</td></tr>
<tr><th id="403">403</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled atomic bit width&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp&quot;, 403)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled atomic bit width"</q>);</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>// Now that we have the result of our single atomic operation, we need to</i></td></tr>
<tr><th id="407">407</th><td><i>  // get our individual lane's slice into the result. We use the lane offset we</i></td></tr>
<tr><th id="408">408</th><td><i>  // previously calculated combined with the atomic result value we got from the</i></td></tr>
<tr><th id="409">409</th><td><i>  // first lane, to get our lane's index into the atomic result.</i></td></tr>
<tr><th id="410">410</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<em>const</em> <dfn class="local col1 decl" id="81Result" title='Result' data-type='llvm::Value *const' data-ref="81Result">Result</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPNS_6MDNodeE" title='llvm::IRBuilder::CreateBinOp' data-ref="_ZN4llvm9IRBuilder11CreateBinOpENS_11Instruction9BinaryOpsEPNS_5ValueES4_RKNS_5TwineEPNS_6MDNodeE">CreateBinOp</a>(<a class="local col9 ref" href="#29Op" title='Op' data-ref="29Op">Op</a>, <a class="local col4 ref" href="#74BroadcastI" title='BroadcastI' data-ref="74BroadcastI">BroadcastI</a>, <a class="local col8 ref" href="#48LaneOffset" title='LaneOffset' data-ref="48LaneOffset">LaneOffset</a>);</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader" title='(anonymous namespace)::AMDGPUAtomicOptimizer::IsPixelShader' data-use='r' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer::IsPixelShader">IsPixelShader</a>) {</td></tr>
<tr><th id="413">413</th><td>    <i>// Need a final PHI to reconverge to above the helper lane branch mask.</i></td></tr>
<tr><th id="414">414</th><td>    <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE" title='llvm::IRBuilderBase::SetInsertPoint' data-ref="_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE">SetInsertPoint</a>(<a class="local col4 ref" href="#34PixelExitBB" title='PixelExitBB' data-ref="34PixelExitBB">PixelExitBB</a>-&gt;<a class="ref" href="../../../include/llvm/IR/BasicBlock.h.html#_ZN4llvm10BasicBlock14getFirstNonPHIEv" title='llvm::BasicBlock::getFirstNonPHI' data-ref="_ZN4llvm10BasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>());</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>    <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::PHINode" title='llvm::PHINode' data-ref="llvm::PHINode">PHINode</a> *<em>const</em> <dfn class="local col2 decl" id="82PHI" title='PHI' data-type='llvm::PHINode *const' data-ref="82PHI">PHI</dfn> = <a class="local col2 ref" href="#32B" title='B' data-ref="32B">B</a>.<a class="ref" href="../../../include/llvm/IR/IRBuilder.h.html#_ZN4llvm9IRBuilder9CreatePHIEPNS_4TypeEjRKNS_5TwineE" title='llvm::IRBuilder::CreatePHI' data-ref="_ZN4llvm9IRBuilder9CreatePHIEPNS_4TypeEjRKNS_5TwineE">CreatePHI</a>(<a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>, <var>2</var>);</td></tr>
<tr><th id="417">417</th><td>    <a class="local col2 ref" href="#82PHI" title='PHI' data-ref="82PHI">PHI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE" title='llvm::PHINode::addIncoming' data-ref="_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE">addIncoming</a>(<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10UndefValue3getEPNS_4TypeE" title='llvm::UndefValue::get' data-ref="_ZN4llvm10UndefValue3getEPNS_4TypeE">get</a>(<a class="local col7 ref" href="#37Ty" title='Ty' data-ref="37Ty">Ty</a>), <a class="local col3 ref" href="#33PixelEntryBB" title='PixelEntryBB' data-ref="33PixelEntryBB">PixelEntryBB</a>);</td></tr>
<tr><th id="418">418</th><td>    <a class="local col2 ref" href="#82PHI" title='PHI' data-ref="82PHI">PHI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE" title='llvm::PHINode::addIncoming' data-ref="_ZN4llvm7PHINode11addIncomingEPNS_5ValueEPNS_10BasicBlockE">addIncoming</a>(<a class="local col1 ref" href="#81Result" title='Result' data-ref="81Result">Result</a>, <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>());</td></tr>
<tr><th id="419">419</th><td>    <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZN4llvm5Value18replaceAllUsesWithEPS0_" title='llvm::Value::replaceAllUsesWith' data-ref="_ZN4llvm5Value18replaceAllUsesWithEPS0_">replaceAllUsesWith</a>(<a class="local col2 ref" href="#82PHI" title='PHI' data-ref="82PHI">PHI</a>);</td></tr>
<tr><th id="420">420</th><td>  } <b>else</b> {</td></tr>
<tr><th id="421">421</th><td>    <i>// Replace the original atomic instruction with the new one.</i></td></tr>
<tr><th id="422">422</th><td>    <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZN4llvm5Value18replaceAllUsesWithEPS0_" title='llvm::Value::replaceAllUsesWith' data-ref="_ZN4llvm5Value18replaceAllUsesWithEPS0_">replaceAllUsesWith</a>(<a class="local col1 ref" href="#81Result" title='Result' data-ref="81Result">Result</a>);</td></tr>
<tr><th id="423">423</th><td>  }</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i>// And delete the original.</i></td></tr>
<tr><th id="426">426</th><td>  <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction15eraseFromParentEv" title='llvm::Instruction::eraseFromParent' data-ref="_ZN4llvm11Instruction15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="427">427</th><td>}</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeAMDGPUAtomicOptimizerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(AMDGPUAtomicOptimizer, DEBUG_TYPE,</td></tr>
<tr><th id="430">430</th><td>                      <q>"AMDGPU atomic optimizations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="431">431</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLegacyDivergenceAnalysisPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LegacyDivergenceAnalysis)</td></tr>
<tr><th id="432">432</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeTargetPassConfigPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(TargetPassConfig)</td></tr>
<tr><th id="433">433</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;AMDGPU atomic optimizations&quot;, &quot;amdgpu-atomic-optimizer&quot;, &amp;AMDGPUAtomicOptimizer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AMDGPUAtomicOptimizer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAMDGPUAtomicOptimizerPassFlag; void llvm::initializeAMDGPUAtomicOptimizerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAMDGPUAtomicOptimizerPassFlag, initializeAMDGPUAtomicOptimizerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a>, <a class="macro" href="#24" title="&quot;amdgpu-atomic-optimizer&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="434">434</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AMDGPU atomic optimizations"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm31createAMDGPUAtomicOptimizerPassEv" title='llvm::createAMDGPUAtomicOptimizerPass' data-ref="_ZN4llvm31createAMDGPUAtomicOptimizerPassEv">createAMDGPUAtomicOptimizerPass</dfn>() {</td></tr>
<tr><th id="437">437</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AMDGPUAtomicOptimizer" title='(anonymous namespace)::AMDGPUAtomicOptimizer' data-ref="(anonymousnamespace)::AMDGPUAtomicOptimizer">AMDGPUAtomicOptimizer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizerC1Ev" title='(anonymous namespace)::AMDGPUAtomicOptimizer::AMDGPUAtomicOptimizer' data-use='c' data-ref="_ZN12_GLOBAL__N_121AMDGPUAtomicOptimizerC1Ev">(</a>);</td></tr>
<tr><th id="438">438</th><td>}</td></tr>
<tr><th id="439">439</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
