#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d0989a9f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001d098c0dc50_0 .net "PC", 31 0, L_000001d098c99d70;  1 drivers
v000001d098c0e830_0 .net "cycles_consumed", 31 0, v000001d098c0f7d0_0;  1 drivers
v000001d098c0f2d0_0 .var "input_clk", 0 0;
v000001d098c0f730_0 .var "rst", 0 0;
S_000001d0989b96a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001d0989a9f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001d098b51870 .functor NOR 1, v000001d098c0f2d0_0, v000001d098bfc6e0_0, C4<0>, C4<0>;
L_000001d098b50fb0 .functor AND 1, v000001d098be3020_0, v000001d098be2d00_0, C4<1>, C4<1>;
L_000001d098b51100 .functor AND 1, L_000001d098b50fb0, L_000001d098c0e150, C4<1>, C4<1>;
L_000001d098b51bf0 .functor AND 1, v000001d098bd2dc0_0, v000001d098bd46c0_0, C4<1>, C4<1>;
L_000001d098b51fe0 .functor AND 1, L_000001d098b51bf0, L_000001d098c0d4d0, C4<1>, C4<1>;
L_000001d098b51e20 .functor AND 1, v000001d098bfcd20_0, v000001d098bfc320_0, C4<1>, C4<1>;
L_000001d098b513a0 .functor AND 1, L_000001d098b51e20, L_000001d098c0d6b0, C4<1>, C4<1>;
L_000001d098b51560 .functor AND 1, v000001d098be3020_0, v000001d098be2d00_0, C4<1>, C4<1>;
L_000001d098b515d0 .functor AND 1, L_000001d098b51560, L_000001d098c0dcf0, C4<1>, C4<1>;
L_000001d098b516b0 .functor AND 1, v000001d098bd2dc0_0, v000001d098bd46c0_0, C4<1>, C4<1>;
L_000001d098b51f00 .functor AND 1, L_000001d098b516b0, L_000001d098c0d7f0, C4<1>, C4<1>;
L_000001d098b52130 .functor AND 1, v000001d098bfcd20_0, v000001d098bfc320_0, C4<1>, C4<1>;
L_000001d098b51e90 .functor AND 1, L_000001d098b52130, L_000001d098c0ded0, C4<1>, C4<1>;
L_000001d098c15cf0 .functor NOT 1, L_000001d098b51870, C4<0>, C4<0>, C4<0>;
L_000001d098c16cb0 .functor NOT 1, L_000001d098b51870, C4<0>, C4<0>, C4<0>;
L_000001d098c2c9c0 .functor NOT 1, L_000001d098b51870, C4<0>, C4<0>, C4<0>;
L_000001d098c2d600 .functor NOT 1, L_000001d098b51870, C4<0>, C4<0>, C4<0>;
L_000001d098c2d360 .functor NOT 1, L_000001d098b51870, C4<0>, C4<0>, C4<0>;
L_000001d098c99d70 .functor BUFZ 32, v000001d098c01d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d098bfbba0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d098c17340;  1 drivers
v000001d098bfd180_0 .net "EX1_ALU_OPER2", 31 0, L_000001d098c2c640;  1 drivers
v000001d098bfd360_0 .net "EX1_PC", 31 0, v000001d098be4920_0;  1 drivers
v000001d098bfd540_0 .net "EX1_PFC", 31 0, v000001d098be5460_0;  1 drivers
v000001d098bfd5e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001d098c149b0;  1 drivers
v000001d098bfb920_0 .net "EX1_forward_to_B", 31 0, v000001d098be5500_0;  1 drivers
v000001d098bfb9c0_0 .net "EX1_is_beq", 0 0, v000001d098be5aa0_0;  1 drivers
v000001d098bfbb00_0 .net "EX1_is_bne", 0 0, v000001d098be44c0_0;  1 drivers
v000001d098bfdc20_0 .net "EX1_is_jal", 0 0, v000001d098be49c0_0;  1 drivers
v000001d098bfde00_0 .net "EX1_is_jr", 0 0, v000001d098be51e0_0;  1 drivers
v000001d098bffde0_0 .net "EX1_is_oper2_immed", 0 0, v000001d098be5820_0;  1 drivers
v000001d098bfe6c0_0 .net "EX1_memread", 0 0, v000001d098be4560_0;  1 drivers
v000001d098bfe9e0_0 .net "EX1_memwrite", 0 0, v000001d098be4a60_0;  1 drivers
v000001d098bff340_0 .net "EX1_opcode", 11 0, v000001d098be58c0_0;  1 drivers
v000001d098bfdae0_0 .net "EX1_predicted", 0 0, v000001d098be4b00_0;  1 drivers
v000001d098bfdb80_0 .net "EX1_rd_ind", 4 0, v000001d098be46a0_0;  1 drivers
v000001d098bffb60_0 .net "EX1_rd_indzero", 0 0, v000001d098be4740_0;  1 drivers
v000001d098bfdea0_0 .net "EX1_regwrite", 0 0, v000001d098be47e0_0;  1 drivers
v000001d098bfda40_0 .net "EX1_rs1", 31 0, v000001d098be4ba0_0;  1 drivers
v000001d098bfdf40_0 .net "EX1_rs1_ind", 4 0, v000001d098be4880_0;  1 drivers
v000001d098bffac0_0 .net "EX1_rs2", 31 0, v000001d098be4c40_0;  1 drivers
v000001d098bff3e0_0 .net "EX1_rs2_ind", 4 0, v000001d098be4ce0_0;  1 drivers
v000001d098bff020_0 .net "EX1_rs2_out", 31 0, L_000001d098c2c3a0;  1 drivers
v000001d098bfed00_0 .net "EX2_ALU_OPER1", 31 0, v000001d098be2080_0;  1 drivers
v000001d098bff840_0 .net "EX2_ALU_OPER2", 31 0, v000001d098be2580_0;  1 drivers
v000001d098bfeee0_0 .net "EX2_ALU_OUT", 31 0, L_000001d098c127f0;  1 drivers
v000001d098bfee40_0 .net "EX2_PC", 31 0, v000001d098be1fe0_0;  1 drivers
v000001d098bfe580_0 .net "EX2_PFC_to_IF", 31 0, v000001d098be1f40_0;  1 drivers
v000001d098bfdcc0_0 .net "EX2_forward_to_B", 31 0, v000001d098be2120_0;  1 drivers
v000001d098bfdd60_0 .net "EX2_is_beq", 0 0, v000001d098be2260_0;  1 drivers
v000001d098bff160_0 .net "EX2_is_bne", 0 0, v000001d098be3660_0;  1 drivers
v000001d098bff520_0 .net "EX2_is_jal", 0 0, v000001d098be3840_0;  1 drivers
v000001d098bfd680_0 .net "EX2_is_jr", 0 0, v000001d098be2940_0;  1 drivers
v000001d098bfe800_0 .net "EX2_is_oper2_immed", 0 0, v000001d098be26c0_0;  1 drivers
v000001d098bff480_0 .net "EX2_memread", 0 0, v000001d098be2300_0;  1 drivers
v000001d098bfeb20_0 .net "EX2_memwrite", 0 0, v000001d098be23a0_0;  1 drivers
v000001d098bff200_0 .net "EX2_opcode", 11 0, v000001d098be2620_0;  1 drivers
v000001d098bfdfe0_0 .net "EX2_predicted", 0 0, v000001d098be29e0_0;  1 drivers
v000001d098bfe620_0 .net "EX2_rd_ind", 4 0, v000001d098be2760_0;  1 drivers
v000001d098bfeda0_0 .net "EX2_rd_indzero", 0 0, v000001d098be2d00_0;  1 drivers
v000001d098bfd720_0 .net "EX2_regwrite", 0 0, v000001d098be3020_0;  1 drivers
v000001d098bfd7c0_0 .net "EX2_rs1", 31 0, v000001d098be2da0_0;  1 drivers
v000001d098bfe080_0 .net "EX2_rs1_ind", 4 0, v000001d098be30c0_0;  1 drivers
v000001d098bfe120_0 .net "EX2_rs2_ind", 4 0, v000001d098be3200_0;  1 drivers
v000001d098bfebc0_0 .net "EX2_rs2_out", 31 0, v000001d098be32a0_0;  1 drivers
v000001d098bfe760_0 .net "ID_INST", 31 0, v000001d098bee610_0;  1 drivers
v000001d098bff5c0_0 .net "ID_PC", 31 0, v000001d098bedfd0_0;  1 drivers
v000001d098bff2a0_0 .net "ID_PFC_to_EX", 31 0, L_000001d098c11990;  1 drivers
v000001d098bfe1c0_0 .net "ID_PFC_to_IF", 31 0, L_000001d098c10bd0;  1 drivers
v000001d098bfd860_0 .net "ID_forward_to_B", 31 0, L_000001d098c121b0;  1 drivers
v000001d098bff8e0_0 .net "ID_is_beq", 0 0, L_000001d098c11350;  1 drivers
v000001d098bfd900_0 .net "ID_is_bne", 0 0, L_000001d098c112b0;  1 drivers
v000001d098bfe300_0 .net "ID_is_j", 0 0, L_000001d098c14050;  1 drivers
v000001d098bfe8a0_0 .net "ID_is_jal", 0 0, L_000001d098c136f0;  1 drivers
v000001d098bfd9a0_0 .net "ID_is_jr", 0 0, L_000001d098c10ef0;  1 drivers
v000001d098bff660_0 .net "ID_is_oper2_immed", 0 0, L_000001d098c15a50;  1 drivers
v000001d098bfe260_0 .net "ID_memread", 0 0, L_000001d098c14370;  1 drivers
v000001d098bfe940_0 .net "ID_memwrite", 0 0, L_000001d098c12890;  1 drivers
v000001d098bff700_0 .net "ID_opcode", 11 0, v000001d098c01be0_0;  1 drivers
v000001d098bffc00_0 .net "ID_predicted", 0 0, v000001d098be8670_0;  1 drivers
v000001d098bfea80_0 .net "ID_rd_ind", 4 0, v000001d098c01820_0;  1 drivers
v000001d098bfec60_0 .net "ID_regwrite", 0 0, L_000001d098c13bf0;  1 drivers
v000001d098bfe3a0_0 .net "ID_rs1", 31 0, v000001d098bec590_0;  1 drivers
v000001d098bff0c0_0 .net "ID_rs1_ind", 4 0, v000001d098c002e0_0;  1 drivers
v000001d098bfe440_0 .net "ID_rs2", 31 0, v000001d098bec3b0_0;  1 drivers
v000001d098bffca0_0 .net "ID_rs2_ind", 4 0, v000001d098c00380_0;  1 drivers
v000001d098bfef80_0 .net "IF_INST", 31 0, L_000001d098c15dd0;  1 drivers
v000001d098bff7a0_0 .net "IF_pc", 31 0, v000001d098c01d20_0;  1 drivers
v000001d098bfe4e0_0 .net "MEM_ALU_OUT", 31 0, v000001d098bd3680_0;  1 drivers
v000001d098bff980_0 .net "MEM_Data_mem_out", 31 0, v000001d098bfb060_0;  1 drivers
v000001d098bffa20_0 .net "MEM_memread", 0 0, v000001d098bd4300_0;  1 drivers
v000001d098bffd40_0 .net "MEM_memwrite", 0 0, v000001d098bd4580_0;  1 drivers
v000001d098c0eab0_0 .net "MEM_opcode", 11 0, v000001d098bd39a0_0;  1 drivers
v000001d098c0f550_0 .net "MEM_rd_ind", 4 0, v000001d098bd3ae0_0;  1 drivers
v000001d098c0db10_0 .net "MEM_rd_indzero", 0 0, v000001d098bd46c0_0;  1 drivers
v000001d098c0e5b0_0 .net "MEM_regwrite", 0 0, v000001d098bd2dc0_0;  1 drivers
v000001d098c0df70_0 .net "MEM_rs2", 31 0, v000001d098bd4800_0;  1 drivers
v000001d098c0fa50_0 .net "PC", 31 0, L_000001d098c99d70;  alias, 1 drivers
v000001d098c0d890_0 .net "STALL_ID1_FLUSH", 0 0, v000001d098be6a50_0;  1 drivers
v000001d098c0e010_0 .net "STALL_ID2_FLUSH", 0 0, v000001d098be6ff0_0;  1 drivers
v000001d098c0f870_0 .net "STALL_IF_FLUSH", 0 0, v000001d098bea970_0;  1 drivers
v000001d098c0e1f0_0 .net "WB_ALU_OUT", 31 0, v000001d098bfb240_0;  1 drivers
v000001d098c0d570_0 .net "WB_Data_mem_out", 31 0, v000001d098bfb6a0_0;  1 drivers
v000001d098c0f4b0_0 .net "WB_memread", 0 0, v000001d098bfba60_0;  1 drivers
v000001d098c0de30_0 .net "WB_rd_ind", 4 0, v000001d098bfc500_0;  1 drivers
v000001d098c0f0f0_0 .net "WB_rd_indzero", 0 0, v000001d098bfc320_0;  1 drivers
v000001d098c0e0b0_0 .net "WB_regwrite", 0 0, v000001d098bfcd20_0;  1 drivers
v000001d098c0dd90_0 .net "Wrong_prediction", 0 0, L_000001d098c2d440;  1 drivers
v000001d098c0e970_0 .net *"_ivl_1", 0 0, L_000001d098b50fb0;  1 drivers
v000001d098c0f5f0_0 .net *"_ivl_13", 0 0, L_000001d098b51e20;  1 drivers
v000001d098c0fb90_0 .net *"_ivl_14", 0 0, L_000001d098c0d6b0;  1 drivers
v000001d098c0ea10_0 .net *"_ivl_19", 0 0, L_000001d098b51560;  1 drivers
v000001d098c0f410_0 .net *"_ivl_2", 0 0, L_000001d098c0e150;  1 drivers
v000001d098c0e650_0 .net *"_ivl_20", 0 0, L_000001d098c0dcf0;  1 drivers
v000001d098c0ee70_0 .net *"_ivl_25", 0 0, L_000001d098b516b0;  1 drivers
v000001d098c0f190_0 .net *"_ivl_26", 0 0, L_000001d098c0d7f0;  1 drivers
v000001d098c0e470_0 .net *"_ivl_31", 0 0, L_000001d098b52130;  1 drivers
v000001d098c0dbb0_0 .net *"_ivl_32", 0 0, L_000001d098c0ded0;  1 drivers
v000001d098c0eb50_0 .net *"_ivl_40", 31 0, L_000001d098c12b10;  1 drivers
L_000001d098c30c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098c0e290_0 .net *"_ivl_43", 26 0, L_000001d098c30c58;  1 drivers
L_000001d098c30ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098c0ebf0_0 .net/2u *"_ivl_44", 31 0, L_000001d098c30ca0;  1 drivers
v000001d098c0f910_0 .net *"_ivl_52", 31 0, L_000001d098c84d10;  1 drivers
L_000001d098c30d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098c0ec90_0 .net *"_ivl_55", 26 0, L_000001d098c30d30;  1 drivers
L_000001d098c30d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098c0ed30_0 .net/2u *"_ivl_56", 31 0, L_000001d098c30d78;  1 drivers
v000001d098c0e330_0 .net *"_ivl_7", 0 0, L_000001d098b51bf0;  1 drivers
v000001d098c0f370_0 .net *"_ivl_8", 0 0, L_000001d098c0d4d0;  1 drivers
v000001d098c0d930_0 .net "alu_selA", 1 0, L_000001d098c0d750;  1 drivers
v000001d098c0e8d0_0 .net "alu_selB", 1 0, L_000001d098c11fd0;  1 drivers
v000001d098c0d430_0 .net "clk", 0 0, L_000001d098b51870;  1 drivers
v000001d098c0f7d0_0 .var "cycles_consumed", 31 0;
v000001d098c0e510_0 .net "exhaz", 0 0, L_000001d098b51fe0;  1 drivers
v000001d098c0e3d0_0 .net "exhaz2", 0 0, L_000001d098b51f00;  1 drivers
v000001d098c0e6f0_0 .net "hlt", 0 0, v000001d098bfc6e0_0;  1 drivers
v000001d098c0f9b0_0 .net "idhaz", 0 0, L_000001d098b51100;  1 drivers
v000001d098c0f230_0 .net "idhaz2", 0 0, L_000001d098b515d0;  1 drivers
v000001d098c0faf0_0 .net "if_id_write", 0 0, v000001d098be9c50_0;  1 drivers
v000001d098c0edd0_0 .net "input_clk", 0 0, v000001d098c0f2d0_0;  1 drivers
v000001d098c0ef10_0 .net "is_branch_and_taken", 0 0, L_000001d098c15d60;  1 drivers
v000001d098c0f690_0 .net "memhaz", 0 0, L_000001d098b513a0;  1 drivers
v000001d098c0efb0_0 .net "memhaz2", 0 0, L_000001d098b51e90;  1 drivers
v000001d098c0f050_0 .net "pc_src", 2 0, L_000001d098c0ff50;  1 drivers
v000001d098c0e790_0 .net "pc_write", 0 0, v000001d098be9cf0_0;  1 drivers
v000001d098c0d9d0_0 .net "rst", 0 0, v000001d098c0f730_0;  1 drivers
v000001d098c0d610_0 .net "store_rs2_forward", 1 0, L_000001d098c11670;  1 drivers
v000001d098c0da70_0 .net "wdata_to_reg_file", 31 0, L_000001d098c2d520;  1 drivers
E_000001d098b5b0b0/0 .event negedge, v000001d098be67d0_0;
E_000001d098b5b0b0/1 .event posedge, v000001d098bd32c0_0;
E_000001d098b5b0b0 .event/or E_000001d098b5b0b0/0, E_000001d098b5b0b0/1;
L_000001d098c0e150 .cmp/eq 5, v000001d098be2760_0, v000001d098be4880_0;
L_000001d098c0d4d0 .cmp/eq 5, v000001d098bd3ae0_0, v000001d098be4880_0;
L_000001d098c0d6b0 .cmp/eq 5, v000001d098bfc500_0, v000001d098be4880_0;
L_000001d098c0dcf0 .cmp/eq 5, v000001d098be2760_0, v000001d098be4ce0_0;
L_000001d098c0d7f0 .cmp/eq 5, v000001d098bd3ae0_0, v000001d098be4ce0_0;
L_000001d098c0ded0 .cmp/eq 5, v000001d098bfc500_0, v000001d098be4ce0_0;
L_000001d098c12b10 .concat [ 5 27 0 0], v000001d098c01820_0, L_000001d098c30c58;
L_000001d098c12bb0 .cmp/ne 32, L_000001d098c12b10, L_000001d098c30ca0;
L_000001d098c84d10 .concat [ 5 27 0 0], v000001d098be2760_0, L_000001d098c30d30;
L_000001d098c84e50 .cmp/ne 32, L_000001d098c84d10, L_000001d098c30d78;
S_000001d09892d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001d098b50a70 .functor NOT 1, L_000001d098b51fe0, C4<0>, C4<0>, C4<0>;
L_000001d098b51790 .functor AND 1, L_000001d098b513a0, L_000001d098b50a70, C4<1>, C4<1>;
L_000001d098b51410 .functor OR 1, L_000001d098b51100, L_000001d098b51790, C4<0>, C4<0>;
L_000001d098b514f0 .functor OR 1, L_000001d098b51100, L_000001d098b51fe0, C4<0>, C4<0>;
v000001d098b78230_0 .net *"_ivl_12", 0 0, L_000001d098b514f0;  1 drivers
v000001d098b77ab0_0 .net *"_ivl_2", 0 0, L_000001d098b50a70;  1 drivers
v000001d098b76cf0_0 .net *"_ivl_5", 0 0, L_000001d098b51790;  1 drivers
v000001d098b775b0_0 .net *"_ivl_7", 0 0, L_000001d098b51410;  1 drivers
v000001d098b77bf0_0 .net "alu_selA", 1 0, L_000001d098c0d750;  alias, 1 drivers
v000001d098b77650_0 .net "exhaz", 0 0, L_000001d098b51fe0;  alias, 1 drivers
v000001d098b78690_0 .net "idhaz", 0 0, L_000001d098b51100;  alias, 1 drivers
v000001d098b77e70_0 .net "memhaz", 0 0, L_000001d098b513a0;  alias, 1 drivers
L_000001d098c0d750 .concat8 [ 1 1 0 0], L_000001d098b51410, L_000001d098b514f0;
S_000001d09892d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001d098b51f70 .functor NOT 1, L_000001d098b51f00, C4<0>, C4<0>, C4<0>;
L_000001d098b519c0 .functor AND 1, L_000001d098b51e90, L_000001d098b51f70, C4<1>, C4<1>;
L_000001d098b52050 .functor OR 1, L_000001d098b515d0, L_000001d098b519c0, C4<0>, C4<0>;
L_000001d098b521a0 .functor NOT 1, v000001d098be5820_0, C4<0>, C4<0>, C4<0>;
L_000001d098b52210 .functor AND 1, L_000001d098b52050, L_000001d098b521a0, C4<1>, C4<1>;
L_000001d098b52280 .functor OR 1, L_000001d098b515d0, L_000001d098b51f00, C4<0>, C4<0>;
L_000001d098b50a00 .functor NOT 1, v000001d098be5820_0, C4<0>, C4<0>, C4<0>;
L_000001d098b50ae0 .functor AND 1, L_000001d098b52280, L_000001d098b50a00, C4<1>, C4<1>;
v000001d098b77dd0_0 .net "EX1_is_oper2_immed", 0 0, v000001d098be5820_0;  alias, 1 drivers
v000001d098b77010_0 .net *"_ivl_11", 0 0, L_000001d098b52210;  1 drivers
v000001d098b77c90_0 .net *"_ivl_16", 0 0, L_000001d098b52280;  1 drivers
v000001d098b76890_0 .net *"_ivl_17", 0 0, L_000001d098b50a00;  1 drivers
v000001d098b776f0_0 .net *"_ivl_2", 0 0, L_000001d098b51f70;  1 drivers
v000001d098b77830_0 .net *"_ivl_20", 0 0, L_000001d098b50ae0;  1 drivers
v000001d098b77d30_0 .net *"_ivl_5", 0 0, L_000001d098b519c0;  1 drivers
v000001d098b77fb0_0 .net *"_ivl_7", 0 0, L_000001d098b52050;  1 drivers
v000001d098b78050_0 .net *"_ivl_8", 0 0, L_000001d098b521a0;  1 drivers
v000001d098b78190_0 .net "alu_selB", 1 0, L_000001d098c11fd0;  alias, 1 drivers
v000001d098b780f0_0 .net "exhaz", 0 0, L_000001d098b51f00;  alias, 1 drivers
v000001d098b76ed0_0 .net "idhaz", 0 0, L_000001d098b515d0;  alias, 1 drivers
v000001d098b78730_0 .net "memhaz", 0 0, L_000001d098b51e90;  alias, 1 drivers
L_000001d098c11fd0 .concat8 [ 1 1 0 0], L_000001d098b52210, L_000001d098b50ae0;
S_000001d098976000 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001d098b526e0 .functor NOT 1, L_000001d098b51f00, C4<0>, C4<0>, C4<0>;
L_000001d098b52600 .functor AND 1, L_000001d098b51e90, L_000001d098b526e0, C4<1>, C4<1>;
L_000001d098b52670 .functor OR 1, L_000001d098b515d0, L_000001d098b52600, C4<0>, C4<0>;
L_000001d098b52750 .functor OR 1, L_000001d098b515d0, L_000001d098b51f00, C4<0>, C4<0>;
v000001d098b76930_0 .net *"_ivl_12", 0 0, L_000001d098b52750;  1 drivers
v000001d098b78370_0 .net *"_ivl_2", 0 0, L_000001d098b526e0;  1 drivers
v000001d098b78410_0 .net *"_ivl_5", 0 0, L_000001d098b52600;  1 drivers
v000001d098b784b0_0 .net *"_ivl_7", 0 0, L_000001d098b52670;  1 drivers
v000001d098b769d0_0 .net "exhaz", 0 0, L_000001d098b51f00;  alias, 1 drivers
v000001d098b76a70_0 .net "idhaz", 0 0, L_000001d098b515d0;  alias, 1 drivers
v000001d098af6a50_0 .net "memhaz", 0 0, L_000001d098b51e90;  alias, 1 drivers
v000001d098af7270_0 .net "store_rs2_forward", 1 0, L_000001d098c11670;  alias, 1 drivers
L_000001d098c11670 .concat8 [ 1 1 0 0], L_000001d098b52670, L_000001d098b52750;
S_000001d098976190 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001d098af74f0_0 .net "EX_ALU_OUT", 31 0, L_000001d098c127f0;  alias, 1 drivers
v000001d098af76d0_0 .net "EX_memread", 0 0, v000001d098be2300_0;  alias, 1 drivers
v000001d098addc00_0 .net "EX_memwrite", 0 0, v000001d098be23a0_0;  alias, 1 drivers
v000001d098ade100_0 .net "EX_opcode", 11 0, v000001d098be2620_0;  alias, 1 drivers
v000001d098bd2fa0_0 .net "EX_rd_ind", 4 0, v000001d098be2760_0;  alias, 1 drivers
v000001d098bd3900_0 .net "EX_rd_indzero", 0 0, L_000001d098c84e50;  1 drivers
v000001d098bd2960_0 .net "EX_regwrite", 0 0, v000001d098be3020_0;  alias, 1 drivers
v000001d098bd4120_0 .net "EX_rs2_out", 31 0, v000001d098be32a0_0;  alias, 1 drivers
v000001d098bd3680_0 .var "MEM_ALU_OUT", 31 0;
v000001d098bd4300_0 .var "MEM_memread", 0 0;
v000001d098bd4580_0 .var "MEM_memwrite", 0 0;
v000001d098bd39a0_0 .var "MEM_opcode", 11 0;
v000001d098bd3ae0_0 .var "MEM_rd_ind", 4 0;
v000001d098bd46c0_0 .var "MEM_rd_indzero", 0 0;
v000001d098bd2dc0_0 .var "MEM_regwrite", 0 0;
v000001d098bd4800_0 .var "MEM_rs2", 31 0;
v000001d098bd3040_0 .net "clk", 0 0, L_000001d098c2d600;  1 drivers
v000001d098bd32c0_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
E_000001d098b5b4b0 .event posedge, v000001d098bd32c0_0, v000001d098bd3040_0;
S_000001d0989269c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001d098981470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d0989814a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d0989814e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098981518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098981550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098981588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d0989815c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d0989815f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098981630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098981668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d0989816a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d0989816d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098981710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098981748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098981780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d0989817b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d0989817f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098981828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098981860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098981898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d0989818d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098981908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098981940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098981978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d0989819b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d098c2bb50 .functor XOR 1, L_000001d098c2b8b0, v000001d098be29e0_0, C4<0>, C4<0>;
L_000001d098c2bca0 .functor NOT 1, L_000001d098c2bb50, C4<0>, C4<0>, C4<0>;
L_000001d098c2d590 .functor OR 1, v000001d098c0f730_0, L_000001d098c2bca0, C4<0>, C4<0>;
L_000001d098c2d440 .functor NOT 1, L_000001d098c2d590, C4<0>, C4<0>, C4<0>;
v000001d098bd6f10_0 .net "ALU_OP", 3 0, v000001d098bd6e70_0;  1 drivers
v000001d098bd9cb0_0 .net "BranchDecision", 0 0, L_000001d098c2b8b0;  1 drivers
v000001d098bd9850_0 .net "CF", 0 0, v000001d098bd7a50_0;  1 drivers
v000001d098bd9210_0 .net "EX_opcode", 11 0, v000001d098be2620_0;  alias, 1 drivers
v000001d098bd8c70_0 .net "Wrong_prediction", 0 0, L_000001d098c2d440;  alias, 1 drivers
v000001d098bd97b0_0 .net "ZF", 0 0, L_000001d098c2c800;  1 drivers
L_000001d098c30ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d098bd9ad0_0 .net/2u *"_ivl_0", 31 0, L_000001d098c30ce8;  1 drivers
v000001d098bd8e50_0 .net *"_ivl_11", 0 0, L_000001d098c2d590;  1 drivers
v000001d098bd9c10_0 .net *"_ivl_2", 31 0, L_000001d098c12750;  1 drivers
v000001d098bd9df0_0 .net *"_ivl_6", 0 0, L_000001d098c2bb50;  1 drivers
v000001d098bd9e90_0 .net *"_ivl_8", 0 0, L_000001d098c2bca0;  1 drivers
v000001d098bd8d10_0 .net "alu_out", 31 0, L_000001d098c127f0;  alias, 1 drivers
v000001d098bd92b0_0 .net "alu_outw", 31 0, v000001d098bd7d70_0;  1 drivers
v000001d098bd9710_0 .net "is_beq", 0 0, v000001d098be2260_0;  alias, 1 drivers
v000001d098bd93f0_0 .net "is_bne", 0 0, v000001d098be3660_0;  alias, 1 drivers
v000001d098bd9d50_0 .net "is_jal", 0 0, v000001d098be3840_0;  alias, 1 drivers
v000001d098bd8db0_0 .net "oper1", 31 0, v000001d098be2080_0;  alias, 1 drivers
v000001d098bda110_0 .net "oper2", 31 0, v000001d098be2580_0;  alias, 1 drivers
v000001d098bd98f0_0 .net "pc", 31 0, v000001d098be1fe0_0;  alias, 1 drivers
v000001d098bd8ef0_0 .net "predicted", 0 0, v000001d098be29e0_0;  alias, 1 drivers
v000001d098bd9530_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
L_000001d098c12750 .arith/sum 32, v000001d098be1fe0_0, L_000001d098c30ce8;
L_000001d098c127f0 .functor MUXZ 32, v000001d098bd7d70_0, L_000001d098c12750, v000001d098be3840_0, C4<>;
S_000001d098926b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001d0989269c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001d098c2b760 .functor AND 1, v000001d098be2260_0, L_000001d098c2b6f0, C4<1>, C4<1>;
L_000001d098c2b7d0 .functor NOT 1, L_000001d098c2b6f0, C4<0>, C4<0>, C4<0>;
L_000001d098c2b840 .functor AND 1, v000001d098be3660_0, L_000001d098c2b7d0, C4<1>, C4<1>;
L_000001d098c2b8b0 .functor OR 1, L_000001d098c2b760, L_000001d098c2b840, C4<0>, C4<0>;
v000001d098bd7410_0 .net "BranchDecision", 0 0, L_000001d098c2b8b0;  alias, 1 drivers
v000001d098bd7b90_0 .net *"_ivl_2", 0 0, L_000001d098c2b7d0;  1 drivers
v000001d098bd6fb0_0 .net "is_beq", 0 0, v000001d098be2260_0;  alias, 1 drivers
v000001d098bd65b0_0 .net "is_beq_taken", 0 0, L_000001d098c2b760;  1 drivers
v000001d098bd6ab0_0 .net "is_bne", 0 0, v000001d098be3660_0;  alias, 1 drivers
v000001d098bd66f0_0 .net "is_bne_taken", 0 0, L_000001d098c2b840;  1 drivers
v000001d098bd79b0_0 .net "is_eq", 0 0, L_000001d098c2b6f0;  1 drivers
v000001d098bd6b50_0 .net "oper1", 31 0, v000001d098be2080_0;  alias, 1 drivers
v000001d098bd7ff0_0 .net "oper2", 31 0, v000001d098be2580_0;  alias, 1 drivers
S_000001d098999ad0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001d098926b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001d098c2c410 .functor XOR 1, L_000001d098c15130, L_000001d098c14eb0, C4<0>, C4<0>;
L_000001d098c2c720 .functor XOR 1, L_000001d098c14d70, L_000001d098c14e10, C4<0>, C4<0>;
L_000001d098c2c5d0 .functor XOR 1, L_000001d098c15090, L_000001d098c14f50, C4<0>, C4<0>;
L_000001d098c2c480 .functor XOR 1, L_000001d098c14ff0, L_000001d098c151d0, C4<0>, C4<0>;
L_000001d098c2ccd0 .functor XOR 1, L_000001d098c15270, L_000001d098c15310, C4<0>, C4<0>;
L_000001d098c2bbc0 .functor XOR 1, L_000001d098c14cd0, L_000001d098c14c30, C4<0>, C4<0>;
L_000001d098c2ca30 .functor XOR 1, L_000001d098c825b0, L_000001d098c80d50, C4<0>, C4<0>;
L_000001d098c2bf40 .functor XOR 1, L_000001d098c80b70, L_000001d098c817f0, C4<0>, C4<0>;
L_000001d098c2c4f0 .functor XOR 1, L_000001d098c808f0, L_000001d098c820b0, C4<0>, C4<0>;
L_000001d098c2ce90 .functor XOR 1, L_000001d098c7ff90, L_000001d098c80df0, C4<0>, C4<0>;
L_000001d098c2c170 .functor XOR 1, L_000001d098c82330, L_000001d098c800d0, C4<0>, C4<0>;
L_000001d098c2caa0 .functor XOR 1, L_000001d098c82650, L_000001d098c81610, C4<0>, C4<0>;
L_000001d098c2bfb0 .functor XOR 1, L_000001d098c81890, L_000001d098c819d0, C4<0>, C4<0>;
L_000001d098c2cb80 .functor XOR 1, L_000001d098c826f0, L_000001d098c80530, C4<0>, C4<0>;
L_000001d098c2b920 .functor XOR 1, L_000001d098c81750, L_000001d098c80030, C4<0>, C4<0>;
L_000001d098c2ba00 .functor XOR 1, L_000001d098c814d0, L_000001d098c807b0, C4<0>, C4<0>;
L_000001d098c2b990 .functor XOR 1, L_000001d098c823d0, L_000001d098c81cf0, C4<0>, C4<0>;
L_000001d098c2d1a0 .functor XOR 1, L_000001d098c81390, L_000001d098c803f0, C4<0>, C4<0>;
L_000001d098c2bdf0 .functor XOR 1, L_000001d098c80170, L_000001d098c81570, C4<0>, C4<0>;
L_000001d098c2ba70 .functor XOR 1, L_000001d098c805d0, L_000001d098c811b0, C4<0>, C4<0>;
L_000001d098c2cbf0 .functor XOR 1, L_000001d098c816b0, L_000001d098c80670, C4<0>, C4<0>;
L_000001d098c2c020 .functor XOR 1, L_000001d098c80990, L_000001d098c80e90, C4<0>, C4<0>;
L_000001d098c2c1e0 .functor XOR 1, L_000001d098c81a70, L_000001d098c82470, C4<0>, C4<0>;
L_000001d098c2bd10 .functor XOR 1, L_000001d098c82150, L_000001d098c80c10, C4<0>, C4<0>;
L_000001d098c2cc60 .functor XOR 1, L_000001d098c821f0, L_000001d098c81ed0, C4<0>, C4<0>;
L_000001d098c2c250 .functor XOR 1, L_000001d098c80710, L_000001d098c81b10, C4<0>, C4<0>;
L_000001d098c2bae0 .functor XOR 1, L_000001d098c80210, L_000001d098c80850, C4<0>, C4<0>;
L_000001d098c2c2c0 .functor XOR 1, L_000001d098c81250, L_000001d098c81930, C4<0>, C4<0>;
L_000001d098c2cf00 .functor XOR 1, L_000001d098c80ad0, L_000001d098c802b0, C4<0>, C4<0>;
L_000001d098c2cf70 .functor XOR 1, L_000001d098c81bb0, L_000001d098c80350, C4<0>, C4<0>;
L_000001d098c2d050 .functor XOR 1, L_000001d098c81c50, L_000001d098c80cb0, C4<0>, C4<0>;
L_000001d098c2d210 .functor XOR 1, L_000001d098c82290, L_000001d098c81f70, C4<0>, C4<0>;
L_000001d098c2b6f0/0/0 .functor OR 1, L_000001d098c80f30, L_000001d098c81e30, L_000001d098c80490, L_000001d098c80fd0;
L_000001d098c2b6f0/0/4 .functor OR 1, L_000001d098c82510, L_000001d098c812f0, L_000001d098c82010, L_000001d098c80a30;
L_000001d098c2b6f0/0/8 .functor OR 1, L_000001d098c81070, L_000001d098c81110, L_000001d098c81430, L_000001d098c84090;
L_000001d098c2b6f0/0/12 .functor OR 1, L_000001d098c84770, L_000001d098c84a90, L_000001d098c82c90, L_000001d098c84950;
L_000001d098c2b6f0/0/16 .functor OR 1, L_000001d098c828d0, L_000001d098c83730, L_000001d098c841d0, L_000001d098c843b0;
L_000001d098c2b6f0/0/20 .functor OR 1, L_000001d098c84630, L_000001d098c84130, L_000001d098c84c70, L_000001d098c844f0;
L_000001d098c2b6f0/0/24 .functor OR 1, L_000001d098c830f0, L_000001d098c84db0, L_000001d098c84270, L_000001d098c84450;
L_000001d098c2b6f0/0/28 .functor OR 1, L_000001d098c848b0, L_000001d098c84310, L_000001d098c83230, L_000001d098c83c30;
L_000001d098c2b6f0/1/0 .functor OR 1, L_000001d098c2b6f0/0/0, L_000001d098c2b6f0/0/4, L_000001d098c2b6f0/0/8, L_000001d098c2b6f0/0/12;
L_000001d098c2b6f0/1/4 .functor OR 1, L_000001d098c2b6f0/0/16, L_000001d098c2b6f0/0/20, L_000001d098c2b6f0/0/24, L_000001d098c2b6f0/0/28;
L_000001d098c2b6f0 .functor NOR 1, L_000001d098c2b6f0/1/0, L_000001d098c2b6f0/1/4, C4<0>, C4<0>;
v000001d098bd41c0_0 .net *"_ivl_0", 0 0, L_000001d098c2c410;  1 drivers
v000001d098bd4260_0 .net *"_ivl_101", 0 0, L_000001d098c81cf0;  1 drivers
v000001d098bd2e60_0 .net *"_ivl_102", 0 0, L_000001d098c2d1a0;  1 drivers
v000001d098bd2780_0 .net *"_ivl_105", 0 0, L_000001d098c81390;  1 drivers
v000001d098bd43a0_0 .net *"_ivl_107", 0 0, L_000001d098c803f0;  1 drivers
v000001d098bd3b80_0 .net *"_ivl_108", 0 0, L_000001d098c2bdf0;  1 drivers
v000001d098bd3860_0 .net *"_ivl_11", 0 0, L_000001d098c14e10;  1 drivers
v000001d098bd3c20_0 .net *"_ivl_111", 0 0, L_000001d098c80170;  1 drivers
v000001d098bd3360_0 .net *"_ivl_113", 0 0, L_000001d098c81570;  1 drivers
v000001d098bd28c0_0 .net *"_ivl_114", 0 0, L_000001d098c2ba70;  1 drivers
v000001d098bd4760_0 .net *"_ivl_117", 0 0, L_000001d098c805d0;  1 drivers
v000001d098bd3a40_0 .net *"_ivl_119", 0 0, L_000001d098c811b0;  1 drivers
v000001d098bd4440_0 .net *"_ivl_12", 0 0, L_000001d098c2c5d0;  1 drivers
v000001d098bd3720_0 .net *"_ivl_120", 0 0, L_000001d098c2cbf0;  1 drivers
v000001d098bd2a00_0 .net *"_ivl_123", 0 0, L_000001d098c816b0;  1 drivers
v000001d098bd3540_0 .net *"_ivl_125", 0 0, L_000001d098c80670;  1 drivers
v000001d098bd2500_0 .net *"_ivl_126", 0 0, L_000001d098c2c020;  1 drivers
v000001d098bd2b40_0 .net *"_ivl_129", 0 0, L_000001d098c80990;  1 drivers
v000001d098bd4080_0 .net *"_ivl_131", 0 0, L_000001d098c80e90;  1 drivers
v000001d098bd3d60_0 .net *"_ivl_132", 0 0, L_000001d098c2c1e0;  1 drivers
v000001d098bd37c0_0 .net *"_ivl_135", 0 0, L_000001d098c81a70;  1 drivers
v000001d098bd44e0_0 .net *"_ivl_137", 0 0, L_000001d098c82470;  1 drivers
v000001d098bd4940_0 .net *"_ivl_138", 0 0, L_000001d098c2bd10;  1 drivers
v000001d098bd3cc0_0 .net *"_ivl_141", 0 0, L_000001d098c82150;  1 drivers
v000001d098bd3e00_0 .net *"_ivl_143", 0 0, L_000001d098c80c10;  1 drivers
v000001d098bd30e0_0 .net *"_ivl_144", 0 0, L_000001d098c2cc60;  1 drivers
v000001d098bd2640_0 .net *"_ivl_147", 0 0, L_000001d098c821f0;  1 drivers
v000001d098bd3400_0 .net *"_ivl_149", 0 0, L_000001d098c81ed0;  1 drivers
v000001d098bd4b20_0 .net *"_ivl_15", 0 0, L_000001d098c15090;  1 drivers
v000001d098bd3ea0_0 .net *"_ivl_150", 0 0, L_000001d098c2c250;  1 drivers
v000001d098bd3f40_0 .net *"_ivl_153", 0 0, L_000001d098c80710;  1 drivers
v000001d098bd3fe0_0 .net *"_ivl_155", 0 0, L_000001d098c81b10;  1 drivers
v000001d098bd2be0_0 .net *"_ivl_156", 0 0, L_000001d098c2bae0;  1 drivers
v000001d098bd4620_0 .net *"_ivl_159", 0 0, L_000001d098c80210;  1 drivers
v000001d098bd2820_0 .net *"_ivl_161", 0 0, L_000001d098c80850;  1 drivers
v000001d098bd48a0_0 .net *"_ivl_162", 0 0, L_000001d098c2c2c0;  1 drivers
v000001d098bd4a80_0 .net *"_ivl_165", 0 0, L_000001d098c81250;  1 drivers
v000001d098bd4bc0_0 .net *"_ivl_167", 0 0, L_000001d098c81930;  1 drivers
v000001d098bd2460_0 .net *"_ivl_168", 0 0, L_000001d098c2cf00;  1 drivers
v000001d098bd2aa0_0 .net *"_ivl_17", 0 0, L_000001d098c14f50;  1 drivers
v000001d098bd25a0_0 .net *"_ivl_171", 0 0, L_000001d098c80ad0;  1 drivers
v000001d098bd26e0_0 .net *"_ivl_173", 0 0, L_000001d098c802b0;  1 drivers
v000001d098bd2c80_0 .net *"_ivl_174", 0 0, L_000001d098c2cf70;  1 drivers
v000001d098bd3220_0 .net *"_ivl_177", 0 0, L_000001d098c81bb0;  1 drivers
v000001d098bd2d20_0 .net *"_ivl_179", 0 0, L_000001d098c80350;  1 drivers
v000001d098bd2f00_0 .net *"_ivl_18", 0 0, L_000001d098c2c480;  1 drivers
v000001d098bd3180_0 .net *"_ivl_180", 0 0, L_000001d098c2d050;  1 drivers
v000001d098bd34a0_0 .net *"_ivl_183", 0 0, L_000001d098c81c50;  1 drivers
v000001d098bd35e0_0 .net *"_ivl_185", 0 0, L_000001d098c80cb0;  1 drivers
v000001d098bd62e0_0 .net *"_ivl_186", 0 0, L_000001d098c2d210;  1 drivers
v000001d098bd5d40_0 .net *"_ivl_190", 0 0, L_000001d098c82290;  1 drivers
v000001d098bd4e40_0 .net *"_ivl_192", 0 0, L_000001d098c81f70;  1 drivers
v000001d098bd52a0_0 .net *"_ivl_194", 0 0, L_000001d098c80f30;  1 drivers
v000001d098bd5a20_0 .net *"_ivl_196", 0 0, L_000001d098c81e30;  1 drivers
v000001d098bd4f80_0 .net *"_ivl_198", 0 0, L_000001d098c80490;  1 drivers
v000001d098bd5ac0_0 .net *"_ivl_200", 0 0, L_000001d098c80fd0;  1 drivers
v000001d098bd4da0_0 .net *"_ivl_202", 0 0, L_000001d098c82510;  1 drivers
v000001d098bd5de0_0 .net *"_ivl_204", 0 0, L_000001d098c812f0;  1 drivers
v000001d098bd5e80_0 .net *"_ivl_206", 0 0, L_000001d098c82010;  1 drivers
v000001d098bd5f20_0 .net *"_ivl_208", 0 0, L_000001d098c80a30;  1 drivers
v000001d098bd4c60_0 .net *"_ivl_21", 0 0, L_000001d098c14ff0;  1 drivers
v000001d098bd5200_0 .net *"_ivl_210", 0 0, L_000001d098c81070;  1 drivers
v000001d098bd5660_0 .net *"_ivl_212", 0 0, L_000001d098c81110;  1 drivers
v000001d098bd5b60_0 .net *"_ivl_214", 0 0, L_000001d098c81430;  1 drivers
v000001d098bd5fc0_0 .net *"_ivl_216", 0 0, L_000001d098c84090;  1 drivers
v000001d098bd5c00_0 .net *"_ivl_218", 0 0, L_000001d098c84770;  1 drivers
v000001d098bd4d00_0 .net *"_ivl_220", 0 0, L_000001d098c84a90;  1 drivers
v000001d098bd4ee0_0 .net *"_ivl_222", 0 0, L_000001d098c82c90;  1 drivers
v000001d098bd5480_0 .net *"_ivl_224", 0 0, L_000001d098c84950;  1 drivers
v000001d098bd5980_0 .net *"_ivl_226", 0 0, L_000001d098c828d0;  1 drivers
v000001d098bd5020_0 .net *"_ivl_228", 0 0, L_000001d098c83730;  1 drivers
v000001d098bd5520_0 .net *"_ivl_23", 0 0, L_000001d098c151d0;  1 drivers
v000001d098bd5340_0 .net *"_ivl_230", 0 0, L_000001d098c841d0;  1 drivers
v000001d098bd53e0_0 .net *"_ivl_232", 0 0, L_000001d098c843b0;  1 drivers
v000001d098bd6060_0 .net *"_ivl_234", 0 0, L_000001d098c84630;  1 drivers
v000001d098bd6100_0 .net *"_ivl_236", 0 0, L_000001d098c84130;  1 drivers
v000001d098bd57a0_0 .net *"_ivl_238", 0 0, L_000001d098c84c70;  1 drivers
v000001d098bd61a0_0 .net *"_ivl_24", 0 0, L_000001d098c2ccd0;  1 drivers
v000001d098bd5ca0_0 .net *"_ivl_240", 0 0, L_000001d098c844f0;  1 drivers
v000001d098bd55c0_0 .net *"_ivl_242", 0 0, L_000001d098c830f0;  1 drivers
v000001d098bd6240_0 .net *"_ivl_244", 0 0, L_000001d098c84db0;  1 drivers
v000001d098bd5700_0 .net *"_ivl_246", 0 0, L_000001d098c84270;  1 drivers
v000001d098bd50c0_0 .net *"_ivl_248", 0 0, L_000001d098c84450;  1 drivers
v000001d098bd58e0_0 .net *"_ivl_250", 0 0, L_000001d098c848b0;  1 drivers
v000001d098bd5160_0 .net *"_ivl_252", 0 0, L_000001d098c84310;  1 drivers
v000001d098bd5840_0 .net *"_ivl_254", 0 0, L_000001d098c83230;  1 drivers
v000001d098af5fb0_0 .net *"_ivl_256", 0 0, L_000001d098c83c30;  1 drivers
v000001d098bd8590_0 .net *"_ivl_27", 0 0, L_000001d098c15270;  1 drivers
v000001d098bd8130_0 .net *"_ivl_29", 0 0, L_000001d098c15310;  1 drivers
v000001d098bd7690_0 .net *"_ivl_3", 0 0, L_000001d098c15130;  1 drivers
v000001d098bd7eb0_0 .net *"_ivl_30", 0 0, L_000001d098c2bbc0;  1 drivers
v000001d098bd8630_0 .net *"_ivl_33", 0 0, L_000001d098c14cd0;  1 drivers
v000001d098bd81d0_0 .net *"_ivl_35", 0 0, L_000001d098c14c30;  1 drivers
v000001d098bd7730_0 .net *"_ivl_36", 0 0, L_000001d098c2ca30;  1 drivers
v000001d098bd75f0_0 .net *"_ivl_39", 0 0, L_000001d098c825b0;  1 drivers
v000001d098bd8810_0 .net *"_ivl_41", 0 0, L_000001d098c80d50;  1 drivers
v000001d098bd7050_0 .net *"_ivl_42", 0 0, L_000001d098c2bf40;  1 drivers
v000001d098bd72d0_0 .net *"_ivl_45", 0 0, L_000001d098c80b70;  1 drivers
v000001d098bd6bf0_0 .net *"_ivl_47", 0 0, L_000001d098c817f0;  1 drivers
v000001d098bd7230_0 .net *"_ivl_48", 0 0, L_000001d098c2c4f0;  1 drivers
v000001d098bd88b0_0 .net *"_ivl_5", 0 0, L_000001d098c14eb0;  1 drivers
v000001d098bd86d0_0 .net *"_ivl_51", 0 0, L_000001d098c808f0;  1 drivers
v000001d098bd8950_0 .net *"_ivl_53", 0 0, L_000001d098c820b0;  1 drivers
v000001d098bd77d0_0 .net *"_ivl_54", 0 0, L_000001d098c2ce90;  1 drivers
v000001d098bd8a90_0 .net *"_ivl_57", 0 0, L_000001d098c7ff90;  1 drivers
v000001d098bd6470_0 .net *"_ivl_59", 0 0, L_000001d098c80df0;  1 drivers
v000001d098bd70f0_0 .net *"_ivl_6", 0 0, L_000001d098c2c720;  1 drivers
v000001d098bd83b0_0 .net *"_ivl_60", 0 0, L_000001d098c2c170;  1 drivers
v000001d098bd7f50_0 .net *"_ivl_63", 0 0, L_000001d098c82330;  1 drivers
v000001d098bd89f0_0 .net *"_ivl_65", 0 0, L_000001d098c800d0;  1 drivers
v000001d098bd84f0_0 .net *"_ivl_66", 0 0, L_000001d098c2caa0;  1 drivers
v000001d098bd8b30_0 .net *"_ivl_69", 0 0, L_000001d098c82650;  1 drivers
v000001d098bd6790_0 .net *"_ivl_71", 0 0, L_000001d098c81610;  1 drivers
v000001d098bd74b0_0 .net *"_ivl_72", 0 0, L_000001d098c2bfb0;  1 drivers
v000001d098bd7c30_0 .net *"_ivl_75", 0 0, L_000001d098c81890;  1 drivers
v000001d098bd6c90_0 .net *"_ivl_77", 0 0, L_000001d098c819d0;  1 drivers
v000001d098bd68d0_0 .net *"_ivl_78", 0 0, L_000001d098c2cb80;  1 drivers
v000001d098bd8bd0_0 .net *"_ivl_81", 0 0, L_000001d098c826f0;  1 drivers
v000001d098bd8270_0 .net *"_ivl_83", 0 0, L_000001d098c80530;  1 drivers
v000001d098bd8770_0 .net *"_ivl_84", 0 0, L_000001d098c2b920;  1 drivers
v000001d098bd6970_0 .net *"_ivl_87", 0 0, L_000001d098c81750;  1 drivers
v000001d098bd7870_0 .net *"_ivl_89", 0 0, L_000001d098c80030;  1 drivers
v000001d098bd8450_0 .net *"_ivl_9", 0 0, L_000001d098c14d70;  1 drivers
v000001d098bd7af0_0 .net *"_ivl_90", 0 0, L_000001d098c2ba00;  1 drivers
v000001d098bd7910_0 .net *"_ivl_93", 0 0, L_000001d098c814d0;  1 drivers
v000001d098bd7cd0_0 .net *"_ivl_95", 0 0, L_000001d098c807b0;  1 drivers
v000001d098bd7370_0 .net *"_ivl_96", 0 0, L_000001d098c2b990;  1 drivers
v000001d098bd6650_0 .net *"_ivl_99", 0 0, L_000001d098c823d0;  1 drivers
v000001d098bd7550_0 .net "a", 31 0, v000001d098be2080_0;  alias, 1 drivers
v000001d098bd7190_0 .net "b", 31 0, v000001d098be2580_0;  alias, 1 drivers
v000001d098bd6510_0 .net "out", 0 0, L_000001d098c2b6f0;  alias, 1 drivers
v000001d098bd6a10_0 .net "temp", 31 0, L_000001d098c81d90;  1 drivers
L_000001d098c15130 .part v000001d098be2080_0, 0, 1;
L_000001d098c14eb0 .part v000001d098be2580_0, 0, 1;
L_000001d098c14d70 .part v000001d098be2080_0, 1, 1;
L_000001d098c14e10 .part v000001d098be2580_0, 1, 1;
L_000001d098c15090 .part v000001d098be2080_0, 2, 1;
L_000001d098c14f50 .part v000001d098be2580_0, 2, 1;
L_000001d098c14ff0 .part v000001d098be2080_0, 3, 1;
L_000001d098c151d0 .part v000001d098be2580_0, 3, 1;
L_000001d098c15270 .part v000001d098be2080_0, 4, 1;
L_000001d098c15310 .part v000001d098be2580_0, 4, 1;
L_000001d098c14cd0 .part v000001d098be2080_0, 5, 1;
L_000001d098c14c30 .part v000001d098be2580_0, 5, 1;
L_000001d098c825b0 .part v000001d098be2080_0, 6, 1;
L_000001d098c80d50 .part v000001d098be2580_0, 6, 1;
L_000001d098c80b70 .part v000001d098be2080_0, 7, 1;
L_000001d098c817f0 .part v000001d098be2580_0, 7, 1;
L_000001d098c808f0 .part v000001d098be2080_0, 8, 1;
L_000001d098c820b0 .part v000001d098be2580_0, 8, 1;
L_000001d098c7ff90 .part v000001d098be2080_0, 9, 1;
L_000001d098c80df0 .part v000001d098be2580_0, 9, 1;
L_000001d098c82330 .part v000001d098be2080_0, 10, 1;
L_000001d098c800d0 .part v000001d098be2580_0, 10, 1;
L_000001d098c82650 .part v000001d098be2080_0, 11, 1;
L_000001d098c81610 .part v000001d098be2580_0, 11, 1;
L_000001d098c81890 .part v000001d098be2080_0, 12, 1;
L_000001d098c819d0 .part v000001d098be2580_0, 12, 1;
L_000001d098c826f0 .part v000001d098be2080_0, 13, 1;
L_000001d098c80530 .part v000001d098be2580_0, 13, 1;
L_000001d098c81750 .part v000001d098be2080_0, 14, 1;
L_000001d098c80030 .part v000001d098be2580_0, 14, 1;
L_000001d098c814d0 .part v000001d098be2080_0, 15, 1;
L_000001d098c807b0 .part v000001d098be2580_0, 15, 1;
L_000001d098c823d0 .part v000001d098be2080_0, 16, 1;
L_000001d098c81cf0 .part v000001d098be2580_0, 16, 1;
L_000001d098c81390 .part v000001d098be2080_0, 17, 1;
L_000001d098c803f0 .part v000001d098be2580_0, 17, 1;
L_000001d098c80170 .part v000001d098be2080_0, 18, 1;
L_000001d098c81570 .part v000001d098be2580_0, 18, 1;
L_000001d098c805d0 .part v000001d098be2080_0, 19, 1;
L_000001d098c811b0 .part v000001d098be2580_0, 19, 1;
L_000001d098c816b0 .part v000001d098be2080_0, 20, 1;
L_000001d098c80670 .part v000001d098be2580_0, 20, 1;
L_000001d098c80990 .part v000001d098be2080_0, 21, 1;
L_000001d098c80e90 .part v000001d098be2580_0, 21, 1;
L_000001d098c81a70 .part v000001d098be2080_0, 22, 1;
L_000001d098c82470 .part v000001d098be2580_0, 22, 1;
L_000001d098c82150 .part v000001d098be2080_0, 23, 1;
L_000001d098c80c10 .part v000001d098be2580_0, 23, 1;
L_000001d098c821f0 .part v000001d098be2080_0, 24, 1;
L_000001d098c81ed0 .part v000001d098be2580_0, 24, 1;
L_000001d098c80710 .part v000001d098be2080_0, 25, 1;
L_000001d098c81b10 .part v000001d098be2580_0, 25, 1;
L_000001d098c80210 .part v000001d098be2080_0, 26, 1;
L_000001d098c80850 .part v000001d098be2580_0, 26, 1;
L_000001d098c81250 .part v000001d098be2080_0, 27, 1;
L_000001d098c81930 .part v000001d098be2580_0, 27, 1;
L_000001d098c80ad0 .part v000001d098be2080_0, 28, 1;
L_000001d098c802b0 .part v000001d098be2580_0, 28, 1;
L_000001d098c81bb0 .part v000001d098be2080_0, 29, 1;
L_000001d098c80350 .part v000001d098be2580_0, 29, 1;
L_000001d098c81c50 .part v000001d098be2080_0, 30, 1;
L_000001d098c80cb0 .part v000001d098be2580_0, 30, 1;
LS_000001d098c81d90_0_0 .concat8 [ 1 1 1 1], L_000001d098c2c410, L_000001d098c2c720, L_000001d098c2c5d0, L_000001d098c2c480;
LS_000001d098c81d90_0_4 .concat8 [ 1 1 1 1], L_000001d098c2ccd0, L_000001d098c2bbc0, L_000001d098c2ca30, L_000001d098c2bf40;
LS_000001d098c81d90_0_8 .concat8 [ 1 1 1 1], L_000001d098c2c4f0, L_000001d098c2ce90, L_000001d098c2c170, L_000001d098c2caa0;
LS_000001d098c81d90_0_12 .concat8 [ 1 1 1 1], L_000001d098c2bfb0, L_000001d098c2cb80, L_000001d098c2b920, L_000001d098c2ba00;
LS_000001d098c81d90_0_16 .concat8 [ 1 1 1 1], L_000001d098c2b990, L_000001d098c2d1a0, L_000001d098c2bdf0, L_000001d098c2ba70;
LS_000001d098c81d90_0_20 .concat8 [ 1 1 1 1], L_000001d098c2cbf0, L_000001d098c2c020, L_000001d098c2c1e0, L_000001d098c2bd10;
LS_000001d098c81d90_0_24 .concat8 [ 1 1 1 1], L_000001d098c2cc60, L_000001d098c2c250, L_000001d098c2bae0, L_000001d098c2c2c0;
LS_000001d098c81d90_0_28 .concat8 [ 1 1 1 1], L_000001d098c2cf00, L_000001d098c2cf70, L_000001d098c2d050, L_000001d098c2d210;
LS_000001d098c81d90_1_0 .concat8 [ 4 4 4 4], LS_000001d098c81d90_0_0, LS_000001d098c81d90_0_4, LS_000001d098c81d90_0_8, LS_000001d098c81d90_0_12;
LS_000001d098c81d90_1_4 .concat8 [ 4 4 4 4], LS_000001d098c81d90_0_16, LS_000001d098c81d90_0_20, LS_000001d098c81d90_0_24, LS_000001d098c81d90_0_28;
L_000001d098c81d90 .concat8 [ 16 16 0 0], LS_000001d098c81d90_1_0, LS_000001d098c81d90_1_4;
L_000001d098c82290 .part v000001d098be2080_0, 31, 1;
L_000001d098c81f70 .part v000001d098be2580_0, 31, 1;
L_000001d098c80f30 .part L_000001d098c81d90, 0, 1;
L_000001d098c81e30 .part L_000001d098c81d90, 1, 1;
L_000001d098c80490 .part L_000001d098c81d90, 2, 1;
L_000001d098c80fd0 .part L_000001d098c81d90, 3, 1;
L_000001d098c82510 .part L_000001d098c81d90, 4, 1;
L_000001d098c812f0 .part L_000001d098c81d90, 5, 1;
L_000001d098c82010 .part L_000001d098c81d90, 6, 1;
L_000001d098c80a30 .part L_000001d098c81d90, 7, 1;
L_000001d098c81070 .part L_000001d098c81d90, 8, 1;
L_000001d098c81110 .part L_000001d098c81d90, 9, 1;
L_000001d098c81430 .part L_000001d098c81d90, 10, 1;
L_000001d098c84090 .part L_000001d098c81d90, 11, 1;
L_000001d098c84770 .part L_000001d098c81d90, 12, 1;
L_000001d098c84a90 .part L_000001d098c81d90, 13, 1;
L_000001d098c82c90 .part L_000001d098c81d90, 14, 1;
L_000001d098c84950 .part L_000001d098c81d90, 15, 1;
L_000001d098c828d0 .part L_000001d098c81d90, 16, 1;
L_000001d098c83730 .part L_000001d098c81d90, 17, 1;
L_000001d098c841d0 .part L_000001d098c81d90, 18, 1;
L_000001d098c843b0 .part L_000001d098c81d90, 19, 1;
L_000001d098c84630 .part L_000001d098c81d90, 20, 1;
L_000001d098c84130 .part L_000001d098c81d90, 21, 1;
L_000001d098c84c70 .part L_000001d098c81d90, 22, 1;
L_000001d098c844f0 .part L_000001d098c81d90, 23, 1;
L_000001d098c830f0 .part L_000001d098c81d90, 24, 1;
L_000001d098c84db0 .part L_000001d098c81d90, 25, 1;
L_000001d098c84270 .part L_000001d098c81d90, 26, 1;
L_000001d098c84450 .part L_000001d098c81d90, 27, 1;
L_000001d098c848b0 .part L_000001d098c81d90, 28, 1;
L_000001d098c84310 .part L_000001d098c81d90, 29, 1;
L_000001d098c83230 .part L_000001d098c81d90, 30, 1;
L_000001d098c83c30 .part L_000001d098c81d90, 31, 1;
S_000001d098999c60 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001d0989269c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001d098b5b0f0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001d098c2c800 .functor NOT 1, L_000001d098c14a50, C4<0>, C4<0>, C4<0>;
v000001d098bd6d30_0 .net "A", 31 0, v000001d098be2080_0;  alias, 1 drivers
v000001d098bd6830_0 .net "ALUOP", 3 0, v000001d098bd6e70_0;  alias, 1 drivers
v000001d098bd6dd0_0 .net "B", 31 0, v000001d098be2580_0;  alias, 1 drivers
v000001d098bd7a50_0 .var "CF", 0 0;
v000001d098bd8090_0 .net "ZF", 0 0, L_000001d098c2c800;  alias, 1 drivers
v000001d098bd8310_0 .net *"_ivl_1", 0 0, L_000001d098c14a50;  1 drivers
v000001d098bd7d70_0 .var "res", 31 0;
E_000001d098b5b530 .event anyedge, v000001d098bd6830_0, v000001d098bd7550_0, v000001d098bd7190_0, v000001d098bd7a50_0;
L_000001d098c14a50 .reduce/or v000001d098bd7d70_0;
S_000001d0989e3170 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001d0989269c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001d098b8d260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098b8d298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098b8d2d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098b8d308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098b8d340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098b8d378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098b8d3b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098b8d3e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098b8d420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098b8d458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098b8d490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098b8d4c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098b8d500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098b8d538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098b8d570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098b8d5a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098b8d5e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098b8d618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098b8d650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098b8d688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098b8d6c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098b8d6f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098b8d730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098b8d768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098b8d7a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d098bd6e70_0 .var "ALU_OP", 3 0;
v000001d098bd7e10_0 .net "opcode", 11 0, v000001d098be2620_0;  alias, 1 drivers
E_000001d098b5b570 .event anyedge, v000001d098ade100_0;
S_000001d0989e3300 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001d098be56e0_0 .net "EX1_forward_to_B", 31 0, v000001d098be5500_0;  alias, 1 drivers
v000001d098be5000_0 .net "EX_PFC", 31 0, v000001d098be5460_0;  alias, 1 drivers
v000001d098be5b40_0 .net "EX_PFC_to_IF", 31 0, L_000001d098c149b0;  alias, 1 drivers
v000001d098be4d80_0 .net "alu_selA", 1 0, L_000001d098c0d750;  alias, 1 drivers
v000001d098be4ec0_0 .net "alu_selB", 1 0, L_000001d098c11fd0;  alias, 1 drivers
v000001d098be5140_0 .net "ex_haz", 31 0, v000001d098bd3680_0;  alias, 1 drivers
v000001d098be50a0_0 .net "id_haz", 31 0, L_000001d098c127f0;  alias, 1 drivers
v000001d098be55a0_0 .net "is_jr", 0 0, v000001d098be51e0_0;  alias, 1 drivers
v000001d098be5640_0 .net "mem_haz", 31 0, L_000001d098c2d520;  alias, 1 drivers
v000001d098be53c0_0 .net "oper1", 31 0, L_000001d098c17340;  alias, 1 drivers
v000001d098be5960_0 .net "oper2", 31 0, L_000001d098c2c640;  alias, 1 drivers
v000001d098be5780_0 .net "pc", 31 0, v000001d098be4920_0;  alias, 1 drivers
v000001d098be5a00_0 .net "rs1", 31 0, v000001d098be4ba0_0;  alias, 1 drivers
v000001d098be4600_0 .net "rs2_in", 31 0, v000001d098be4c40_0;  alias, 1 drivers
v000001d098be4f60_0 .net "rs2_out", 31 0, L_000001d098c2c3a0;  alias, 1 drivers
v000001d098be5320_0 .net "store_rs2_forward", 1 0, L_000001d098c11670;  alias, 1 drivers
L_000001d098c149b0 .functor MUXZ 32, v000001d098be5460_0, L_000001d098c17340, v000001d098be51e0_0, C4<>;
S_000001d0989dc8c0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001d0989e3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d098b5b5b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d098c16070 .functor NOT 1, L_000001d098c14550, C4<0>, C4<0>, C4<0>;
L_000001d098c15580 .functor NOT 1, L_000001d098c13290, C4<0>, C4<0>, C4<0>;
L_000001d098c16150 .functor NOT 1, L_000001d098c14730, C4<0>, C4<0>, C4<0>;
L_000001d098c162a0 .functor NOT 1, L_000001d098c13330, C4<0>, C4<0>, C4<0>;
L_000001d098c16ee0 .functor AND 32, L_000001d098c16380, v000001d098be4ba0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c155f0 .functor AND 32, L_000001d098c16770, L_000001d098c2d520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c15660 .functor OR 32, L_000001d098c16ee0, L_000001d098c155f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c163f0 .functor AND 32, L_000001d098c16d90, v000001d098bd3680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c16310 .functor OR 32, L_000001d098c15660, L_000001d098c163f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c17260 .functor AND 32, L_000001d098c16f50, L_000001d098c127f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c17340 .functor OR 32, L_000001d098c16310, L_000001d098c17260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d098bd9170_0 .net *"_ivl_1", 0 0, L_000001d098c14550;  1 drivers
v000001d098bda2f0_0 .net *"_ivl_13", 0 0, L_000001d098c14730;  1 drivers
v000001d098bd9350_0 .net *"_ivl_14", 0 0, L_000001d098c16150;  1 drivers
v000001d098bd95d0_0 .net *"_ivl_19", 0 0, L_000001d098c13c90;  1 drivers
v000001d098bd9670_0 .net *"_ivl_2", 0 0, L_000001d098c16070;  1 drivers
v000001d098bded60_0 .net *"_ivl_23", 0 0, L_000001d098c13f10;  1 drivers
v000001d098bde860_0 .net *"_ivl_27", 0 0, L_000001d098c13330;  1 drivers
v000001d098bdf580_0 .net *"_ivl_28", 0 0, L_000001d098c162a0;  1 drivers
v000001d098bdeea0_0 .net *"_ivl_33", 0 0, L_000001d098c13fb0;  1 drivers
v000001d098bdf620_0 .net *"_ivl_37", 0 0, L_000001d098c12570;  1 drivers
v000001d098bdf6c0_0 .net *"_ivl_40", 31 0, L_000001d098c16ee0;  1 drivers
v000001d098bdf760_0 .net *"_ivl_42", 31 0, L_000001d098c155f0;  1 drivers
v000001d098bdfb20_0 .net *"_ivl_44", 31 0, L_000001d098c15660;  1 drivers
v000001d098bde9a0_0 .net *"_ivl_46", 31 0, L_000001d098c163f0;  1 drivers
v000001d098bdee00_0 .net *"_ivl_48", 31 0, L_000001d098c16310;  1 drivers
v000001d098bdef40_0 .net *"_ivl_50", 31 0, L_000001d098c17260;  1 drivers
v000001d098bde4a0_0 .net *"_ivl_7", 0 0, L_000001d098c13290;  1 drivers
v000001d098bdf800_0 .net *"_ivl_8", 0 0, L_000001d098c15580;  1 drivers
v000001d098bdfa80_0 .net "ina", 31 0, v000001d098be4ba0_0;  alias, 1 drivers
v000001d098bdeae0_0 .net "inb", 31 0, L_000001d098c2d520;  alias, 1 drivers
v000001d098bdec20_0 .net "inc", 31 0, v000001d098bd3680_0;  alias, 1 drivers
v000001d098bdf9e0_0 .net "ind", 31 0, L_000001d098c127f0;  alias, 1 drivers
v000001d098bdefe0_0 .net "out", 31 0, L_000001d098c17340;  alias, 1 drivers
v000001d098bdf1c0_0 .net "s0", 31 0, L_000001d098c16380;  1 drivers
v000001d098bdf120_0 .net "s1", 31 0, L_000001d098c16770;  1 drivers
v000001d098bdf8a0_0 .net "s2", 31 0, L_000001d098c16d90;  1 drivers
v000001d098bdf940_0 .net "s3", 31 0, L_000001d098c16f50;  1 drivers
v000001d098bde540_0 .net "sel", 1 0, L_000001d098c0d750;  alias, 1 drivers
L_000001d098c14550 .part L_000001d098c0d750, 1, 1;
LS_000001d098c131f0_0_0 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_0_4 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_0_8 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_0_12 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_0_16 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_0_20 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_0_24 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_0_28 .concat [ 1 1 1 1], L_000001d098c16070, L_000001d098c16070, L_000001d098c16070, L_000001d098c16070;
LS_000001d098c131f0_1_0 .concat [ 4 4 4 4], LS_000001d098c131f0_0_0, LS_000001d098c131f0_0_4, LS_000001d098c131f0_0_8, LS_000001d098c131f0_0_12;
LS_000001d098c131f0_1_4 .concat [ 4 4 4 4], LS_000001d098c131f0_0_16, LS_000001d098c131f0_0_20, LS_000001d098c131f0_0_24, LS_000001d098c131f0_0_28;
L_000001d098c131f0 .concat [ 16 16 0 0], LS_000001d098c131f0_1_0, LS_000001d098c131f0_1_4;
L_000001d098c13290 .part L_000001d098c0d750, 0, 1;
LS_000001d098c12e30_0_0 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_0_4 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_0_8 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_0_12 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_0_16 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_0_20 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_0_24 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_0_28 .concat [ 1 1 1 1], L_000001d098c15580, L_000001d098c15580, L_000001d098c15580, L_000001d098c15580;
LS_000001d098c12e30_1_0 .concat [ 4 4 4 4], LS_000001d098c12e30_0_0, LS_000001d098c12e30_0_4, LS_000001d098c12e30_0_8, LS_000001d098c12e30_0_12;
LS_000001d098c12e30_1_4 .concat [ 4 4 4 4], LS_000001d098c12e30_0_16, LS_000001d098c12e30_0_20, LS_000001d098c12e30_0_24, LS_000001d098c12e30_0_28;
L_000001d098c12e30 .concat [ 16 16 0 0], LS_000001d098c12e30_1_0, LS_000001d098c12e30_1_4;
L_000001d098c14730 .part L_000001d098c0d750, 1, 1;
LS_000001d098c133d0_0_0 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_0_4 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_0_8 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_0_12 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_0_16 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_0_20 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_0_24 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_0_28 .concat [ 1 1 1 1], L_000001d098c16150, L_000001d098c16150, L_000001d098c16150, L_000001d098c16150;
LS_000001d098c133d0_1_0 .concat [ 4 4 4 4], LS_000001d098c133d0_0_0, LS_000001d098c133d0_0_4, LS_000001d098c133d0_0_8, LS_000001d098c133d0_0_12;
LS_000001d098c133d0_1_4 .concat [ 4 4 4 4], LS_000001d098c133d0_0_16, LS_000001d098c133d0_0_20, LS_000001d098c133d0_0_24, LS_000001d098c133d0_0_28;
L_000001d098c133d0 .concat [ 16 16 0 0], LS_000001d098c133d0_1_0, LS_000001d098c133d0_1_4;
L_000001d098c13c90 .part L_000001d098c0d750, 0, 1;
LS_000001d098c13ab0_0_0 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_0_4 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_0_8 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_0_12 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_0_16 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_0_20 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_0_24 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_0_28 .concat [ 1 1 1 1], L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90, L_000001d098c13c90;
LS_000001d098c13ab0_1_0 .concat [ 4 4 4 4], LS_000001d098c13ab0_0_0, LS_000001d098c13ab0_0_4, LS_000001d098c13ab0_0_8, LS_000001d098c13ab0_0_12;
LS_000001d098c13ab0_1_4 .concat [ 4 4 4 4], LS_000001d098c13ab0_0_16, LS_000001d098c13ab0_0_20, LS_000001d098c13ab0_0_24, LS_000001d098c13ab0_0_28;
L_000001d098c13ab0 .concat [ 16 16 0 0], LS_000001d098c13ab0_1_0, LS_000001d098c13ab0_1_4;
L_000001d098c13f10 .part L_000001d098c0d750, 1, 1;
LS_000001d098c12930_0_0 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_0_4 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_0_8 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_0_12 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_0_16 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_0_20 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_0_24 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_0_28 .concat [ 1 1 1 1], L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10, L_000001d098c13f10;
LS_000001d098c12930_1_0 .concat [ 4 4 4 4], LS_000001d098c12930_0_0, LS_000001d098c12930_0_4, LS_000001d098c12930_0_8, LS_000001d098c12930_0_12;
LS_000001d098c12930_1_4 .concat [ 4 4 4 4], LS_000001d098c12930_0_16, LS_000001d098c12930_0_20, LS_000001d098c12930_0_24, LS_000001d098c12930_0_28;
L_000001d098c12930 .concat [ 16 16 0 0], LS_000001d098c12930_1_0, LS_000001d098c12930_1_4;
L_000001d098c13330 .part L_000001d098c0d750, 0, 1;
LS_000001d098c147d0_0_0 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_0_4 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_0_8 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_0_12 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_0_16 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_0_20 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_0_24 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_0_28 .concat [ 1 1 1 1], L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0, L_000001d098c162a0;
LS_000001d098c147d0_1_0 .concat [ 4 4 4 4], LS_000001d098c147d0_0_0, LS_000001d098c147d0_0_4, LS_000001d098c147d0_0_8, LS_000001d098c147d0_0_12;
LS_000001d098c147d0_1_4 .concat [ 4 4 4 4], LS_000001d098c147d0_0_16, LS_000001d098c147d0_0_20, LS_000001d098c147d0_0_24, LS_000001d098c147d0_0_28;
L_000001d098c147d0 .concat [ 16 16 0 0], LS_000001d098c147d0_1_0, LS_000001d098c147d0_1_4;
L_000001d098c13fb0 .part L_000001d098c0d750, 1, 1;
LS_000001d098c12ed0_0_0 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_0_4 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_0_8 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_0_12 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_0_16 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_0_20 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_0_24 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_0_28 .concat [ 1 1 1 1], L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0, L_000001d098c13fb0;
LS_000001d098c12ed0_1_0 .concat [ 4 4 4 4], LS_000001d098c12ed0_0_0, LS_000001d098c12ed0_0_4, LS_000001d098c12ed0_0_8, LS_000001d098c12ed0_0_12;
LS_000001d098c12ed0_1_4 .concat [ 4 4 4 4], LS_000001d098c12ed0_0_16, LS_000001d098c12ed0_0_20, LS_000001d098c12ed0_0_24, LS_000001d098c12ed0_0_28;
L_000001d098c12ed0 .concat [ 16 16 0 0], LS_000001d098c12ed0_1_0, LS_000001d098c12ed0_1_4;
L_000001d098c12570 .part L_000001d098c0d750, 0, 1;
LS_000001d098c13470_0_0 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_0_4 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_0_8 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_0_12 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_0_16 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_0_20 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_0_24 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_0_28 .concat [ 1 1 1 1], L_000001d098c12570, L_000001d098c12570, L_000001d098c12570, L_000001d098c12570;
LS_000001d098c13470_1_0 .concat [ 4 4 4 4], LS_000001d098c13470_0_0, LS_000001d098c13470_0_4, LS_000001d098c13470_0_8, LS_000001d098c13470_0_12;
LS_000001d098c13470_1_4 .concat [ 4 4 4 4], LS_000001d098c13470_0_16, LS_000001d098c13470_0_20, LS_000001d098c13470_0_24, LS_000001d098c13470_0_28;
L_000001d098c13470 .concat [ 16 16 0 0], LS_000001d098c13470_1_0, LS_000001d098c13470_1_4;
S_000001d0989dca50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d0989dc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c16380 .functor AND 32, L_000001d098c131f0, L_000001d098c12e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bd9f30_0 .net "in1", 31 0, L_000001d098c131f0;  1 drivers
v000001d098bd8f90_0 .net "in2", 31 0, L_000001d098c12e30;  1 drivers
v000001d098bd9990_0 .net "out", 31 0, L_000001d098c16380;  alias, 1 drivers
S_000001d098998230 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d0989dc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c16770 .functor AND 32, L_000001d098c133d0, L_000001d098c13ab0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bd9030_0 .net "in1", 31 0, L_000001d098c133d0;  1 drivers
v000001d098bd9a30_0 .net "in2", 31 0, L_000001d098c13ab0;  1 drivers
v000001d098bda070_0 .net "out", 31 0, L_000001d098c16770;  alias, 1 drivers
S_000001d0989983c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d0989dc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c16d90 .functor AND 32, L_000001d098c12930, L_000001d098c147d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bd90d0_0 .net "in1", 31 0, L_000001d098c12930;  1 drivers
v000001d098bd9fd0_0 .net "in2", 31 0, L_000001d098c147d0;  1 drivers
v000001d098bd9b70_0 .net "out", 31 0, L_000001d098c16d90;  alias, 1 drivers
S_000001d098bdb130 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d0989dc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c16f50 .functor AND 32, L_000001d098c12ed0, L_000001d098c13470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bda1b0_0 .net "in1", 31 0, L_000001d098c12ed0;  1 drivers
v000001d098bd9490_0 .net "in2", 31 0, L_000001d098c13470;  1 drivers
v000001d098bda250_0 .net "out", 31 0, L_000001d098c16f50;  alias, 1 drivers
S_000001d098bdac80 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001d0989e3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d098b5b7b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d098c172d0 .functor NOT 1, L_000001d098c14af0, C4<0>, C4<0>, C4<0>;
L_000001d098c171f0 .functor NOT 1, L_000001d098c13510, C4<0>, C4<0>, C4<0>;
L_000001d098c17110 .functor NOT 1, L_000001d098c12f70, C4<0>, C4<0>, C4<0>;
L_000001d098b51aa0 .functor NOT 1, L_000001d098c14910, C4<0>, C4<0>, C4<0>;
L_000001d098c2c6b0 .functor AND 32, L_000001d098c170a0, v000001d098be5500_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2bed0 .functor AND 32, L_000001d098c17030, L_000001d098c2d520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2c330 .functor OR 32, L_000001d098c2c6b0, L_000001d098c2bed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c2c870 .functor AND 32, L_000001d098c17180, v000001d098bd3680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2c090 .functor OR 32, L_000001d098c2c330, L_000001d098c2c870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c2cdb0 .functor AND 32, L_000001d098c2d280, L_000001d098c127f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2c640 .functor OR 32, L_000001d098c2c090, L_000001d098c2cdb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d098bdeb80_0 .net *"_ivl_1", 0 0, L_000001d098c14af0;  1 drivers
v000001d098bdf440_0 .net *"_ivl_13", 0 0, L_000001d098c12f70;  1 drivers
v000001d098bdbfc0_0 .net *"_ivl_14", 0 0, L_000001d098c17110;  1 drivers
v000001d098bde360_0 .net *"_ivl_19", 0 0, L_000001d098c138d0;  1 drivers
v000001d098bdd640_0 .net *"_ivl_2", 0 0, L_000001d098c172d0;  1 drivers
v000001d098bddbe0_0 .net *"_ivl_23", 0 0, L_000001d098c12d90;  1 drivers
v000001d098bdd5a0_0 .net *"_ivl_27", 0 0, L_000001d098c14910;  1 drivers
v000001d098bde2c0_0 .net *"_ivl_28", 0 0, L_000001d098b51aa0;  1 drivers
v000001d098bde400_0 .net *"_ivl_33", 0 0, L_000001d098c12cf0;  1 drivers
v000001d098bdc7e0_0 .net *"_ivl_37", 0 0, L_000001d098c14b90;  1 drivers
v000001d098bdd000_0 .net *"_ivl_40", 31 0, L_000001d098c2c6b0;  1 drivers
v000001d098bde220_0 .net *"_ivl_42", 31 0, L_000001d098c2bed0;  1 drivers
v000001d098bdc6a0_0 .net *"_ivl_44", 31 0, L_000001d098c2c330;  1 drivers
v000001d098bdc100_0 .net *"_ivl_46", 31 0, L_000001d098c2c870;  1 drivers
v000001d098bddf00_0 .net *"_ivl_48", 31 0, L_000001d098c2c090;  1 drivers
v000001d098bdd1e0_0 .net *"_ivl_50", 31 0, L_000001d098c2cdb0;  1 drivers
v000001d098bddb40_0 .net *"_ivl_7", 0 0, L_000001d098c13510;  1 drivers
v000001d098bdd820_0 .net *"_ivl_8", 0 0, L_000001d098c171f0;  1 drivers
v000001d098bdd960_0 .net "ina", 31 0, v000001d098be5500_0;  alias, 1 drivers
v000001d098bdcce0_0 .net "inb", 31 0, L_000001d098c2d520;  alias, 1 drivers
v000001d098bdc380_0 .net "inc", 31 0, v000001d098bd3680_0;  alias, 1 drivers
v000001d098bdc420_0 .net "ind", 31 0, L_000001d098c127f0;  alias, 1 drivers
v000001d098bdbca0_0 .net "out", 31 0, L_000001d098c2c640;  alias, 1 drivers
v000001d098bdc4c0_0 .net "s0", 31 0, L_000001d098c170a0;  1 drivers
v000001d098bdce20_0 .net "s1", 31 0, L_000001d098c17030;  1 drivers
v000001d098bdc560_0 .net "s2", 31 0, L_000001d098c17180;  1 drivers
v000001d098bdd8c0_0 .net "s3", 31 0, L_000001d098c2d280;  1 drivers
v000001d098bdc600_0 .net "sel", 1 0, L_000001d098c11fd0;  alias, 1 drivers
L_000001d098c14af0 .part L_000001d098c11fd0, 1, 1;
LS_000001d098c12a70_0_0 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_0_4 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_0_8 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_0_12 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_0_16 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_0_20 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_0_24 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_0_28 .concat [ 1 1 1 1], L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0, L_000001d098c172d0;
LS_000001d098c12a70_1_0 .concat [ 4 4 4 4], LS_000001d098c12a70_0_0, LS_000001d098c12a70_0_4, LS_000001d098c12a70_0_8, LS_000001d098c12a70_0_12;
LS_000001d098c12a70_1_4 .concat [ 4 4 4 4], LS_000001d098c12a70_0_16, LS_000001d098c12a70_0_20, LS_000001d098c12a70_0_24, LS_000001d098c12a70_0_28;
L_000001d098c12a70 .concat [ 16 16 0 0], LS_000001d098c12a70_1_0, LS_000001d098c12a70_1_4;
L_000001d098c13510 .part L_000001d098c11fd0, 0, 1;
LS_000001d098c13d30_0_0 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_0_4 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_0_8 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_0_12 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_0_16 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_0_20 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_0_24 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_0_28 .concat [ 1 1 1 1], L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0, L_000001d098c171f0;
LS_000001d098c13d30_1_0 .concat [ 4 4 4 4], LS_000001d098c13d30_0_0, LS_000001d098c13d30_0_4, LS_000001d098c13d30_0_8, LS_000001d098c13d30_0_12;
LS_000001d098c13d30_1_4 .concat [ 4 4 4 4], LS_000001d098c13d30_0_16, LS_000001d098c13d30_0_20, LS_000001d098c13d30_0_24, LS_000001d098c13d30_0_28;
L_000001d098c13d30 .concat [ 16 16 0 0], LS_000001d098c13d30_1_0, LS_000001d098c13d30_1_4;
L_000001d098c12f70 .part L_000001d098c11fd0, 1, 1;
LS_000001d098c140f0_0_0 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_0_4 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_0_8 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_0_12 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_0_16 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_0_20 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_0_24 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_0_28 .concat [ 1 1 1 1], L_000001d098c17110, L_000001d098c17110, L_000001d098c17110, L_000001d098c17110;
LS_000001d098c140f0_1_0 .concat [ 4 4 4 4], LS_000001d098c140f0_0_0, LS_000001d098c140f0_0_4, LS_000001d098c140f0_0_8, LS_000001d098c140f0_0_12;
LS_000001d098c140f0_1_4 .concat [ 4 4 4 4], LS_000001d098c140f0_0_16, LS_000001d098c140f0_0_20, LS_000001d098c140f0_0_24, LS_000001d098c140f0_0_28;
L_000001d098c140f0 .concat [ 16 16 0 0], LS_000001d098c140f0_1_0, LS_000001d098c140f0_1_4;
L_000001d098c138d0 .part L_000001d098c11fd0, 0, 1;
LS_000001d098c12c50_0_0 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_0_4 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_0_8 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_0_12 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_0_16 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_0_20 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_0_24 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_0_28 .concat [ 1 1 1 1], L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0, L_000001d098c138d0;
LS_000001d098c12c50_1_0 .concat [ 4 4 4 4], LS_000001d098c12c50_0_0, LS_000001d098c12c50_0_4, LS_000001d098c12c50_0_8, LS_000001d098c12c50_0_12;
LS_000001d098c12c50_1_4 .concat [ 4 4 4 4], LS_000001d098c12c50_0_16, LS_000001d098c12c50_0_20, LS_000001d098c12c50_0_24, LS_000001d098c12c50_0_28;
L_000001d098c12c50 .concat [ 16 16 0 0], LS_000001d098c12c50_1_0, LS_000001d098c12c50_1_4;
L_000001d098c12d90 .part L_000001d098c11fd0, 1, 1;
LS_000001d098c13a10_0_0 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_0_4 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_0_8 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_0_12 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_0_16 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_0_20 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_0_24 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_0_28 .concat [ 1 1 1 1], L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90, L_000001d098c12d90;
LS_000001d098c13a10_1_0 .concat [ 4 4 4 4], LS_000001d098c13a10_0_0, LS_000001d098c13a10_0_4, LS_000001d098c13a10_0_8, LS_000001d098c13a10_0_12;
LS_000001d098c13a10_1_4 .concat [ 4 4 4 4], LS_000001d098c13a10_0_16, LS_000001d098c13a10_0_20, LS_000001d098c13a10_0_24, LS_000001d098c13a10_0_28;
L_000001d098c13a10 .concat [ 16 16 0 0], LS_000001d098c13a10_1_0, LS_000001d098c13a10_1_4;
L_000001d098c14910 .part L_000001d098c11fd0, 0, 1;
LS_000001d098c12610_0_0 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_0_4 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_0_8 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_0_12 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_0_16 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_0_20 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_0_24 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_0_28 .concat [ 1 1 1 1], L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0, L_000001d098b51aa0;
LS_000001d098c12610_1_0 .concat [ 4 4 4 4], LS_000001d098c12610_0_0, LS_000001d098c12610_0_4, LS_000001d098c12610_0_8, LS_000001d098c12610_0_12;
LS_000001d098c12610_1_4 .concat [ 4 4 4 4], LS_000001d098c12610_0_16, LS_000001d098c12610_0_20, LS_000001d098c12610_0_24, LS_000001d098c12610_0_28;
L_000001d098c12610 .concat [ 16 16 0 0], LS_000001d098c12610_1_0, LS_000001d098c12610_1_4;
L_000001d098c12cf0 .part L_000001d098c11fd0, 1, 1;
LS_000001d098c145f0_0_0 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_0_4 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_0_8 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_0_12 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_0_16 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_0_20 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_0_24 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_0_28 .concat [ 1 1 1 1], L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0, L_000001d098c12cf0;
LS_000001d098c145f0_1_0 .concat [ 4 4 4 4], LS_000001d098c145f0_0_0, LS_000001d098c145f0_0_4, LS_000001d098c145f0_0_8, LS_000001d098c145f0_0_12;
LS_000001d098c145f0_1_4 .concat [ 4 4 4 4], LS_000001d098c145f0_0_16, LS_000001d098c145f0_0_20, LS_000001d098c145f0_0_24, LS_000001d098c145f0_0_28;
L_000001d098c145f0 .concat [ 16 16 0 0], LS_000001d098c145f0_1_0, LS_000001d098c145f0_1_4;
L_000001d098c14b90 .part L_000001d098c11fd0, 0, 1;
LS_000001d098c13010_0_0 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_0_4 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_0_8 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_0_12 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_0_16 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_0_20 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_0_24 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_0_28 .concat [ 1 1 1 1], L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90, L_000001d098c14b90;
LS_000001d098c13010_1_0 .concat [ 4 4 4 4], LS_000001d098c13010_0_0, LS_000001d098c13010_0_4, LS_000001d098c13010_0_8, LS_000001d098c13010_0_12;
LS_000001d098c13010_1_4 .concat [ 4 4 4 4], LS_000001d098c13010_0_16, LS_000001d098c13010_0_20, LS_000001d098c13010_0_24, LS_000001d098c13010_0_28;
L_000001d098c13010 .concat [ 16 16 0 0], LS_000001d098c13010_1_0, LS_000001d098c13010_1_4;
S_000001d098bdb2c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d098bdac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c170a0 .functor AND 32, L_000001d098c12a70, L_000001d098c13d30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bde5e0_0 .net "in1", 31 0, L_000001d098c12a70;  1 drivers
v000001d098bde680_0 .net "in2", 31 0, L_000001d098c13d30;  1 drivers
v000001d098bdecc0_0 .net "out", 31 0, L_000001d098c170a0;  alias, 1 drivers
S_000001d098bdb900 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d098bdac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c17030 .functor AND 32, L_000001d098c140f0, L_000001d098c12c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bde720_0 .net "in1", 31 0, L_000001d098c140f0;  1 drivers
v000001d098bde7c0_0 .net "in2", 31 0, L_000001d098c12c50;  1 drivers
v000001d098bdf080_0 .net "out", 31 0, L_000001d098c17030;  alias, 1 drivers
S_000001d098bdb450 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d098bdac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c17180 .functor AND 32, L_000001d098c13a10, L_000001d098c12610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bdf260_0 .net "in1", 31 0, L_000001d098c13a10;  1 drivers
v000001d098bde900_0 .net "in2", 31 0, L_000001d098c12610;  1 drivers
v000001d098bdf3a0_0 .net "out", 31 0, L_000001d098c17180;  alias, 1 drivers
S_000001d098bdae10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d098bdac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c2d280 .functor AND 32, L_000001d098c145f0, L_000001d098c13010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bdf300_0 .net "in1", 31 0, L_000001d098c145f0;  1 drivers
v000001d098bdf4e0_0 .net "in2", 31 0, L_000001d098c13010;  1 drivers
v000001d098bdea40_0 .net "out", 31 0, L_000001d098c2d280;  alias, 1 drivers
S_000001d098bdafa0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001d0989e3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001d098b5af30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001d098c2c950 .functor NOT 1, L_000001d098c130b0, C4<0>, C4<0>, C4<0>;
L_000001d098c2cd40 .functor NOT 1, L_000001d098c14190, C4<0>, C4<0>, C4<0>;
L_000001d098c2bd80 .functor NOT 1, L_000001d098c14230, C4<0>, C4<0>, C4<0>;
L_000001d098c2c560 .functor NOT 1, L_000001d098c13790, C4<0>, C4<0>, C4<0>;
L_000001d098c2d130 .functor AND 32, L_000001d098c2c8e0, v000001d098be4c40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2d0c0 .functor AND 32, L_000001d098c2ce20, L_000001d098c2d520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2bc30 .functor OR 32, L_000001d098c2d130, L_000001d098c2d0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c2cb10 .functor AND 32, L_000001d098c2be60, v000001d098bd3680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2c100 .functor OR 32, L_000001d098c2bc30, L_000001d098c2cb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c2c790 .functor AND 32, L_000001d098c2cfe0, L_000001d098c127f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2c3a0 .functor OR 32, L_000001d098c2c100, L_000001d098c2c790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d098bddc80_0 .net *"_ivl_1", 0 0, L_000001d098c130b0;  1 drivers
v000001d098bdd280_0 .net *"_ivl_13", 0 0, L_000001d098c14230;  1 drivers
v000001d098bdcf60_0 .net *"_ivl_14", 0 0, L_000001d098c2bd80;  1 drivers
v000001d098bdca60_0 .net *"_ivl_19", 0 0, L_000001d098c142d0;  1 drivers
v000001d098bdd0a0_0 .net *"_ivl_2", 0 0, L_000001d098c2c950;  1 drivers
v000001d098bdda00_0 .net *"_ivl_23", 0 0, L_000001d098c13650;  1 drivers
v000001d098bdbde0_0 .net *"_ivl_27", 0 0, L_000001d098c13790;  1 drivers
v000001d098bddaa0_0 .net *"_ivl_28", 0 0, L_000001d098c2c560;  1 drivers
v000001d098bde180_0 .net *"_ivl_33", 0 0, L_000001d098c13dd0;  1 drivers
v000001d098bdddc0_0 .net *"_ivl_37", 0 0, L_000001d098c14690;  1 drivers
v000001d098bdbe80_0 .net *"_ivl_40", 31 0, L_000001d098c2d130;  1 drivers
v000001d098bdd140_0 .net *"_ivl_42", 31 0, L_000001d098c2d0c0;  1 drivers
v000001d098bdbf20_0 .net *"_ivl_44", 31 0, L_000001d098c2bc30;  1 drivers
v000001d098bdc060_0 .net *"_ivl_46", 31 0, L_000001d098c2cb10;  1 drivers
v000001d098bdcb00_0 .net *"_ivl_48", 31 0, L_000001d098c2c100;  1 drivers
v000001d098bddfa0_0 .net *"_ivl_50", 31 0, L_000001d098c2c790;  1 drivers
v000001d098bde040_0 .net *"_ivl_7", 0 0, L_000001d098c14190;  1 drivers
v000001d098bdc1a0_0 .net *"_ivl_8", 0 0, L_000001d098c2cd40;  1 drivers
v000001d098bde0e0_0 .net "ina", 31 0, v000001d098be4c40_0;  alias, 1 drivers
v000001d098bdc240_0 .net "inb", 31 0, L_000001d098c2d520;  alias, 1 drivers
v000001d098bdcba0_0 .net "inc", 31 0, v000001d098bd3680_0;  alias, 1 drivers
v000001d098bdd3c0_0 .net "ind", 31 0, L_000001d098c127f0;  alias, 1 drivers
v000001d098bdd460_0 .net "out", 31 0, L_000001d098c2c3a0;  alias, 1 drivers
v000001d098bdcc40_0 .net "s0", 31 0, L_000001d098c2c8e0;  1 drivers
v000001d098bdc2e0_0 .net "s1", 31 0, L_000001d098c2ce20;  1 drivers
v000001d098bdd500_0 .net "s2", 31 0, L_000001d098c2be60;  1 drivers
v000001d098be4e20_0 .net "s3", 31 0, L_000001d098c2cfe0;  1 drivers
v000001d098be5280_0 .net "sel", 1 0, L_000001d098c11670;  alias, 1 drivers
L_000001d098c130b0 .part L_000001d098c11670, 1, 1;
LS_000001d098c13e70_0_0 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_0_4 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_0_8 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_0_12 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_0_16 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_0_20 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_0_24 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_0_28 .concat [ 1 1 1 1], L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950, L_000001d098c2c950;
LS_000001d098c13e70_1_0 .concat [ 4 4 4 4], LS_000001d098c13e70_0_0, LS_000001d098c13e70_0_4, LS_000001d098c13e70_0_8, LS_000001d098c13e70_0_12;
LS_000001d098c13e70_1_4 .concat [ 4 4 4 4], LS_000001d098c13e70_0_16, LS_000001d098c13e70_0_20, LS_000001d098c13e70_0_24, LS_000001d098c13e70_0_28;
L_000001d098c13e70 .concat [ 16 16 0 0], LS_000001d098c13e70_1_0, LS_000001d098c13e70_1_4;
L_000001d098c14190 .part L_000001d098c11670, 0, 1;
LS_000001d098c13150_0_0 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_0_4 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_0_8 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_0_12 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_0_16 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_0_20 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_0_24 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_0_28 .concat [ 1 1 1 1], L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40, L_000001d098c2cd40;
LS_000001d098c13150_1_0 .concat [ 4 4 4 4], LS_000001d098c13150_0_0, LS_000001d098c13150_0_4, LS_000001d098c13150_0_8, LS_000001d098c13150_0_12;
LS_000001d098c13150_1_4 .concat [ 4 4 4 4], LS_000001d098c13150_0_16, LS_000001d098c13150_0_20, LS_000001d098c13150_0_24, LS_000001d098c13150_0_28;
L_000001d098c13150 .concat [ 16 16 0 0], LS_000001d098c13150_1_0, LS_000001d098c13150_1_4;
L_000001d098c14230 .part L_000001d098c11670, 1, 1;
LS_000001d098c126b0_0_0 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_0_4 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_0_8 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_0_12 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_0_16 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_0_20 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_0_24 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_0_28 .concat [ 1 1 1 1], L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80, L_000001d098c2bd80;
LS_000001d098c126b0_1_0 .concat [ 4 4 4 4], LS_000001d098c126b0_0_0, LS_000001d098c126b0_0_4, LS_000001d098c126b0_0_8, LS_000001d098c126b0_0_12;
LS_000001d098c126b0_1_4 .concat [ 4 4 4 4], LS_000001d098c126b0_0_16, LS_000001d098c126b0_0_20, LS_000001d098c126b0_0_24, LS_000001d098c126b0_0_28;
L_000001d098c126b0 .concat [ 16 16 0 0], LS_000001d098c126b0_1_0, LS_000001d098c126b0_1_4;
L_000001d098c142d0 .part L_000001d098c11670, 0, 1;
LS_000001d098c135b0_0_0 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_0_4 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_0_8 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_0_12 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_0_16 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_0_20 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_0_24 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_0_28 .concat [ 1 1 1 1], L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0, L_000001d098c142d0;
LS_000001d098c135b0_1_0 .concat [ 4 4 4 4], LS_000001d098c135b0_0_0, LS_000001d098c135b0_0_4, LS_000001d098c135b0_0_8, LS_000001d098c135b0_0_12;
LS_000001d098c135b0_1_4 .concat [ 4 4 4 4], LS_000001d098c135b0_0_16, LS_000001d098c135b0_0_20, LS_000001d098c135b0_0_24, LS_000001d098c135b0_0_28;
L_000001d098c135b0 .concat [ 16 16 0 0], LS_000001d098c135b0_1_0, LS_000001d098c135b0_1_4;
L_000001d098c13650 .part L_000001d098c11670, 1, 1;
LS_000001d098c14410_0_0 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_0_4 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_0_8 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_0_12 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_0_16 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_0_20 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_0_24 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_0_28 .concat [ 1 1 1 1], L_000001d098c13650, L_000001d098c13650, L_000001d098c13650, L_000001d098c13650;
LS_000001d098c14410_1_0 .concat [ 4 4 4 4], LS_000001d098c14410_0_0, LS_000001d098c14410_0_4, LS_000001d098c14410_0_8, LS_000001d098c14410_0_12;
LS_000001d098c14410_1_4 .concat [ 4 4 4 4], LS_000001d098c14410_0_16, LS_000001d098c14410_0_20, LS_000001d098c14410_0_24, LS_000001d098c14410_0_28;
L_000001d098c14410 .concat [ 16 16 0 0], LS_000001d098c14410_1_0, LS_000001d098c14410_1_4;
L_000001d098c13790 .part L_000001d098c11670, 0, 1;
LS_000001d098c13830_0_0 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_0_4 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_0_8 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_0_12 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_0_16 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_0_20 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_0_24 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_0_28 .concat [ 1 1 1 1], L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560, L_000001d098c2c560;
LS_000001d098c13830_1_0 .concat [ 4 4 4 4], LS_000001d098c13830_0_0, LS_000001d098c13830_0_4, LS_000001d098c13830_0_8, LS_000001d098c13830_0_12;
LS_000001d098c13830_1_4 .concat [ 4 4 4 4], LS_000001d098c13830_0_16, LS_000001d098c13830_0_20, LS_000001d098c13830_0_24, LS_000001d098c13830_0_28;
L_000001d098c13830 .concat [ 16 16 0 0], LS_000001d098c13830_1_0, LS_000001d098c13830_1_4;
L_000001d098c13dd0 .part L_000001d098c11670, 1, 1;
LS_000001d098c144b0_0_0 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_0_4 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_0_8 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_0_12 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_0_16 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_0_20 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_0_24 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_0_28 .concat [ 1 1 1 1], L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0, L_000001d098c13dd0;
LS_000001d098c144b0_1_0 .concat [ 4 4 4 4], LS_000001d098c144b0_0_0, LS_000001d098c144b0_0_4, LS_000001d098c144b0_0_8, LS_000001d098c144b0_0_12;
LS_000001d098c144b0_1_4 .concat [ 4 4 4 4], LS_000001d098c144b0_0_16, LS_000001d098c144b0_0_20, LS_000001d098c144b0_0_24, LS_000001d098c144b0_0_28;
L_000001d098c144b0 .concat [ 16 16 0 0], LS_000001d098c144b0_1_0, LS_000001d098c144b0_1_4;
L_000001d098c14690 .part L_000001d098c11670, 0, 1;
LS_000001d098c14870_0_0 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_0_4 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_0_8 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_0_12 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_0_16 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_0_20 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_0_24 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_0_28 .concat [ 1 1 1 1], L_000001d098c14690, L_000001d098c14690, L_000001d098c14690, L_000001d098c14690;
LS_000001d098c14870_1_0 .concat [ 4 4 4 4], LS_000001d098c14870_0_0, LS_000001d098c14870_0_4, LS_000001d098c14870_0_8, LS_000001d098c14870_0_12;
LS_000001d098c14870_1_4 .concat [ 4 4 4 4], LS_000001d098c14870_0_16, LS_000001d098c14870_0_20, LS_000001d098c14870_0_24, LS_000001d098c14870_0_28;
L_000001d098c14870 .concat [ 16 16 0 0], LS_000001d098c14870_1_0, LS_000001d098c14870_1_4;
S_000001d098bdb5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001d098bdafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c2c8e0 .functor AND 32, L_000001d098c13e70, L_000001d098c13150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bdde60_0 .net "in1", 31 0, L_000001d098c13e70;  1 drivers
v000001d098bdc740_0 .net "in2", 31 0, L_000001d098c13150;  1 drivers
v000001d098bdbd40_0 .net "out", 31 0, L_000001d098c2c8e0;  alias, 1 drivers
S_000001d098bdb770 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001d098bdafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c2ce20 .functor AND 32, L_000001d098c126b0, L_000001d098c135b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bdd780_0 .net "in1", 31 0, L_000001d098c126b0;  1 drivers
v000001d098bdc880_0 .net "in2", 31 0, L_000001d098c135b0;  1 drivers
v000001d098bdc920_0 .net "out", 31 0, L_000001d098c2ce20;  alias, 1 drivers
S_000001d098bdba90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001d098bdafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c2be60 .functor AND 32, L_000001d098c14410, L_000001d098c13830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bdcd80_0 .net "in1", 31 0, L_000001d098c14410;  1 drivers
v000001d098bddd20_0 .net "in2", 31 0, L_000001d098c13830;  1 drivers
v000001d098bdc9c0_0 .net "out", 31 0, L_000001d098c2be60;  alias, 1 drivers
S_000001d098be15a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001d098bdafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001d098c2cfe0 .functor AND 32, L_000001d098c144b0, L_000001d098c14870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001d098bdd6e0_0 .net "in1", 31 0, L_000001d098c144b0;  1 drivers
v000001d098bdcec0_0 .net "in2", 31 0, L_000001d098c14870;  1 drivers
v000001d098bdd320_0 .net "out", 31 0, L_000001d098c2cfe0;  alias, 1 drivers
S_000001d098bdfe30 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001d098be5c70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098be5ca8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098be5ce0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098be5d18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098be5d50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098be5d88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098be5dc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098be5df8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098be5e30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098be5e68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098be5ea0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098be5ed8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098be5f10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098be5f48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098be5f80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098be5fb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098be5ff0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098be6028 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098be6060 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098be6098 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098be60d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098be6108 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098be6140 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098be6178 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098be61b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d098be4920_0 .var "EX1_PC", 31 0;
v000001d098be5460_0 .var "EX1_PFC", 31 0;
v000001d098be5500_0 .var "EX1_forward_to_B", 31 0;
v000001d098be5aa0_0 .var "EX1_is_beq", 0 0;
v000001d098be44c0_0 .var "EX1_is_bne", 0 0;
v000001d098be49c0_0 .var "EX1_is_jal", 0 0;
v000001d098be51e0_0 .var "EX1_is_jr", 0 0;
v000001d098be5820_0 .var "EX1_is_oper2_immed", 0 0;
v000001d098be4560_0 .var "EX1_memread", 0 0;
v000001d098be4a60_0 .var "EX1_memwrite", 0 0;
v000001d098be58c0_0 .var "EX1_opcode", 11 0;
v000001d098be4b00_0 .var "EX1_predicted", 0 0;
v000001d098be46a0_0 .var "EX1_rd_ind", 4 0;
v000001d098be4740_0 .var "EX1_rd_indzero", 0 0;
v000001d098be47e0_0 .var "EX1_regwrite", 0 0;
v000001d098be4ba0_0 .var "EX1_rs1", 31 0;
v000001d098be4880_0 .var "EX1_rs1_ind", 4 0;
v000001d098be4c40_0 .var "EX1_rs2", 31 0;
v000001d098be4ce0_0 .var "EX1_rs2_ind", 4 0;
v000001d098be3980_0 .net "FLUSH", 0 0, v000001d098be6a50_0;  alias, 1 drivers
v000001d098be2800_0 .net "ID_PC", 31 0, v000001d098bedfd0_0;  alias, 1 drivers
v000001d098be35c0_0 .net "ID_PFC_to_EX", 31 0, L_000001d098c11990;  alias, 1 drivers
v000001d098be4420_0 .net "ID_forward_to_B", 31 0, L_000001d098c121b0;  alias, 1 drivers
v000001d098be3fc0_0 .net "ID_is_beq", 0 0, L_000001d098c11350;  alias, 1 drivers
v000001d098be21c0_0 .net "ID_is_bne", 0 0, L_000001d098c112b0;  alias, 1 drivers
v000001d098be3e80_0 .net "ID_is_jal", 0 0, L_000001d098c136f0;  alias, 1 drivers
v000001d098be1e00_0 .net "ID_is_jr", 0 0, L_000001d098c10ef0;  alias, 1 drivers
v000001d098be2c60_0 .net "ID_is_oper2_immed", 0 0, L_000001d098c15a50;  alias, 1 drivers
v000001d098be3700_0 .net "ID_memread", 0 0, L_000001d098c14370;  alias, 1 drivers
v000001d098be38e0_0 .net "ID_memwrite", 0 0, L_000001d098c12890;  alias, 1 drivers
v000001d098be3a20_0 .net "ID_opcode", 11 0, v000001d098c01be0_0;  alias, 1 drivers
v000001d098be2ee0_0 .net "ID_predicted", 0 0, v000001d098be8670_0;  alias, 1 drivers
v000001d098be3340_0 .net "ID_rd_ind", 4 0, v000001d098c01820_0;  alias, 1 drivers
v000001d098be4100_0 .net "ID_rd_indzero", 0 0, L_000001d098c12bb0;  1 drivers
v000001d098be3ac0_0 .net "ID_regwrite", 0 0, L_000001d098c13bf0;  alias, 1 drivers
v000001d098be3b60_0 .net "ID_rs1", 31 0, v000001d098bec590_0;  alias, 1 drivers
v000001d098be2f80_0 .net "ID_rs1_ind", 4 0, v000001d098c002e0_0;  alias, 1 drivers
v000001d098be2e40_0 .net "ID_rs2", 31 0, v000001d098bec3b0_0;  alias, 1 drivers
v000001d098be4060_0 .net "ID_rs2_ind", 4 0, v000001d098c00380_0;  alias, 1 drivers
v000001d098be28a0_0 .net "clk", 0 0, L_000001d098c16cb0;  1 drivers
v000001d098be37a0_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
E_000001d098b5ae30 .event posedge, v000001d098bd32c0_0, v000001d098be28a0_0;
S_000001d098be0920 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001d098be61f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098be6228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098be6260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098be6298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098be62d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098be6308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098be6340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098be6378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098be63b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098be63e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098be6420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098be6458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098be6490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098be64c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098be6500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098be6538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098be6570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098be65a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098be65e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098be6618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098be6650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098be6688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098be66c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098be66f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098be6730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d098be41a0_0 .net "EX1_ALU_OPER1", 31 0, L_000001d098c17340;  alias, 1 drivers
v000001d098be3de0_0 .net "EX1_ALU_OPER2", 31 0, L_000001d098c2c640;  alias, 1 drivers
v000001d098be2bc0_0 .net "EX1_PC", 31 0, v000001d098be4920_0;  alias, 1 drivers
v000001d098be2a80_0 .net "EX1_PFC_to_IF", 31 0, L_000001d098c149b0;  alias, 1 drivers
v000001d098be33e0_0 .net "EX1_forward_to_B", 31 0, v000001d098be5500_0;  alias, 1 drivers
v000001d098be3160_0 .net "EX1_is_beq", 0 0, v000001d098be5aa0_0;  alias, 1 drivers
v000001d098be3c00_0 .net "EX1_is_bne", 0 0, v000001d098be44c0_0;  alias, 1 drivers
v000001d098be3ca0_0 .net "EX1_is_jal", 0 0, v000001d098be49c0_0;  alias, 1 drivers
v000001d098be3d40_0 .net "EX1_is_jr", 0 0, v000001d098be51e0_0;  alias, 1 drivers
v000001d098be3f20_0 .net "EX1_is_oper2_immed", 0 0, v000001d098be5820_0;  alias, 1 drivers
v000001d098be4240_0 .net "EX1_memread", 0 0, v000001d098be4560_0;  alias, 1 drivers
v000001d098be42e0_0 .net "EX1_memwrite", 0 0, v000001d098be4a60_0;  alias, 1 drivers
v000001d098be4380_0 .net "EX1_opcode", 11 0, v000001d098be58c0_0;  alias, 1 drivers
v000001d098be1cc0_0 .net "EX1_predicted", 0 0, v000001d098be4b00_0;  alias, 1 drivers
v000001d098be2440_0 .net "EX1_rd_ind", 4 0, v000001d098be46a0_0;  alias, 1 drivers
v000001d098be1d60_0 .net "EX1_rd_indzero", 0 0, v000001d098be4740_0;  alias, 1 drivers
v000001d098be3480_0 .net "EX1_regwrite", 0 0, v000001d098be47e0_0;  alias, 1 drivers
v000001d098be24e0_0 .net "EX1_rs1", 31 0, v000001d098be4ba0_0;  alias, 1 drivers
v000001d098be2b20_0 .net "EX1_rs1_ind", 4 0, v000001d098be4880_0;  alias, 1 drivers
v000001d098be1ea0_0 .net "EX1_rs2_ind", 4 0, v000001d098be4ce0_0;  alias, 1 drivers
v000001d098be3520_0 .net "EX1_rs2_out", 31 0, L_000001d098c2c3a0;  alias, 1 drivers
v000001d098be2080_0 .var "EX2_ALU_OPER1", 31 0;
v000001d098be2580_0 .var "EX2_ALU_OPER2", 31 0;
v000001d098be1fe0_0 .var "EX2_PC", 31 0;
v000001d098be1f40_0 .var "EX2_PFC_to_IF", 31 0;
v000001d098be2120_0 .var "EX2_forward_to_B", 31 0;
v000001d098be2260_0 .var "EX2_is_beq", 0 0;
v000001d098be3660_0 .var "EX2_is_bne", 0 0;
v000001d098be3840_0 .var "EX2_is_jal", 0 0;
v000001d098be2940_0 .var "EX2_is_jr", 0 0;
v000001d098be26c0_0 .var "EX2_is_oper2_immed", 0 0;
v000001d098be2300_0 .var "EX2_memread", 0 0;
v000001d098be23a0_0 .var "EX2_memwrite", 0 0;
v000001d098be2620_0 .var "EX2_opcode", 11 0;
v000001d098be29e0_0 .var "EX2_predicted", 0 0;
v000001d098be2760_0 .var "EX2_rd_ind", 4 0;
v000001d098be2d00_0 .var "EX2_rd_indzero", 0 0;
v000001d098be3020_0 .var "EX2_regwrite", 0 0;
v000001d098be2da0_0 .var "EX2_rs1", 31 0;
v000001d098be30c0_0 .var "EX2_rs1_ind", 4 0;
v000001d098be3200_0 .var "EX2_rs2_ind", 4 0;
v000001d098be32a0_0 .var "EX2_rs2_out", 31 0;
v000001d098be8f30_0 .net "FLUSH", 0 0, v000001d098be6ff0_0;  alias, 1 drivers
v000001d098be7130_0 .net "clk", 0 0, L_000001d098c2c9c0;  1 drivers
v000001d098be7630_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
E_000001d098b5ae70 .event posedge, v000001d098bd32c0_0, v000001d098be7130_0;
S_000001d098bdffc0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001d098bee780 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098bee7b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098bee7f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098bee828 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098bee860 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098bee898 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098bee8d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098bee908 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098bee940 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098bee978 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098bee9b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098bee9e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098beea20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098beea58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098beea90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098beeac8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098beeb00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098beeb38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098beeb70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098beeba8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098beebe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098beec18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098beec50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098beec88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098beecc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d098c15b30 .functor OR 1, L_000001d098c11350, L_000001d098c112b0, C4<0>, C4<0>;
L_000001d098c15d60 .functor AND 1, L_000001d098c15b30, L_000001d098c169a0, C4<1>, C4<1>;
L_000001d098c15e40 .functor OR 1, L_000001d098c11350, L_000001d098c112b0, C4<0>, C4<0>;
L_000001d098c160e0 .functor AND 1, L_000001d098c15e40, L_000001d098c169a0, C4<1>, C4<1>;
L_000001d098c161c0 .functor OR 1, L_000001d098c11350, L_000001d098c112b0, C4<0>, C4<0>;
L_000001d098c16620 .functor AND 1, L_000001d098c161c0, v000001d098be8670_0, C4<1>, C4<1>;
v000001d098bedc10_0 .net "EX1_memread", 0 0, v000001d098be4560_0;  alias, 1 drivers
v000001d098bed670_0 .net "EX1_opcode", 11 0, v000001d098be58c0_0;  alias, 1 drivers
v000001d098bede90_0 .net "EX1_rd_ind", 4 0, v000001d098be46a0_0;  alias, 1 drivers
v000001d098bedd50_0 .net "EX1_rd_indzero", 0 0, v000001d098be4740_0;  alias, 1 drivers
v000001d098bebaf0_0 .net "EX2_memread", 0 0, v000001d098be2300_0;  alias, 1 drivers
v000001d098beb870_0 .net "EX2_opcode", 11 0, v000001d098be2620_0;  alias, 1 drivers
v000001d098beb910_0 .net "EX2_rd_ind", 4 0, v000001d098be2760_0;  alias, 1 drivers
v000001d098becf90_0 .net "EX2_rd_indzero", 0 0, v000001d098be2d00_0;  alias, 1 drivers
v000001d098beb9b0_0 .net "ID_EX1_flush", 0 0, v000001d098be6a50_0;  alias, 1 drivers
v000001d098bec630_0 .net "ID_EX2_flush", 0 0, v000001d098be6ff0_0;  alias, 1 drivers
v000001d098becd10_0 .net "ID_is_beq", 0 0, L_000001d098c11350;  alias, 1 drivers
v000001d098beddf0_0 .net "ID_is_bne", 0 0, L_000001d098c112b0;  alias, 1 drivers
v000001d098bed030_0 .net "ID_is_j", 0 0, L_000001d098c14050;  alias, 1 drivers
v000001d098bec810_0 .net "ID_is_jal", 0 0, L_000001d098c136f0;  alias, 1 drivers
v000001d098bec950_0 .net "ID_is_jr", 0 0, L_000001d098c10ef0;  alias, 1 drivers
v000001d098bebf50_0 .net "ID_opcode", 11 0, v000001d098c01be0_0;  alias, 1 drivers
v000001d098beba50_0 .net "ID_rs1_ind", 4 0, v000001d098c002e0_0;  alias, 1 drivers
v000001d098bec450_0 .net "ID_rs2_ind", 4 0, v000001d098c00380_0;  alias, 1 drivers
v000001d098bed7b0_0 .net "IF_ID_flush", 0 0, v000001d098bea970_0;  alias, 1 drivers
v000001d098bed850_0 .net "IF_ID_write", 0 0, v000001d098be9c50_0;  alias, 1 drivers
v000001d098bebc30_0 .net "PC_src", 2 0, L_000001d098c0ff50;  alias, 1 drivers
v000001d098bed0d0_0 .net "PFC_to_EX", 31 0, L_000001d098c11990;  alias, 1 drivers
v000001d098bebb90_0 .net "PFC_to_IF", 31 0, L_000001d098c10bd0;  alias, 1 drivers
v000001d098bec1d0_0 .net "WB_rd_ind", 4 0, v000001d098bfc500_0;  alias, 1 drivers
v000001d098bebcd0_0 .net "Wrong_prediction", 0 0, L_000001d098c2d440;  alias, 1 drivers
v000001d098bed2b0_0 .net *"_ivl_11", 0 0, L_000001d098c160e0;  1 drivers
v000001d098bebeb0_0 .net *"_ivl_13", 9 0, L_000001d098c104f0;  1 drivers
v000001d098bec9f0_0 .net *"_ivl_15", 9 0, L_000001d098c0fc30;  1 drivers
v000001d098bebd70_0 .net *"_ivl_16", 9 0, L_000001d098c10770;  1 drivers
v000001d098bed350_0 .net *"_ivl_19", 9 0, L_000001d098c11f30;  1 drivers
v000001d098bed490_0 .net *"_ivl_20", 9 0, L_000001d098c11a30;  1 drivers
v000001d098bec8b0_0 .net *"_ivl_25", 0 0, L_000001d098c161c0;  1 drivers
v000001d098bebe10_0 .net *"_ivl_27", 0 0, L_000001d098c16620;  1 drivers
v000001d098bebff0_0 .net *"_ivl_29", 9 0, L_000001d098c109f0;  1 drivers
v000001d098bec090_0 .net *"_ivl_3", 0 0, L_000001d098c15b30;  1 drivers
L_000001d098c301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001d098bed990_0 .net/2u *"_ivl_30", 9 0, L_000001d098c301f0;  1 drivers
v000001d098bec6d0_0 .net *"_ivl_32", 9 0, L_000001d098c11030;  1 drivers
v000001d098beca90_0 .net *"_ivl_35", 9 0, L_000001d098c118f0;  1 drivers
v000001d098beda30_0 .net *"_ivl_37", 9 0, L_000001d098c10590;  1 drivers
v000001d098bec130_0 .net *"_ivl_38", 9 0, L_000001d098c12110;  1 drivers
v000001d098becb30_0 .net *"_ivl_40", 9 0, L_000001d098c12250;  1 drivers
L_000001d098c30238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098bec310_0 .net/2s *"_ivl_45", 21 0, L_000001d098c30238;  1 drivers
L_000001d098c30280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098bec4f0_0 .net/2s *"_ivl_50", 21 0, L_000001d098c30280;  1 drivers
v000001d098bedad0_0 .net *"_ivl_9", 0 0, L_000001d098c15e40;  1 drivers
v000001d098bed170_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098bec770_0 .net "forward_to_B", 31 0, L_000001d098c121b0;  alias, 1 drivers
v000001d098becbd0_0 .net "imm", 31 0, v000001d098beb410_0;  1 drivers
v000001d098bedb70_0 .net "inst", 31 0, v000001d098bee610_0;  alias, 1 drivers
v000001d098becc70_0 .net "is_branch_and_taken", 0 0, L_000001d098c15d60;  alias, 1 drivers
v000001d098becdb0_0 .net "is_oper2_immed", 0 0, L_000001d098c15a50;  alias, 1 drivers
v000001d098bed210_0 .net "mem_read", 0 0, L_000001d098c14370;  alias, 1 drivers
v000001d098bed3f0_0 .net "mem_write", 0 0, L_000001d098c12890;  alias, 1 drivers
v000001d098bee110_0 .net "pc", 31 0, v000001d098bedfd0_0;  alias, 1 drivers
v000001d098bee070_0 .net "pc_write", 0 0, v000001d098be9cf0_0;  alias, 1 drivers
v000001d098bee1b0_0 .net "predicted", 0 0, L_000001d098c169a0;  1 drivers
v000001d098bee2f0_0 .net "predicted_to_EX", 0 0, v000001d098be8670_0;  alias, 1 drivers
v000001d098bee390_0 .net "reg_write", 0 0, L_000001d098c13bf0;  alias, 1 drivers
v000001d098bee250_0 .net "reg_write_from_wb", 0 0, v000001d098bfcd20_0;  alias, 1 drivers
v000001d098bee430_0 .net "rs1", 31 0, v000001d098bec590_0;  alias, 1 drivers
v000001d098bee4d0_0 .net "rs2", 31 0, v000001d098bec3b0_0;  alias, 1 drivers
v000001d098bee570_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
v000001d098bee6b0_0 .net "wr_reg_data", 31 0, L_000001d098c2d520;  alias, 1 drivers
L_000001d098c121b0 .functor MUXZ 32, v000001d098bec3b0_0, v000001d098beb410_0, L_000001d098c15a50, C4<>;
L_000001d098c104f0 .part v000001d098bedfd0_0, 0, 10;
L_000001d098c0fc30 .part v000001d098bee610_0, 0, 10;
L_000001d098c10770 .arith/sum 10, L_000001d098c104f0, L_000001d098c0fc30;
L_000001d098c11f30 .part v000001d098bee610_0, 0, 10;
L_000001d098c11a30 .functor MUXZ 10, L_000001d098c11f30, L_000001d098c10770, L_000001d098c160e0, C4<>;
L_000001d098c109f0 .part v000001d098bedfd0_0, 0, 10;
L_000001d098c11030 .arith/sum 10, L_000001d098c109f0, L_000001d098c301f0;
L_000001d098c118f0 .part v000001d098bedfd0_0, 0, 10;
L_000001d098c10590 .part v000001d098bee610_0, 0, 10;
L_000001d098c12110 .arith/sum 10, L_000001d098c118f0, L_000001d098c10590;
L_000001d098c12250 .functor MUXZ 10, L_000001d098c12110, L_000001d098c11030, L_000001d098c16620, C4<>;
L_000001d098c10bd0 .concat8 [ 10 22 0 0], L_000001d098c11a30, L_000001d098c30238;
L_000001d098c11990 .concat8 [ 10 22 0 0], L_000001d098c12250, L_000001d098c30280;
S_000001d098be1730 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001d098bdffc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001d098beed00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098beed38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098beed70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098beeda8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098beede0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098beee18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098beee50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098beee88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098beeec0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098beeef8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098beef30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098beef68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098beefa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098beefd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098bef010 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098bef048 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098bef080 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098bef0b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098bef0f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098bef128 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098bef160 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098bef198 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098bef1d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098bef208 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098bef240 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d098c16850 .functor OR 1, L_000001d098c169a0, L_000001d098c10d10, C4<0>, C4<0>;
L_000001d098c16700 .functor OR 1, L_000001d098c16850, L_000001d098c11170, C4<0>, C4<0>;
v000001d098be6b90_0 .net "EX1_opcode", 11 0, v000001d098be58c0_0;  alias, 1 drivers
v000001d098be8e90_0 .net "EX2_opcode", 11 0, v000001d098be2620_0;  alias, 1 drivers
v000001d098be8490_0 .net "ID_opcode", 11 0, v000001d098c01be0_0;  alias, 1 drivers
v000001d098be76d0_0 .net "PC_src", 2 0, L_000001d098c0ff50;  alias, 1 drivers
v000001d098be8530_0 .net "Wrong_prediction", 0 0, L_000001d098c2d440;  alias, 1 drivers
L_000001d098c303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d098be7f90_0 .net/2u *"_ivl_0", 2 0, L_000001d098c303e8;  1 drivers
v000001d098be6c30_0 .net *"_ivl_10", 0 0, L_000001d098c0fcd0;  1 drivers
L_000001d098c30508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d098be80d0_0 .net/2u *"_ivl_12", 2 0, L_000001d098c30508;  1 drivers
L_000001d098c30550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d098be8df0_0 .net/2u *"_ivl_14", 11 0, L_000001d098c30550;  1 drivers
v000001d098be8850_0 .net *"_ivl_16", 0 0, L_000001d098c10d10;  1 drivers
v000001d098be79f0_0 .net *"_ivl_19", 0 0, L_000001d098c16850;  1 drivers
L_000001d098c30430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001d098be7ef0_0 .net/2u *"_ivl_2", 11 0, L_000001d098c30430;  1 drivers
L_000001d098c30598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d098be7bd0_0 .net/2u *"_ivl_20", 11 0, L_000001d098c30598;  1 drivers
v000001d098be83f0_0 .net *"_ivl_22", 0 0, L_000001d098c11170;  1 drivers
v000001d098be7310_0 .net *"_ivl_25", 0 0, L_000001d098c16700;  1 drivers
L_000001d098c305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d098be71d0_0 .net/2u *"_ivl_26", 2 0, L_000001d098c305e0;  1 drivers
L_000001d098c30628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d098be6cd0_0 .net/2u *"_ivl_28", 2 0, L_000001d098c30628;  1 drivers
v000001d098be6870_0 .net *"_ivl_30", 2 0, L_000001d098c0fe10;  1 drivers
v000001d098be6e10_0 .net *"_ivl_32", 2 0, L_000001d098c0feb0;  1 drivers
v000001d098be7c70_0 .net *"_ivl_34", 2 0, L_000001d098c11490;  1 drivers
v000001d098be88f0_0 .net *"_ivl_4", 0 0, L_000001d098c11ad0;  1 drivers
L_000001d098c30478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d098be8990_0 .net/2u *"_ivl_6", 2 0, L_000001d098c30478;  1 drivers
L_000001d098c304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d098be7810_0 .net/2u *"_ivl_8", 11 0, L_000001d098c304c0;  1 drivers
v000001d098be6eb0_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098be7770_0 .net "predicted", 0 0, L_000001d098c169a0;  alias, 1 drivers
v000001d098be6f50_0 .net "predicted_to_EX", 0 0, v000001d098be8670_0;  alias, 1 drivers
v000001d098be8ad0_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
v000001d098be78b0_0 .net "state", 1 0, v000001d098be82b0_0;  1 drivers
L_000001d098c11ad0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30430;
L_000001d098c0fcd0 .cmp/eq 12, v000001d098be58c0_0, L_000001d098c304c0;
L_000001d098c10d10 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30550;
L_000001d098c11170 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30598;
L_000001d098c0fe10 .functor MUXZ 3, L_000001d098c30628, L_000001d098c305e0, L_000001d098c16700, C4<>;
L_000001d098c0feb0 .functor MUXZ 3, L_000001d098c0fe10, L_000001d098c30508, L_000001d098c0fcd0, C4<>;
L_000001d098c11490 .functor MUXZ 3, L_000001d098c0feb0, L_000001d098c30478, L_000001d098c11ad0, C4<>;
L_000001d098c0ff50 .functor MUXZ 3, L_000001d098c11490, L_000001d098c303e8, L_000001d098c2d440, C4<>;
S_000001d098be0f60 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001d098be1730;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001d098bef280 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098bef2b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098bef2f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098bef328 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098bef360 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098bef398 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098bef3d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098bef408 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098bef440 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098bef478 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098bef4b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098bef4e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098bef520 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098bef558 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098bef590 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098bef5c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098bef600 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098bef638 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098bef670 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098bef6a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098bef6e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098bef718 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098bef750 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098bef788 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098bef7c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d098c15f20 .functor OR 1, L_000001d098c122f0, L_000001d098c10630, C4<0>, C4<0>;
L_000001d098c15820 .functor OR 1, L_000001d098c106d0, L_000001d098c110d0, C4<0>, C4<0>;
L_000001d098c15510 .functor AND 1, L_000001d098c15f20, L_000001d098c15820, C4<1>, C4<1>;
L_000001d098c16930 .functor NOT 1, L_000001d098c15510, C4<0>, C4<0>, C4<0>;
L_000001d098c15430 .functor OR 1, v000001d098c0f730_0, L_000001d098c16930, C4<0>, C4<0>;
L_000001d098c169a0 .functor NOT 1, L_000001d098c15430, C4<0>, C4<0>, C4<0>;
v000001d098be6af0_0 .net "EX_opcode", 11 0, v000001d098be2620_0;  alias, 1 drivers
v000001d098be85d0_0 .net "ID_opcode", 11 0, v000001d098c01be0_0;  alias, 1 drivers
v000001d098be7e50_0 .net "Wrong_prediction", 0 0, L_000001d098c2d440;  alias, 1 drivers
L_000001d098c302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d098be8a30_0 .net/2u *"_ivl_0", 11 0, L_000001d098c302c8;  1 drivers
L_000001d098c30358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d098be7590_0 .net/2u *"_ivl_10", 1 0, L_000001d098c30358;  1 drivers
v000001d098be73b0_0 .net *"_ivl_12", 0 0, L_000001d098c106d0;  1 drivers
L_000001d098c303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001d098be8210_0 .net/2u *"_ivl_14", 1 0, L_000001d098c303a0;  1 drivers
v000001d098be8d50_0 .net *"_ivl_16", 0 0, L_000001d098c110d0;  1 drivers
v000001d098be87b0_0 .net *"_ivl_19", 0 0, L_000001d098c15820;  1 drivers
v000001d098be6d70_0 .net *"_ivl_2", 0 0, L_000001d098c122f0;  1 drivers
v000001d098be8b70_0 .net *"_ivl_21", 0 0, L_000001d098c15510;  1 drivers
v000001d098be7270_0 .net *"_ivl_22", 0 0, L_000001d098c16930;  1 drivers
v000001d098be8170_0 .net *"_ivl_25", 0 0, L_000001d098c15430;  1 drivers
L_000001d098c30310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d098be8710_0 .net/2u *"_ivl_4", 11 0, L_000001d098c30310;  1 drivers
v000001d098be74f0_0 .net *"_ivl_6", 0 0, L_000001d098c10630;  1 drivers
v000001d098be8350_0 .net *"_ivl_9", 0 0, L_000001d098c15f20;  1 drivers
v000001d098be67d0_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098be7450_0 .net "predicted", 0 0, L_000001d098c169a0;  alias, 1 drivers
v000001d098be8670_0 .var "predicted_to_EX", 0 0;
v000001d098be8030_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
v000001d098be82b0_0 .var "state", 1 0;
E_000001d098b5aeb0 .event posedge, v000001d098be67d0_0, v000001d098bd32c0_0;
L_000001d098c122f0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c302c8;
L_000001d098c10630 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30310;
L_000001d098c106d0 .cmp/eq 2, v000001d098be82b0_0, L_000001d098c30358;
L_000001d098c110d0 .cmp/eq 2, v000001d098be82b0_0, L_000001d098c303a0;
S_000001d098be02e0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001d098bdffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001d098bf9820 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098bf9858 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098bf9890 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098bf98c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098bf9900 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098bf9938 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098bf9970 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098bf99a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098bf99e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098bf9a18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098bf9a50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098bf9a88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098bf9ac0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098bf9af8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098bf9b30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098bf9b68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098bf9ba0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098bf9bd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098bf9c10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098bf9c48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098bf9c80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098bf9cb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098bf9cf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098bf9d28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098bf9d60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d098be8c10_0 .net "EX1_memread", 0 0, v000001d098be4560_0;  alias, 1 drivers
v000001d098be7a90_0 .net "EX1_rd_ind", 4 0, v000001d098be46a0_0;  alias, 1 drivers
v000001d098be8cb0_0 .net "EX1_rd_indzero", 0 0, v000001d098be4740_0;  alias, 1 drivers
v000001d098be6910_0 .net "EX2_memread", 0 0, v000001d098be2300_0;  alias, 1 drivers
v000001d098be69b0_0 .net "EX2_rd_ind", 4 0, v000001d098be2760_0;  alias, 1 drivers
v000001d098be7950_0 .net "EX2_rd_indzero", 0 0, v000001d098be2d00_0;  alias, 1 drivers
v000001d098be6a50_0 .var "ID_EX1_flush", 0 0;
v000001d098be6ff0_0 .var "ID_EX2_flush", 0 0;
v000001d098be7090_0 .net "ID_opcode", 11 0, v000001d098c01be0_0;  alias, 1 drivers
v000001d098be7b30_0 .net "ID_rs1_ind", 4 0, v000001d098c002e0_0;  alias, 1 drivers
v000001d098be7db0_0 .net "ID_rs2_ind", 4 0, v000001d098c00380_0;  alias, 1 drivers
v000001d098be9c50_0 .var "IF_ID_Write", 0 0;
v000001d098bea970_0 .var "IF_ID_flush", 0 0;
v000001d098be9cf0_0 .var "PC_Write", 0 0;
v000001d098beaf10_0 .net "Wrong_prediction", 0 0, L_000001d098c2d440;  alias, 1 drivers
E_000001d098b5c8b0/0 .event anyedge, v000001d098bd8c70_0, v000001d098be4560_0, v000001d098be4740_0, v000001d098be2f80_0;
E_000001d098b5c8b0/1 .event anyedge, v000001d098be46a0_0, v000001d098be4060_0, v000001d098af76d0_0, v000001d098be2d00_0;
E_000001d098b5c8b0/2 .event anyedge, v000001d098bd2fa0_0, v000001d098be3a20_0;
E_000001d098b5c8b0 .event/or E_000001d098b5c8b0/0, E_000001d098b5c8b0/1, E_000001d098b5c8b0/2;
S_000001d098be10f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001d098bdffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001d098bf9da0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098bf9dd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098bf9e10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098bf9e48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098bf9e80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098bf9eb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098bf9ef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098bf9f28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098bf9f60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098bf9f98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098bf9fd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098bfa008 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098bfa040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098bfa078 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098bfa0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098bfa0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098bfa120 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098bfa158 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098bfa190 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098bfa1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098bfa200 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098bfa238 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098bfa270 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098bfa2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098bfa2e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001d098c15890 .functor OR 1, L_000001d098c10270, L_000001d098c11210, C4<0>, C4<0>;
L_000001d098c15970 .functor OR 1, L_000001d098c15890, L_000001d098c10810, C4<0>, C4<0>;
L_000001d098c16a80 .functor OR 1, L_000001d098c15970, L_000001d098c108b0, C4<0>, C4<0>;
L_000001d098c154a0 .functor OR 1, L_000001d098c16a80, L_000001d098c10950, C4<0>, C4<0>;
L_000001d098c16b60 .functor OR 1, L_000001d098c154a0, L_000001d098c11530, C4<0>, C4<0>;
L_000001d098c159e0 .functor OR 1, L_000001d098c16b60, L_000001d098c10a90, C4<0>, C4<0>;
L_000001d098c157b0 .functor OR 1, L_000001d098c159e0, L_000001d098c10b30, C4<0>, C4<0>;
L_000001d098c15a50 .functor OR 1, L_000001d098c157b0, L_000001d098c10e50, C4<0>, C4<0>;
L_000001d098c16bd0 .functor OR 1, L_000001d098c12430, L_000001d098c129d0, C4<0>, C4<0>;
L_000001d098c15900 .functor OR 1, L_000001d098c16bd0, L_000001d098c124d0, C4<0>, C4<0>;
L_000001d098c15f90 .functor OR 1, L_000001d098c15900, L_000001d098c13970, C4<0>, C4<0>;
L_000001d098c16c40 .functor OR 1, L_000001d098c15f90, L_000001d098c13b50, C4<0>, C4<0>;
v000001d098be9bb0_0 .net "ID_opcode", 11 0, v000001d098c01be0_0;  alias, 1 drivers
L_000001d098c30670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001d098be8fd0_0 .net/2u *"_ivl_0", 11 0, L_000001d098c30670;  1 drivers
L_000001d098c30700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001d098bead30_0 .net/2u *"_ivl_10", 11 0, L_000001d098c30700;  1 drivers
L_000001d098c30bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d098beb370_0 .net/2u *"_ivl_102", 11 0, L_000001d098c30bc8;  1 drivers
L_000001d098c30c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d098beb0f0_0 .net/2u *"_ivl_106", 11 0, L_000001d098c30c10;  1 drivers
v000001d098beb050_0 .net *"_ivl_12", 0 0, L_000001d098c10810;  1 drivers
v000001d098be9750_0 .net *"_ivl_15", 0 0, L_000001d098c15970;  1 drivers
L_000001d098c30748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001d098be9d90_0 .net/2u *"_ivl_16", 11 0, L_000001d098c30748;  1 drivers
v000001d098bea650_0 .net *"_ivl_18", 0 0, L_000001d098c108b0;  1 drivers
v000001d098bea470_0 .net *"_ivl_2", 0 0, L_000001d098c10270;  1 drivers
v000001d098beac90_0 .net *"_ivl_21", 0 0, L_000001d098c16a80;  1 drivers
L_000001d098c30790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001d098beafb0_0 .net/2u *"_ivl_22", 11 0, L_000001d098c30790;  1 drivers
v000001d098beaa10_0 .net *"_ivl_24", 0 0, L_000001d098c10950;  1 drivers
v000001d098beadd0_0 .net *"_ivl_27", 0 0, L_000001d098c154a0;  1 drivers
L_000001d098c307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d098beb550_0 .net/2u *"_ivl_28", 11 0, L_000001d098c307d8;  1 drivers
v000001d098beaab0_0 .net *"_ivl_30", 0 0, L_000001d098c11530;  1 drivers
v000001d098beb4b0_0 .net *"_ivl_33", 0 0, L_000001d098c16b60;  1 drivers
L_000001d098c30820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098be92f0_0 .net/2u *"_ivl_34", 11 0, L_000001d098c30820;  1 drivers
v000001d098bea010_0 .net *"_ivl_36", 0 0, L_000001d098c10a90;  1 drivers
v000001d098bea330_0 .net *"_ivl_39", 0 0, L_000001d098c159e0;  1 drivers
L_000001d098c306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001d098beae70_0 .net/2u *"_ivl_4", 11 0, L_000001d098c306b8;  1 drivers
L_000001d098c30868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001d098be9430_0 .net/2u *"_ivl_40", 11 0, L_000001d098c30868;  1 drivers
v000001d098bea510_0 .net *"_ivl_42", 0 0, L_000001d098c10b30;  1 drivers
v000001d098beb5f0_0 .net *"_ivl_45", 0 0, L_000001d098c157b0;  1 drivers
L_000001d098c308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001d098bea790_0 .net/2u *"_ivl_46", 11 0, L_000001d098c308b0;  1 drivers
v000001d098be9390_0 .net *"_ivl_48", 0 0, L_000001d098c10e50;  1 drivers
L_000001d098c308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d098bea830_0 .net/2u *"_ivl_52", 11 0, L_000001d098c308f8;  1 drivers
L_000001d098c30940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d098beb690_0 .net/2u *"_ivl_56", 11 0, L_000001d098c30940;  1 drivers
v000001d098be9e30_0 .net *"_ivl_6", 0 0, L_000001d098c11210;  1 drivers
L_000001d098c30988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d098beb190_0 .net/2u *"_ivl_60", 11 0, L_000001d098c30988;  1 drivers
L_000001d098c309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001d098bea6f0_0 .net/2u *"_ivl_64", 11 0, L_000001d098c309d0;  1 drivers
L_000001d098c30a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d098bea3d0_0 .net/2u *"_ivl_68", 11 0, L_000001d098c30a18;  1 drivers
L_000001d098c30a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001d098bea8d0_0 .net/2u *"_ivl_72", 11 0, L_000001d098c30a60;  1 drivers
v000001d098be9ed0_0 .net *"_ivl_74", 0 0, L_000001d098c12430;  1 drivers
L_000001d098c30aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001d098be94d0_0 .net/2u *"_ivl_76", 11 0, L_000001d098c30aa8;  1 drivers
v000001d098be9570_0 .net *"_ivl_78", 0 0, L_000001d098c129d0;  1 drivers
v000001d098beb230_0 .net *"_ivl_81", 0 0, L_000001d098c16bd0;  1 drivers
L_000001d098c30af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001d098be9070_0 .net/2u *"_ivl_82", 11 0, L_000001d098c30af0;  1 drivers
v000001d098be9610_0 .net *"_ivl_84", 0 0, L_000001d098c124d0;  1 drivers
v000001d098be96b0_0 .net *"_ivl_87", 0 0, L_000001d098c15900;  1 drivers
L_000001d098c30b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001d098bea1f0_0 .net/2u *"_ivl_88", 11 0, L_000001d098c30b38;  1 drivers
v000001d098be97f0_0 .net *"_ivl_9", 0 0, L_000001d098c15890;  1 drivers
v000001d098be9f70_0 .net *"_ivl_90", 0 0, L_000001d098c13970;  1 drivers
v000001d098bea0b0_0 .net *"_ivl_93", 0 0, L_000001d098c15f90;  1 drivers
L_000001d098c30b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001d098be9110_0 .net/2u *"_ivl_94", 11 0, L_000001d098c30b80;  1 drivers
v000001d098be9b10_0 .net *"_ivl_96", 0 0, L_000001d098c13b50;  1 drivers
v000001d098be9890_0 .net *"_ivl_99", 0 0, L_000001d098c16c40;  1 drivers
v000001d098beb2d0_0 .net "is_beq", 0 0, L_000001d098c11350;  alias, 1 drivers
v000001d098bea150_0 .net "is_bne", 0 0, L_000001d098c112b0;  alias, 1 drivers
v000001d098bea5b0_0 .net "is_j", 0 0, L_000001d098c14050;  alias, 1 drivers
v000001d098bea290_0 .net "is_jal", 0 0, L_000001d098c136f0;  alias, 1 drivers
v000001d098be9930_0 .net "is_jr", 0 0, L_000001d098c10ef0;  alias, 1 drivers
v000001d098beab50_0 .net "is_oper2_immed", 0 0, L_000001d098c15a50;  alias, 1 drivers
v000001d098beb730_0 .net "memread", 0 0, L_000001d098c14370;  alias, 1 drivers
v000001d098be99d0_0 .net "memwrite", 0 0, L_000001d098c12890;  alias, 1 drivers
v000001d098be91b0_0 .net "regwrite", 0 0, L_000001d098c13bf0;  alias, 1 drivers
L_000001d098c10270 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30670;
L_000001d098c11210 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c306b8;
L_000001d098c10810 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30700;
L_000001d098c108b0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30748;
L_000001d098c10950 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30790;
L_000001d098c11530 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c307d8;
L_000001d098c10a90 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30820;
L_000001d098c10b30 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30868;
L_000001d098c10e50 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c308b0;
L_000001d098c11350 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c308f8;
L_000001d098c112b0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30940;
L_000001d098c10ef0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30988;
L_000001d098c136f0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c309d0;
L_000001d098c14050 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30a18;
L_000001d098c12430 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30a60;
L_000001d098c129d0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30aa8;
L_000001d098c124d0 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30af0;
L_000001d098c13970 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30b38;
L_000001d098c13b50 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30b80;
L_000001d098c13bf0 .reduce/nor L_000001d098c16c40;
L_000001d098c14370 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30bc8;
L_000001d098c12890 .cmp/eq 12, v000001d098c01be0_0, L_000001d098c30c10;
S_000001d098be0ab0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001d098bdffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001d098bfa320 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098bfa358 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098bfa390 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098bfa3c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098bfa400 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098bfa438 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098bfa470 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098bfa4a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098bfa4e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098bfa518 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098bfa550 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098bfa588 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098bfa5c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098bfa5f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098bfa630 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098bfa668 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098bfa6a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098bfa6d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098bfa710 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098bfa748 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098bfa780 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098bfa7b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098bfa7f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098bfa828 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098bfa860 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d098beb410_0 .var "Immed", 31 0;
v000001d098beabf0_0 .net "Inst", 31 0, v000001d098bee610_0;  alias, 1 drivers
v000001d098be9250_0 .net "opcode", 11 0, v000001d098c01be0_0;  alias, 1 drivers
E_000001d098b5c5b0 .event anyedge, v000001d098be3a20_0, v000001d098beabf0_0;
S_000001d098be0dd0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001d098bdffc0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001d098bec590_0 .var "Read_data1", 31 0;
v000001d098bec3b0_0 .var "Read_data2", 31 0;
v000001d098beb7d0_0 .net "Read_reg1", 4 0, v000001d098c002e0_0;  alias, 1 drivers
v000001d098bed530_0 .net "Read_reg2", 4 0, v000001d098c00380_0;  alias, 1 drivers
v000001d098bedcb0_0 .net "Write_data", 31 0, L_000001d098c2d520;  alias, 1 drivers
v000001d098bed8f0_0 .net "Write_en", 0 0, v000001d098bfcd20_0;  alias, 1 drivers
v000001d098bece50_0 .net "Write_reg", 4 0, v000001d098bfc500_0;  alias, 1 drivers
v000001d098bed710_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098bed5d0_0 .var/i "i", 31 0;
v000001d098becef0 .array "reg_file", 0 31, 31 0;
v000001d098bec270_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
E_000001d098b5c4f0 .event posedge, v000001d098be67d0_0;
S_000001d098be1280 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001d098be0dd0;
 .timescale 0 0;
v000001d098bedf30_0 .var/i "i", 31 0;
S_000001d098be1410 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001d098bfa8a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098bfa8d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098bfa910 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098bfa948 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098bfa980 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098bfa9b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098bfa9f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098bfaa28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098bfaa60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098bfaa98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098bfaad0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098bfab08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098bfab40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098bfab78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098bfabb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098bfabe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098bfac20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098bfac58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098bfac90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098bfacc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098bfad00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098bfad38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098bfad70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098bfada8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098bfade0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d098bee610_0 .var "ID_INST", 31 0;
v000001d098bedfd0_0 .var "ID_PC", 31 0;
v000001d098c01be0_0 .var "ID_opcode", 11 0;
v000001d098c01820_0 .var "ID_rd_ind", 4 0;
v000001d098c002e0_0 .var "ID_rs1_ind", 4 0;
v000001d098c00380_0 .var "ID_rs2_ind", 4 0;
v000001d098c009c0_0 .net "IF_FLUSH", 0 0, v000001d098bea970_0;  alias, 1 drivers
v000001d098c00880_0 .net "IF_INST", 31 0, L_000001d098c15dd0;  alias, 1 drivers
v000001d098c00420_0 .net "IF_PC", 31 0, v000001d098c01d20_0;  alias, 1 drivers
v000001d098c00560_0 .net "clk", 0 0, L_000001d098c15cf0;  1 drivers
v000001d098c01a00_0 .net "if_id_Write", 0 0, v000001d098be9c50_0;  alias, 1 drivers
v000001d098c004c0_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
E_000001d098b5c170 .event posedge, v000001d098bd32c0_0, v000001d098c00560_0;
S_000001d098bdfca0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001d098bfc8c0_0 .net "EX1_PFC", 31 0, L_000001d098c149b0;  alias, 1 drivers
v000001d098bfd2c0_0 .net "EX2_PFC", 31 0, v000001d098be1f40_0;  alias, 1 drivers
v000001d098bfc820_0 .net "ID_PFC", 31 0, L_000001d098c10bd0;  alias, 1 drivers
v000001d098bfd400_0 .net "PC_src", 2 0, L_000001d098c0ff50;  alias, 1 drivers
v000001d098bfb600_0 .net "PC_write", 0 0, v000001d098be9cf0_0;  alias, 1 drivers
L_000001d098c30088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d098bfbec0_0 .net/2u *"_ivl_0", 31 0, L_000001d098c30088;  1 drivers
v000001d098bfbc40_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098bfc000_0 .net "inst", 31 0, L_000001d098c15dd0;  alias, 1 drivers
v000001d098bfbce0_0 .net "inst_mem_in", 31 0, v000001d098c01d20_0;  alias, 1 drivers
v000001d098bfb2e0_0 .net "pc_reg_in", 31 0, L_000001d098c15740;  1 drivers
v000001d098bfbd80_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
L_000001d098c10310 .arith/sum 32, v000001d098c01d20_0, L_000001d098c30088;
S_000001d098be0150 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001d098bdfca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001d098c15dd0 .functor BUFZ 32, L_000001d098c10c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d098c013c0_0 .net "Data_Out", 31 0, L_000001d098c15dd0;  alias, 1 drivers
v000001d098c006a0 .array "InstMem", 0 1023, 31 0;
v000001d098c01aa0_0 .net *"_ivl_0", 31 0, L_000001d098c10c70;  1 drivers
v000001d098c015a0_0 .net *"_ivl_3", 9 0, L_000001d098c11d50;  1 drivers
v000001d098c010a0_0 .net *"_ivl_4", 11 0, L_000001d098c11e90;  1 drivers
L_000001d098c301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d098c02040_0 .net *"_ivl_7", 1 0, L_000001d098c301a8;  1 drivers
v000001d098c01b40_0 .net "addr", 31 0, v000001d098c01d20_0;  alias, 1 drivers
v000001d098c011e0_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098c01c80_0 .var/i "i", 31 0;
L_000001d098c10c70 .array/port v000001d098c006a0, L_000001d098c11e90;
L_000001d098c11d50 .part v000001d098c01d20_0, 0, 10;
L_000001d098c11e90 .concat [ 10 2 0 0], L_000001d098c11d50, L_000001d098c301a8;
S_000001d098be0470 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001d098bdfca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001d098b5bc30 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001d098c00740_0 .net "DataIn", 31 0, L_000001d098c15740;  alias, 1 drivers
v000001d098c01d20_0 .var "DataOut", 31 0;
v000001d098c01dc0_0 .net "PC_Write", 0 0, v000001d098be9cf0_0;  alias, 1 drivers
v000001d098c020e0_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098c01280_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
S_000001d098be0c40 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001d098bdfca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001d098b5bab0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001d098b524b0 .functor NOT 1, L_000001d098c101d0, C4<0>, C4<0>, C4<0>;
L_000001d098b52520 .functor NOT 1, L_000001d098c113f0, C4<0>, C4<0>, C4<0>;
L_000001d098b52440 .functor AND 1, L_000001d098b524b0, L_000001d098b52520, C4<1>, C4<1>;
L_000001d098b52590 .functor NOT 1, L_000001d098c0fff0, C4<0>, C4<0>, C4<0>;
L_000001d098aec9c0 .functor AND 1, L_000001d098b52440, L_000001d098b52590, C4<1>, C4<1>;
L_000001d098aec560 .functor AND 32, L_000001d098c11c10, L_000001d098c10310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098aecb10 .functor NOT 1, L_000001d098c103b0, C4<0>, C4<0>, C4<0>;
L_000001d098aeccd0 .functor NOT 1, L_000001d098c11710, C4<0>, C4<0>, C4<0>;
L_000001d098c15eb0 .functor AND 1, L_000001d098aecb10, L_000001d098aeccd0, C4<1>, C4<1>;
L_000001d098c15ba0 .functor AND 1, L_000001d098c15eb0, L_000001d098c10090, C4<1>, C4<1>;
L_000001d098c16d20 .functor AND 32, L_000001d098c10f90, L_000001d098c10bd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c16af0 .functor OR 32, L_000001d098aec560, L_000001d098c16d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c15c10 .functor NOT 1, L_000001d098c117b0, C4<0>, C4<0>, C4<0>;
L_000001d098c16690 .functor AND 1, L_000001d098c15c10, L_000001d098c11b70, C4<1>, C4<1>;
L_000001d098c16e00 .functor NOT 1, L_000001d098c11cb0, C4<0>, C4<0>, C4<0>;
L_000001d098c16fc0 .functor AND 1, L_000001d098c16690, L_000001d098c16e00, C4<1>, C4<1>;
L_000001d098c16e70 .functor AND 32, L_000001d098c12390, v000001d098c01d20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c156d0 .functor OR 32, L_000001d098c16af0, L_000001d098c16e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c16460 .functor NOT 1, L_000001d098c12070, C4<0>, C4<0>, C4<0>;
L_000001d098c16540 .functor AND 1, L_000001d098c16460, L_000001d098c10130, C4<1>, C4<1>;
L_000001d098c167e0 .functor AND 1, L_000001d098c16540, L_000001d098c115d0, C4<1>, C4<1>;
L_000001d098c168c0 .functor AND 32, L_000001d098c10db0, L_000001d098c149b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c16000 .functor OR 32, L_000001d098c156d0, L_000001d098c168c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d098c15ac0 .functor NOT 1, L_000001d098c10450, C4<0>, C4<0>, C4<0>;
L_000001d098c15c80 .functor AND 1, L_000001d098c0fd70, L_000001d098c15ac0, C4<1>, C4<1>;
L_000001d098c165b0 .functor NOT 1, L_000001d098c11850, C4<0>, C4<0>, C4<0>;
L_000001d098c164d0 .functor AND 1, L_000001d098c15c80, L_000001d098c165b0, C4<1>, C4<1>;
L_000001d098c16a10 .functor AND 32, L_000001d098c11df0, v000001d098be1f40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c15740 .functor OR 32, L_000001d098c16000, L_000001d098c16a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d098c01000_0 .net *"_ivl_1", 0 0, L_000001d098c101d0;  1 drivers
v000001d098c01320_0 .net *"_ivl_11", 0 0, L_000001d098c0fff0;  1 drivers
v000001d098c007e0_0 .net *"_ivl_12", 0 0, L_000001d098b52590;  1 drivers
v000001d098c00ec0_0 .net *"_ivl_14", 0 0, L_000001d098aec9c0;  1 drivers
v000001d098c00920_0 .net *"_ivl_16", 31 0, L_000001d098c11c10;  1 drivers
v000001d098c00a60_0 .net *"_ivl_18", 31 0, L_000001d098aec560;  1 drivers
v000001d098c00b00_0 .net *"_ivl_2", 0 0, L_000001d098b524b0;  1 drivers
v000001d098c01460_0 .net *"_ivl_21", 0 0, L_000001d098c103b0;  1 drivers
v000001d098c00f60_0 .net *"_ivl_22", 0 0, L_000001d098aecb10;  1 drivers
v000001d098c01e60_0 .net *"_ivl_25", 0 0, L_000001d098c11710;  1 drivers
v000001d098c00ba0_0 .net *"_ivl_26", 0 0, L_000001d098aeccd0;  1 drivers
v000001d098c01640_0 .net *"_ivl_28", 0 0, L_000001d098c15eb0;  1 drivers
v000001d098bffe80_0 .net *"_ivl_31", 0 0, L_000001d098c10090;  1 drivers
v000001d098c01140_0 .net *"_ivl_32", 0 0, L_000001d098c15ba0;  1 drivers
v000001d098c001a0_0 .net *"_ivl_34", 31 0, L_000001d098c10f90;  1 drivers
v000001d098c01500_0 .net *"_ivl_36", 31 0, L_000001d098c16d20;  1 drivers
v000001d098c00c40_0 .net *"_ivl_38", 31 0, L_000001d098c16af0;  1 drivers
v000001d098c00ce0_0 .net *"_ivl_41", 0 0, L_000001d098c117b0;  1 drivers
v000001d098c01780_0 .net *"_ivl_42", 0 0, L_000001d098c15c10;  1 drivers
v000001d098c024a0_0 .net *"_ivl_45", 0 0, L_000001d098c11b70;  1 drivers
v000001d098c025e0_0 .net *"_ivl_46", 0 0, L_000001d098c16690;  1 drivers
v000001d098c00d80_0 .net *"_ivl_49", 0 0, L_000001d098c11cb0;  1 drivers
v000001d098c016e0_0 .net *"_ivl_5", 0 0, L_000001d098c113f0;  1 drivers
v000001d098c02180_0 .net *"_ivl_50", 0 0, L_000001d098c16e00;  1 drivers
v000001d098c00e20_0 .net *"_ivl_52", 0 0, L_000001d098c16fc0;  1 drivers
v000001d098c00240_0 .net *"_ivl_54", 31 0, L_000001d098c12390;  1 drivers
v000001d098c018c0_0 .net *"_ivl_56", 31 0, L_000001d098c16e70;  1 drivers
v000001d098c01960_0 .net *"_ivl_58", 31 0, L_000001d098c156d0;  1 drivers
v000001d098c01f00_0 .net *"_ivl_6", 0 0, L_000001d098b52520;  1 drivers
v000001d098c01fa0_0 .net *"_ivl_61", 0 0, L_000001d098c12070;  1 drivers
v000001d098c02220_0 .net *"_ivl_62", 0 0, L_000001d098c16460;  1 drivers
v000001d098c022c0_0 .net *"_ivl_65", 0 0, L_000001d098c10130;  1 drivers
v000001d098c02360_0 .net *"_ivl_66", 0 0, L_000001d098c16540;  1 drivers
v000001d098c02400_0 .net *"_ivl_69", 0 0, L_000001d098c115d0;  1 drivers
v000001d098c02540_0 .net *"_ivl_70", 0 0, L_000001d098c167e0;  1 drivers
v000001d098bfff20_0 .net *"_ivl_72", 31 0, L_000001d098c10db0;  1 drivers
v000001d098bfffc0_0 .net *"_ivl_74", 31 0, L_000001d098c168c0;  1 drivers
v000001d098c00060_0 .net *"_ivl_76", 31 0, L_000001d098c16000;  1 drivers
v000001d098c00100_0 .net *"_ivl_79", 0 0, L_000001d098c0fd70;  1 drivers
v000001d098c02b80_0 .net *"_ivl_8", 0 0, L_000001d098b52440;  1 drivers
v000001d098c02ae0_0 .net *"_ivl_81", 0 0, L_000001d098c10450;  1 drivers
v000001d098c02a40_0 .net *"_ivl_82", 0 0, L_000001d098c15ac0;  1 drivers
v000001d098c02900_0 .net *"_ivl_84", 0 0, L_000001d098c15c80;  1 drivers
v000001d098c02c20_0 .net *"_ivl_87", 0 0, L_000001d098c11850;  1 drivers
v000001d098c02cc0_0 .net *"_ivl_88", 0 0, L_000001d098c165b0;  1 drivers
v000001d098c02d60_0 .net *"_ivl_90", 0 0, L_000001d098c164d0;  1 drivers
v000001d098c02680_0 .net *"_ivl_92", 31 0, L_000001d098c11df0;  1 drivers
v000001d098c02720_0 .net *"_ivl_94", 31 0, L_000001d098c16a10;  1 drivers
v000001d098c027c0_0 .net "ina", 31 0, L_000001d098c10310;  1 drivers
v000001d098c02860_0 .net "inb", 31 0, L_000001d098c10bd0;  alias, 1 drivers
v000001d098c029a0_0 .net "inc", 31 0, v000001d098c01d20_0;  alias, 1 drivers
v000001d098bfae80_0 .net "ind", 31 0, L_000001d098c149b0;  alias, 1 drivers
v000001d098bfce60_0 .net "ine", 31 0, v000001d098be1f40_0;  alias, 1 drivers
L_000001d098c300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098bfb420_0 .net "inf", 31 0, L_000001d098c300d0;  1 drivers
L_000001d098c30118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098bfd220_0 .net "ing", 31 0, L_000001d098c30118;  1 drivers
L_000001d098c30160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d098bfafc0_0 .net "inh", 31 0, L_000001d098c30160;  1 drivers
v000001d098bfcf00_0 .net "out", 31 0, L_000001d098c15740;  alias, 1 drivers
v000001d098bfcc80_0 .net "sel", 2 0, L_000001d098c0ff50;  alias, 1 drivers
L_000001d098c101d0 .part L_000001d098c0ff50, 2, 1;
L_000001d098c113f0 .part L_000001d098c0ff50, 1, 1;
L_000001d098c0fff0 .part L_000001d098c0ff50, 0, 1;
LS_000001d098c11c10_0_0 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_0_4 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_0_8 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_0_12 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_0_16 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_0_20 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_0_24 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_0_28 .concat [ 1 1 1 1], L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0, L_000001d098aec9c0;
LS_000001d098c11c10_1_0 .concat [ 4 4 4 4], LS_000001d098c11c10_0_0, LS_000001d098c11c10_0_4, LS_000001d098c11c10_0_8, LS_000001d098c11c10_0_12;
LS_000001d098c11c10_1_4 .concat [ 4 4 4 4], LS_000001d098c11c10_0_16, LS_000001d098c11c10_0_20, LS_000001d098c11c10_0_24, LS_000001d098c11c10_0_28;
L_000001d098c11c10 .concat [ 16 16 0 0], LS_000001d098c11c10_1_0, LS_000001d098c11c10_1_4;
L_000001d098c103b0 .part L_000001d098c0ff50, 2, 1;
L_000001d098c11710 .part L_000001d098c0ff50, 1, 1;
L_000001d098c10090 .part L_000001d098c0ff50, 0, 1;
LS_000001d098c10f90_0_0 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_0_4 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_0_8 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_0_12 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_0_16 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_0_20 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_0_24 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_0_28 .concat [ 1 1 1 1], L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0, L_000001d098c15ba0;
LS_000001d098c10f90_1_0 .concat [ 4 4 4 4], LS_000001d098c10f90_0_0, LS_000001d098c10f90_0_4, LS_000001d098c10f90_0_8, LS_000001d098c10f90_0_12;
LS_000001d098c10f90_1_4 .concat [ 4 4 4 4], LS_000001d098c10f90_0_16, LS_000001d098c10f90_0_20, LS_000001d098c10f90_0_24, LS_000001d098c10f90_0_28;
L_000001d098c10f90 .concat [ 16 16 0 0], LS_000001d098c10f90_1_0, LS_000001d098c10f90_1_4;
L_000001d098c117b0 .part L_000001d098c0ff50, 2, 1;
L_000001d098c11b70 .part L_000001d098c0ff50, 1, 1;
L_000001d098c11cb0 .part L_000001d098c0ff50, 0, 1;
LS_000001d098c12390_0_0 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_0_4 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_0_8 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_0_12 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_0_16 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_0_20 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_0_24 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_0_28 .concat [ 1 1 1 1], L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0, L_000001d098c16fc0;
LS_000001d098c12390_1_0 .concat [ 4 4 4 4], LS_000001d098c12390_0_0, LS_000001d098c12390_0_4, LS_000001d098c12390_0_8, LS_000001d098c12390_0_12;
LS_000001d098c12390_1_4 .concat [ 4 4 4 4], LS_000001d098c12390_0_16, LS_000001d098c12390_0_20, LS_000001d098c12390_0_24, LS_000001d098c12390_0_28;
L_000001d098c12390 .concat [ 16 16 0 0], LS_000001d098c12390_1_0, LS_000001d098c12390_1_4;
L_000001d098c12070 .part L_000001d098c0ff50, 2, 1;
L_000001d098c10130 .part L_000001d098c0ff50, 1, 1;
L_000001d098c115d0 .part L_000001d098c0ff50, 0, 1;
LS_000001d098c10db0_0_0 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_0_4 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_0_8 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_0_12 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_0_16 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_0_20 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_0_24 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_0_28 .concat [ 1 1 1 1], L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0, L_000001d098c167e0;
LS_000001d098c10db0_1_0 .concat [ 4 4 4 4], LS_000001d098c10db0_0_0, LS_000001d098c10db0_0_4, LS_000001d098c10db0_0_8, LS_000001d098c10db0_0_12;
LS_000001d098c10db0_1_4 .concat [ 4 4 4 4], LS_000001d098c10db0_0_16, LS_000001d098c10db0_0_20, LS_000001d098c10db0_0_24, LS_000001d098c10db0_0_28;
L_000001d098c10db0 .concat [ 16 16 0 0], LS_000001d098c10db0_1_0, LS_000001d098c10db0_1_4;
L_000001d098c0fd70 .part L_000001d098c0ff50, 2, 1;
L_000001d098c10450 .part L_000001d098c0ff50, 1, 1;
L_000001d098c11850 .part L_000001d098c0ff50, 0, 1;
LS_000001d098c11df0_0_0 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_0_4 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_0_8 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_0_12 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_0_16 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_0_20 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_0_24 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_0_28 .concat [ 1 1 1 1], L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0, L_000001d098c164d0;
LS_000001d098c11df0_1_0 .concat [ 4 4 4 4], LS_000001d098c11df0_0_0, LS_000001d098c11df0_0_4, LS_000001d098c11df0_0_8, LS_000001d098c11df0_0_12;
LS_000001d098c11df0_1_4 .concat [ 4 4 4 4], LS_000001d098c11df0_0_16, LS_000001d098c11df0_0_20, LS_000001d098c11df0_0_24, LS_000001d098c11df0_0_28;
L_000001d098c11df0 .concat [ 16 16 0 0], LS_000001d098c11df0_1_0, LS_000001d098c11df0_1_4;
S_000001d098be18c0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001d098bfc460_0 .net "Write_Data", 31 0, v000001d098bd4800_0;  alias, 1 drivers
v000001d098bfc140_0 .net "addr", 31 0, v000001d098bd3680_0;  alias, 1 drivers
v000001d098bfc0a0_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098bfcfa0_0 .net "mem_out", 31 0, v000001d098bfb060_0;  alias, 1 drivers
v000001d098bfbf60_0 .net "mem_read", 0 0, v000001d098bd4300_0;  alias, 1 drivers
v000001d098bfaf20_0 .net "mem_write", 0 0, v000001d098bd4580_0;  alias, 1 drivers
S_000001d098be1a50 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001d098be18c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001d098bfc3c0 .array "DataMem", 1023 0, 31 0;
v000001d098bfb380_0 .net "Data_In", 31 0, v000001d098bd4800_0;  alias, 1 drivers
v000001d098bfb060_0 .var "Data_Out", 31 0;
v000001d098bfc960_0 .net "Write_en", 0 0, v000001d098bd4580_0;  alias, 1 drivers
v000001d098bfcaa0_0 .net "addr", 31 0, v000001d098bd3680_0;  alias, 1 drivers
v000001d098bfc640_0 .net "clk", 0 0, L_000001d098b51870;  alias, 1 drivers
v000001d098bfbe20_0 .var/i "i", 31 0;
S_000001d098be0600 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001d098c0ce50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001d098c0ce88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001d098c0cec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001d098c0cef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001d098c0cf30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001d098c0cf68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001d098c0cfa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001d098c0cfd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001d098c0d010 .param/l "j" 0 9 19, C4<000010000000>;
P_000001d098c0d048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001d098c0d080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001d098c0d0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001d098c0d0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001d098c0d128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001d098c0d160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001d098c0d198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001d098c0d1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001d098c0d208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001d098c0d240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001d098c0d278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001d098c0d2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001d098c0d2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001d098c0d320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001d098c0d358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001d098c0d390 .param/l "xori" 0 9 12, C4<001110000000>;
v000001d098bfca00_0 .net "MEM_ALU_OUT", 31 0, v000001d098bd3680_0;  alias, 1 drivers
v000001d098bfb100_0 .net "MEM_Data_mem_out", 31 0, v000001d098bfb060_0;  alias, 1 drivers
v000001d098bfcb40_0 .net "MEM_memread", 0 0, v000001d098bd4300_0;  alias, 1 drivers
v000001d098bfc1e0_0 .net "MEM_opcode", 11 0, v000001d098bd39a0_0;  alias, 1 drivers
v000001d098bfb4c0_0 .net "MEM_rd_ind", 4 0, v000001d098bd3ae0_0;  alias, 1 drivers
v000001d098bfc280_0 .net "MEM_rd_indzero", 0 0, v000001d098bd46c0_0;  alias, 1 drivers
v000001d098bfb1a0_0 .net "MEM_regwrite", 0 0, v000001d098bd2dc0_0;  alias, 1 drivers
v000001d098bfb240_0 .var "WB_ALU_OUT", 31 0;
v000001d098bfb6a0_0 .var "WB_Data_mem_out", 31 0;
v000001d098bfba60_0 .var "WB_memread", 0 0;
v000001d098bfc500_0 .var "WB_rd_ind", 4 0;
v000001d098bfc320_0 .var "WB_rd_indzero", 0 0;
v000001d098bfcd20_0 .var "WB_regwrite", 0 0;
v000001d098bfcbe0_0 .net "clk", 0 0, L_000001d098c2d360;  1 drivers
v000001d098bfc6e0_0 .var "hlt", 0 0;
v000001d098bfc5a0_0 .net "rst", 0 0, v000001d098c0f730_0;  alias, 1 drivers
E_000001d098b5b9b0 .event posedge, v000001d098bd32c0_0, v000001d098bfcbe0_0;
S_000001d098be0790 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001d0989b96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001d098c2d2f0 .functor AND 32, v000001d098bfb6a0_0, L_000001d098c83cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2d3d0 .functor NOT 1, v000001d098bfba60_0, C4<0>, C4<0>, C4<0>;
L_000001d098c2d4b0 .functor AND 32, v000001d098bfb240_0, L_000001d098c83eb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d098c2d520 .functor OR 32, L_000001d098c2d2f0, L_000001d098c2d4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d098bfb560_0 .net "Write_Data_RegFile", 31 0, L_000001d098c2d520;  alias, 1 drivers
v000001d098bfc780_0 .net *"_ivl_0", 31 0, L_000001d098c83cd0;  1 drivers
v000001d098bfd4a0_0 .net *"_ivl_2", 31 0, L_000001d098c2d2f0;  1 drivers
v000001d098bfb740_0 .net *"_ivl_4", 0 0, L_000001d098c2d3d0;  1 drivers
v000001d098bfcdc0_0 .net *"_ivl_6", 31 0, L_000001d098c83eb0;  1 drivers
v000001d098bfd0e0_0 .net *"_ivl_8", 31 0, L_000001d098c2d4b0;  1 drivers
v000001d098bfb7e0_0 .net "alu_out", 31 0, v000001d098bfb240_0;  alias, 1 drivers
v000001d098bfb880_0 .net "mem_out", 31 0, v000001d098bfb6a0_0;  alias, 1 drivers
v000001d098bfd040_0 .net "mem_read", 0 0, v000001d098bfba60_0;  alias, 1 drivers
LS_000001d098c83cd0_0_0 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_0_4 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_0_8 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_0_12 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_0_16 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_0_20 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_0_24 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_0_28 .concat [ 1 1 1 1], v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0, v000001d098bfba60_0;
LS_000001d098c83cd0_1_0 .concat [ 4 4 4 4], LS_000001d098c83cd0_0_0, LS_000001d098c83cd0_0_4, LS_000001d098c83cd0_0_8, LS_000001d098c83cd0_0_12;
LS_000001d098c83cd0_1_4 .concat [ 4 4 4 4], LS_000001d098c83cd0_0_16, LS_000001d098c83cd0_0_20, LS_000001d098c83cd0_0_24, LS_000001d098c83cd0_0_28;
L_000001d098c83cd0 .concat [ 16 16 0 0], LS_000001d098c83cd0_1_0, LS_000001d098c83cd0_1_4;
LS_000001d098c83eb0_0_0 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_0_4 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_0_8 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_0_12 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_0_16 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_0_20 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_0_24 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_0_28 .concat [ 1 1 1 1], L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0, L_000001d098c2d3d0;
LS_000001d098c83eb0_1_0 .concat [ 4 4 4 4], LS_000001d098c83eb0_0_0, LS_000001d098c83eb0_0_4, LS_000001d098c83eb0_0_8, LS_000001d098c83eb0_0_12;
LS_000001d098c83eb0_1_4 .concat [ 4 4 4 4], LS_000001d098c83eb0_0_16, LS_000001d098c83eb0_0_20, LS_000001d098c83eb0_0_24, LS_000001d098c83eb0_0_28;
L_000001d098c83eb0 .concat [ 16 16 0 0], LS_000001d098c83eb0_1_0, LS_000001d098c83eb0_1_4;
    .scope S_000001d098be0470;
T_0 ;
    %wait E_000001d098b5aeb0;
    %load/vec4 v000001d098c01280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d098c01d20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d098c01dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d098c00740_0;
    %assign/vec4 v000001d098c01d20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d098be0150;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d098c01c80_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001d098c01c80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d098c01c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %load/vec4 v000001d098c01c80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d098c01c80_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098c006a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001d098be1410;
T_2 ;
    %wait E_000001d098b5c170;
    %load/vec4 v000001d098c004c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d098bedfd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098bee610_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098c01820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098c00380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098c002e0_0, 0;
    %assign/vec4 v000001d098c01be0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d098c01a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001d098c009c0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001d098bedfd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098bee610_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098c01820_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098c00380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098c002e0_0, 0;
    %assign/vec4 v000001d098c01be0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d098c01a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001d098c00880_0;
    %assign/vec4 v000001d098bee610_0, 0;
    %load/vec4 v000001d098c00420_0;
    %assign/vec4 v000001d098bedfd0_0, 0;
    %load/vec4 v000001d098c00880_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d098c00380_0, 0;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d098c01be0_0, 4, 5;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001d098c01be0_0, 4, 5;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001d098c00880_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001d098c00880_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001d098c002e0_0, 0;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001d098c00880_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001d098c01820_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001d098c00880_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001d098c01820_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d098c00880_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001d098c01820_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d098be0dd0;
T_3 ;
    %wait E_000001d098b5aeb0;
    %load/vec4 v000001d098bec270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d098bed5d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001d098bed5d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d098bed5d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098becef0, 0, 4;
    %load/vec4 v000001d098bed5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d098bed5d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d098bece50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001d098bed8f0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d098bedcb0_0;
    %load/vec4 v000001d098bece50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098becef0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098becef0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d098be0dd0;
T_4 ;
    %wait E_000001d098b5c4f0;
    %load/vec4 v000001d098bece50_0;
    %load/vec4 v000001d098beb7d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001d098bece50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001d098bed8f0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d098bedcb0_0;
    %assign/vec4 v000001d098bec590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d098beb7d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d098becef0, 4;
    %assign/vec4 v000001d098bec590_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d098be0dd0;
T_5 ;
    %wait E_000001d098b5c4f0;
    %load/vec4 v000001d098bece50_0;
    %load/vec4 v000001d098bed530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001d098bece50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001d098bed8f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d098bedcb0_0;
    %assign/vec4 v000001d098bec3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d098bed530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001d098becef0, 4;
    %assign/vec4 v000001d098bec3b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d098be0dd0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001d098be1280;
    %jmp t_0;
    .scope S_000001d098be1280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d098bedf30_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001d098bedf30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001d098bedf30_0;
    %ix/getv/s 4, v000001d098bedf30_0;
    %load/vec4a v000001d098becef0, 4;
    %ix/getv/s 4, v000001d098bedf30_0;
    %load/vec4a v000001d098becef0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d098bedf30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d098bedf30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001d098be0dd0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001d098be0ab0;
T_7 ;
    %wait E_000001d098b5c5b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d098beb410_0, 0, 32;
    %load/vec4 v000001d098be9250_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d098be9250_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d098beabf0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d098beb410_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d098be9250_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d098be9250_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d098be9250_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d098beabf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d098beb410_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001d098beabf0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001d098beabf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001d098beb410_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d098be0f60;
T_8 ;
    %wait E_000001d098b5aeb0;
    %load/vec4 v000001d098be8030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d098be82b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d098be6af0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d098be6af0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001d098be82b0_0;
    %load/vec4 v000001d098be7e50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d098be82b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d098be82b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d098be82b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001d098be82b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d098be82b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001d098be82b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d098be0f60;
T_9 ;
    %wait E_000001d098b5aeb0;
    %load/vec4 v000001d098be8030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be8670_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d098be7450_0;
    %assign/vec4 v000001d098be8670_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d098be02e0;
T_10 ;
    %wait E_000001d098b5c8b0;
    %load/vec4 v000001d098beaf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be9cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be9c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098bea970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be6a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be6ff0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d098be8c10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001d098be8cb0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001d098be7b30_0;
    %load/vec4 v000001d098be7a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001d098be7db0_0;
    %load/vec4 v000001d098be7a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001d098be6910_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001d098be7950_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001d098be7b30_0;
    %load/vec4 v000001d098be69b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001d098be7db0_0;
    %load/vec4 v000001d098be69b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be9cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be9c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098bea970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be6a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be6ff0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001d098be7090_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be9cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be9c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098bea970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be6a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be6ff0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be9cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d098be9c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098bea970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be6a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098be6ff0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d098bdfe30;
T_11 ;
    %wait E_000001d098b5ae30;
    %load/vec4 v000001d098be37a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d098be4740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be5820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be4b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be4a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be4560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be47e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be4c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be4ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be4920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be4ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be4880_0, 0;
    %assign/vec4 v000001d098be58c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d098be3980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d098be3a20_0;
    %assign/vec4 v000001d098be58c0_0, 0;
    %load/vec4 v000001d098be2f80_0;
    %assign/vec4 v000001d098be4880_0, 0;
    %load/vec4 v000001d098be4060_0;
    %assign/vec4 v000001d098be4ce0_0, 0;
    %load/vec4 v000001d098be3340_0;
    %assign/vec4 v000001d098be46a0_0, 0;
    %load/vec4 v000001d098be2800_0;
    %assign/vec4 v000001d098be4920_0, 0;
    %load/vec4 v000001d098be3b60_0;
    %assign/vec4 v000001d098be4ba0_0, 0;
    %load/vec4 v000001d098be2e40_0;
    %assign/vec4 v000001d098be4c40_0, 0;
    %load/vec4 v000001d098be3ac0_0;
    %assign/vec4 v000001d098be47e0_0, 0;
    %load/vec4 v000001d098be3700_0;
    %assign/vec4 v000001d098be4560_0, 0;
    %load/vec4 v000001d098be38e0_0;
    %assign/vec4 v000001d098be4a60_0, 0;
    %load/vec4 v000001d098be35c0_0;
    %assign/vec4 v000001d098be5460_0, 0;
    %load/vec4 v000001d098be2ee0_0;
    %assign/vec4 v000001d098be4b00_0, 0;
    %load/vec4 v000001d098be2c60_0;
    %assign/vec4 v000001d098be5820_0, 0;
    %load/vec4 v000001d098be3fc0_0;
    %assign/vec4 v000001d098be5aa0_0, 0;
    %load/vec4 v000001d098be21c0_0;
    %assign/vec4 v000001d098be44c0_0, 0;
    %load/vec4 v000001d098be1e00_0;
    %assign/vec4 v000001d098be51e0_0, 0;
    %load/vec4 v000001d098be3e80_0;
    %assign/vec4 v000001d098be49c0_0, 0;
    %load/vec4 v000001d098be4420_0;
    %assign/vec4 v000001d098be5500_0, 0;
    %load/vec4 v000001d098be4100_0;
    %assign/vec4 v000001d098be4740_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001d098be4740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be5820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be4b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be5460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be4a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be4560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be47e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be4c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be4ba0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be4920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be4ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be4880_0, 0;
    %assign/vec4 v000001d098be58c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d098be0920;
T_12 ;
    %wait E_000001d098b5ae70;
    %load/vec4 v000001d098be7630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d098be2d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be1f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be2120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be3840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be2940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be3660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be26c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be29e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be23a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be3020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be32a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be2da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be1fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be2760_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be3200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be30c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d098be2620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be2580_0, 0;
    %assign/vec4 v000001d098be2080_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d098be8f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d098be41a0_0;
    %assign/vec4 v000001d098be2080_0, 0;
    %load/vec4 v000001d098be3de0_0;
    %assign/vec4 v000001d098be2580_0, 0;
    %load/vec4 v000001d098be4380_0;
    %assign/vec4 v000001d098be2620_0, 0;
    %load/vec4 v000001d098be2b20_0;
    %assign/vec4 v000001d098be30c0_0, 0;
    %load/vec4 v000001d098be1ea0_0;
    %assign/vec4 v000001d098be3200_0, 0;
    %load/vec4 v000001d098be2440_0;
    %assign/vec4 v000001d098be2760_0, 0;
    %load/vec4 v000001d098be2bc0_0;
    %assign/vec4 v000001d098be1fe0_0, 0;
    %load/vec4 v000001d098be24e0_0;
    %assign/vec4 v000001d098be2da0_0, 0;
    %load/vec4 v000001d098be3520_0;
    %assign/vec4 v000001d098be32a0_0, 0;
    %load/vec4 v000001d098be3480_0;
    %assign/vec4 v000001d098be3020_0, 0;
    %load/vec4 v000001d098be4240_0;
    %assign/vec4 v000001d098be2300_0, 0;
    %load/vec4 v000001d098be42e0_0;
    %assign/vec4 v000001d098be23a0_0, 0;
    %load/vec4 v000001d098be1cc0_0;
    %assign/vec4 v000001d098be29e0_0, 0;
    %load/vec4 v000001d098be3f20_0;
    %assign/vec4 v000001d098be26c0_0, 0;
    %load/vec4 v000001d098be3160_0;
    %assign/vec4 v000001d098be2260_0, 0;
    %load/vec4 v000001d098be3c00_0;
    %assign/vec4 v000001d098be3660_0, 0;
    %load/vec4 v000001d098be3d40_0;
    %assign/vec4 v000001d098be2940_0, 0;
    %load/vec4 v000001d098be3ca0_0;
    %assign/vec4 v000001d098be3840_0, 0;
    %load/vec4 v000001d098be33e0_0;
    %assign/vec4 v000001d098be2120_0, 0;
    %load/vec4 v000001d098be2a80_0;
    %assign/vec4 v000001d098be1f40_0, 0;
    %load/vec4 v000001d098be1d60_0;
    %assign/vec4 v000001d098be2d00_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001d098be2d00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be1f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be2120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be3840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be2940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be3660_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be26c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be29e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be23a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098be3020_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be32a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be2da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be1fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be2760_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be3200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098be30c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d098be2620_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098be2580_0, 0;
    %assign/vec4 v000001d098be2080_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d0989e3170;
T_13 ;
    %wait E_000001d098b5b570;
    %load/vec4 v000001d098bd7e10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d098bd6e70_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001d098999c60;
T_14 ;
    %wait E_000001d098b5b530;
    %load/vec4 v000001d098bd6830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001d098bd6d30_0;
    %pad/u 33;
    %load/vec4 v000001d098bd6dd0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001d098bd6d30_0;
    %pad/u 33;
    %load/vec4 v000001d098bd6dd0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001d098bd6d30_0;
    %pad/u 33;
    %load/vec4 v000001d098bd6dd0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001d098bd6d30_0;
    %pad/u 33;
    %load/vec4 v000001d098bd6dd0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001d098bd6d30_0;
    %pad/u 33;
    %load/vec4 v000001d098bd6dd0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001d098bd6d30_0;
    %pad/u 33;
    %load/vec4 v000001d098bd6dd0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001d098bd6dd0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001d098bd7a50_0;
    %load/vec4 v000001d098bd6dd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d098bd6d30_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001d098bd6dd0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001d098bd6dd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %load/vec4 v000001d098bd6d30_0;
    %ix/getv 4, v000001d098bd6dd0_0;
    %shiftl 4;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001d098bd6dd0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001d098bd7a50_0;
    %load/vec4 v000001d098bd6dd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001d098bd6d30_0;
    %load/vec4 v000001d098bd6dd0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001d098bd6dd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %load/vec4 v000001d098bd6d30_0;
    %ix/getv 4, v000001d098bd6dd0_0;
    %shiftr 4;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %load/vec4 v000001d098bd6d30_0;
    %load/vec4 v000001d098bd6dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d098bd7a50_0, 0;
    %load/vec4 v000001d098bd6dd0_0;
    %load/vec4 v000001d098bd6d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001d098bd7d70_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001d098976190;
T_15 ;
    %wait E_000001d098b5b4b0;
    %load/vec4 v000001d098bd32c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001d098bd46c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098bd2dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098bd4580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098bd4300_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001d098bd39a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098bd3ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098bd4800_0, 0;
    %assign/vec4 v000001d098bd3680_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d098af74f0_0;
    %assign/vec4 v000001d098bd3680_0, 0;
    %load/vec4 v000001d098bd4120_0;
    %assign/vec4 v000001d098bd4800_0, 0;
    %load/vec4 v000001d098bd2fa0_0;
    %assign/vec4 v000001d098bd3ae0_0, 0;
    %load/vec4 v000001d098ade100_0;
    %assign/vec4 v000001d098bd39a0_0, 0;
    %load/vec4 v000001d098af76d0_0;
    %assign/vec4 v000001d098bd4300_0, 0;
    %load/vec4 v000001d098addc00_0;
    %assign/vec4 v000001d098bd4580_0, 0;
    %load/vec4 v000001d098bd2960_0;
    %assign/vec4 v000001d098bd2dc0_0, 0;
    %load/vec4 v000001d098bd3900_0;
    %assign/vec4 v000001d098bd46c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d098be1a50;
T_16 ;
    %wait E_000001d098b5c4f0;
    %load/vec4 v000001d098bfc960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001d098bfb380_0;
    %load/vec4 v000001d098bfcaa0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098bfc3c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d098be1a50;
T_17 ;
    %wait E_000001d098b5c4f0;
    %load/vec4 v000001d098bfcaa0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d098bfc3c0, 4;
    %assign/vec4 v000001d098bfb060_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d098be1a50;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d098bfbe20_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001d098bfbe20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d098bfbe20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d098bfc3c0, 0, 4;
    %load/vec4 v000001d098bfbe20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d098bfbe20_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001d098be1a50;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d098bfbe20_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001d098bfbe20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001d098bfbe20_0;
    %load/vec4a v000001d098bfc3c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001d098bfbe20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d098bfbe20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d098bfbe20_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001d098be0600;
T_20 ;
    %wait E_000001d098b5b9b0;
    %load/vec4 v000001d098bfc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001d098bfc320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098bfc6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098bfcd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d098bfba60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001d098bfc500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001d098bfb6a0_0, 0;
    %assign/vec4 v000001d098bfb240_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d098bfca00_0;
    %assign/vec4 v000001d098bfb240_0, 0;
    %load/vec4 v000001d098bfb100_0;
    %assign/vec4 v000001d098bfb6a0_0, 0;
    %load/vec4 v000001d098bfcb40_0;
    %assign/vec4 v000001d098bfba60_0, 0;
    %load/vec4 v000001d098bfb4c0_0;
    %assign/vec4 v000001d098bfc500_0, 0;
    %load/vec4 v000001d098bfb1a0_0;
    %assign/vec4 v000001d098bfcd20_0, 0;
    %load/vec4 v000001d098bfc280_0;
    %assign/vec4 v000001d098bfc320_0, 0;
    %load/vec4 v000001d098bfc1e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001d098bfc6e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d0989b96a0;
T_21 ;
    %wait E_000001d098b5b0b0;
    %load/vec4 v000001d098c0d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d098c0f7d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001d098c0f7d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d098c0f7d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001d0989a9f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d098c0f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d098c0f730_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001d0989a9f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001d098c0f2d0_0;
    %inv;
    %assign/vec4 v000001d098c0f2d0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001d0989a9f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d098c0f730_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d098c0f730_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001d098c0e830_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
