sv work ../../../../../rtl/verilog/core/cache/riscv_dcache_core.sv
sv work ../../../../../rtl/verilog/core/cache/riscv_dext.sv
sv work ../../../../../rtl/verilog/core/cache/riscv_icache_core.sv
sv work ../../../../../rtl/verilog/core/cache/riscv_noicache_core.sv
sv work ../../../../../rtl/verilog/core/decode/riscv_id.sv
sv work ../../../../../rtl/verilog/core/execute/riscv_alu.sv
sv work ../../../../../rtl/verilog/core/execute/riscv_bu.sv
sv work ../../../../../rtl/verilog/core/execute/riscv_div.sv
sv work ../../../../../rtl/verilog/core/execute/riscv_execution.sv
sv work ../../../../../rtl/verilog/core/execute/riscv_lsu.sv
sv work ../../../../../rtl/verilog/core/execute/riscv_mul.sv
sv work ../../../../../rtl/verilog/core/fetch/riscv_if.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_dmem_ctrl.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_imem_ctrl.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_membuf.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_memmisaligned.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_mmu.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_mux.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_pmachk.sv
sv work ../../../../../rtl/verilog/core/memory/riscv_pmpchk.sv
sv work ../../../../../rtl/verilog/core/riscv_bp.sv
sv work ../../../../../rtl/verilog/core/riscv_core.sv
sv work ../../../../../rtl/verilog/core/riscv_du.sv
sv work ../../../../../rtl/verilog/core/riscv_memory.sv
sv work ../../../../../rtl/verilog/core/riscv_rf.sv
sv work ../../../../../rtl/verilog/core/riscv_state.sv
sv work ../../../../../rtl/verilog/core/riscv_wb.sv

sv work ../../../../../rtl/verilog/memory/riscv_ram_1r1w_generic.sv
sv work ../../../../../rtl/verilog/memory/riscv_ram_1r1w.sv
sv work ../../../../../rtl/verilog/memory/riscv_ram_1rw_generic.sv
sv work ../../../../../rtl/verilog/memory/riscv_ram_1rw.sv
sv work ../../../../../rtl/verilog/memory/riscv_ram_queue.sv

sv work ../../../../../rtl/verilog/pu/wb/riscv_biu2wb.sv
sv work ../../../../../rtl/verilog/pu/wb/riscv_pu_wb.sv

sv work ../../../../../bench/verilog/tests/wb/riscv_memory_model_wb.sv
sv work ../../../../../bench/verilog/tests/wb/riscv_mmio_if_wb.sv
sv work ../../../../../bench/verilog/tests/wb/riscv_testbench_wb.sv
sv work ../../../../../bench/verilog/tests/riscv_dbg_bfm.sv
sv work ../../../../../bench/verilog/tests/riscv_htif.sv
