Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Dani_I_VGA_TopModel.ngc ...
WARNING:NetListWriters:298 - No output is written to Dani_I_VGA_TopModel.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I_imager/sResult_mux0003<11 : 4> on
   block Dani_I_VGA_TopModel is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file Dani_I_VGA_TopModel.edif ...
ngc2edif: Total memory usage is 77312 kilobytes

