{"vcs1":{"timestamp_begin":1750974564.331583645, "rt":0.34, "ut":0.22, "st":0.06}}
{"vcselab":{"timestamp_begin":1750974564.745091138, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1750974565.003345986, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750974564.012971849}
{"VCS_COMP_START_TIME": 1750974564.012971849}
{"VCS_COMP_END_TIME": 1750974565.329558216}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2722112}}
{"stitch_vcselab": {"peak_mem": 2722152}}
