```
module top_module(
    input clk,
    input reset,
    input ena,
    output reg pm,
    output reg [7:0] hh,
    output reg [7:0] mm,
    output reg [7:0] ss
); 

    reg [25:0] counter; // Assuming a 26-bit counter for 1-second pulse
    parameter MAX_COUNT = 50000000; // Example for 50 MHz clock

    always @(posedge clk) begin
        if (reset) begin
            hh <= 8'd12;
            mm <= 8'd0;
            ss <= 8'd0;
            pm <= 0;
            counter <= 0;
        end else if (ena) begin
            if (counter < MAX_COUNT - 1) begin
                counter <= counter + 1;
            end else begin
                counter <= 0; // Reset counter
                
                if (ss == 59) begin
                    ss <= 0; // Reset seconds
                    if (mm == 59) begin
                        mm <= 0; // Reset minutes
                        if (hh == 12) begin
                            hh <= 1; // Hour rollover at 12
                            pm <= ~pm; // Toggle PM/AM
                        end else begin
                            hh <= hh + 1; // Increment hour
                        end
                    end else begin
                        mm <= mm + 1; // Increment minutes
                    end
                end else begin
                    ss <= ss + 1; // Increment seconds
                end
            end
        end
    end
endmodule
```