Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 21:20:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu/post_route_timing.rpt
| Design       : fpu
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
mul_enable_reg/C               u3/product_reg[1]/CE           4.042         
mul_enable_reg/C               u3/product_reg[3]/CE           4.042         
mul_enable_reg/C               u3/product_a_reg/CEA2          4.140         
mul_enable_reg/C               u3/product_a_reg/CEB2          4.143         
mul_enable_reg/C               u3/product_reg[0]/CE           4.192         
mul_enable_reg/C               u3/product_reg[5]/CE           4.192         
mul_enable_reg/C               u3/product_reg[17]/CE          4.198         
mul_enable_reg/C               u3/product_reg[18]/CE          4.198         
mul_enable_reg/C               u3/product_reg[19]/CE          4.198         
mul_enable_reg/C               u3/product_reg[20]/CE          4.198         
mul_enable_reg/C               u3/sum_0_reg/CEB1              4.237         
mul_enable_reg/C               u3/sum_0_reg/CEB2              4.237         
opa_reg_reg[53]/C              u4/dividend_reg_reg[36]/D      4.244         
opa_reg_reg[53]/C              u4/dividend_reg_reg[47]/D      4.245         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[9]/D             4.272         
mul_enable_reg/C               u3/product_a_reg/CEP           4.277         
mul_enable_reg/C               u3/sum_0_reg/CEP               4.277         
mul_enable_reg/C               u3/product_reg[11]/CE          4.282         
mul_enable_reg/C               u3/product_reg[21]/CE          4.282         
opa_reg_reg[53]/C              u4/dividend_reg_reg[45]/D      4.312         
mul_enable_reg/C               u3/product_reg[22]/CE          4.313         
mul_enable_reg/C               u3/product_reg[23]/CE          4.313         
mul_enable_reg/C               u3/product_reg[6]/CE           4.313         
mul_enable_reg/C               u3/product_reg[7]/CE           4.313         
mul_enable_reg/C               u3/product_reg[24]/CE          4.325         
u3/exponent_under_reg[6]/C     u3/product_1_reg[31]/D         4.343         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[14]/D            4.344         
mul_enable_reg/C               u3/sum_0_reg/CEA1              4.362         
mul_enable_reg/C               u3/sum_0_reg/CEA2              4.362         
u3/exponent_under_reg[6]/C     u3/product_1_reg[32]/D         4.373         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[12]/D            4.375         
u3/exponent_under_reg[6]/C     u3/product_1_reg[29]/D         4.406         
u3/exponent_under_reg[6]/C     u3/product_1_reg[30]/D         4.424         
mul_enable_reg/C               u3/A[11]/CE                    4.426         
mul_enable_reg/C               u3/A[5]/CE                     4.426         
mul_enable_reg/C               u3/product_a_reg/CEM           4.431         
mul_enable_reg/C               u3/sum_0_reg/CEM               4.431         
opa_reg_reg[53]/C              u4/dividend_reg_reg[51]/D      4.436         
opa_reg_reg[53]/C              u4/dividend_reg_reg[50]/D      4.449         
opa_reg_reg[53]/C              u4/dividend_reg_reg[48]/D      4.454         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[11]/D            4.457         
mul_enable_reg/C               u3/product_reg[12]/CE          4.476         
mul_enable_reg/C               u3/product_reg[13]/CE          4.476         
mul_enable_reg/C               u3/product_reg[15]/CE          4.476         
opa_reg_reg[53]/C              u4/dividend_reg_reg[22]/D      4.481         
opa_reg_reg[53]/C              u4/dividend_reg_reg[26]/D      4.484         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[13]/D            4.501         
opa_reg_reg[53]/C              u4/dividend_reg_reg[23]/D      4.507         
opa_reg_reg[53]/C              u4/dividend_reg_reg[43]/D      4.513         
u3/exponent_2_reg[2]/C         u3/product_4_reg[93]/D         4.513         
opa_reg_reg[53]/C              u4/dividend_reg_reg[44]/D      4.514         
u3/exponent_under_reg[5]/C     u3/product_1_reg[35]/D         4.525         
mul_enable_reg/C               u3/product_d_reg[4]/CE         4.530         
mul_enable_reg/C               u3/product_d_reg[5]/CE         4.530         
mul_enable_reg/C               u3/product_d_reg[6]/CE         4.530         
mul_enable_reg/C               u3/product_d_reg[7]/CE         4.530         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[47]/D            4.531         
u3/exponent_2_reg[2]/C         u3/product_4_reg[87]/D         4.540         
u3/exponent_2_reg[2]/C         u3/product_4_reg[94]/D         4.547         
opa_reg_reg[53]/C              u4/dividend_reg_reg[52]/D      4.548         
u3/exponent_under_reg[5]/C     u3/product_1_reg[36]/D         4.557         
u3/exponent_2_reg[2]/C         u3/product_4_reg[88]/D         4.560         
mul_enable_reg/C               u3/product_reg[14]/CE          4.564         
mul_enable_reg/C               u3/product_reg[16]/CE          4.564         
mul_enable_reg/C               u3/A[8]/CE                     4.576         
mul_enable_reg/C               u3/mul_a_reg[11]/CE            4.576         
mul_enable_reg/C               u3/mul_a_reg[5]/CE             4.576         
mul_enable_reg/C               u3/mul_a_reg[8]/CE             4.576         
u3/exponent_under_reg[5]/C     u3/product_1_reg[39]/D         4.582         
mul_enable_reg/C               u3/product_reg[10]/CE          4.587         
mul_enable_reg/C               u3/product_reg[2]/CE           4.587         
mul_enable_reg/C               u3/product_reg[8]/CE           4.587         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[8]/D             4.590         
opa_reg_reg[53]/C              u4/dividend_reg_reg[41]/D      4.596         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[54]/D            4.604         
u3/exponent_2_reg[5]/C         u3/product_4_reg[71]/D         4.611         
u3/product_shift_2_reg[4]/C    u3/product_3_reg[88]/D         4.619         
mul_enable_reg/C               u3/sum_1_reg/CEA1              4.620         
mul_enable_reg/C               u3/sum_1_reg/CEA2              4.620         
opa_reg_reg[53]/C              u4/dividend_reg_reg[27]/D      4.623         
mul_enable_reg/C               u3/sum_1_reg/CEB1              4.623         
mul_enable_reg/C               u3/sum_1_reg/CEB2              4.623         
opa_reg_reg[53]/C              u4/dividend_reg_reg[20]/D      4.624         
opa_reg_reg[53]/C              u4/dividend_reg_reg[34]/D      4.625         
mul_enable_reg/C               u3/product_d_reg[10]/CE        4.626         
mul_enable_reg/C               u3/product_d_reg[11]/CE        4.626         
mul_enable_reg/C               u3/product_d_reg[8]/CE         4.626         
mul_enable_reg/C               u3/product_d_reg[9]/CE         4.626         
opa_reg_reg[53]/C              u4/dividend_reg_reg[28]/D      4.627         
u3/exponent_2_reg[5]/C         u3/product_4_reg[72]/D         4.634         
u3/exponent_under_reg[4]/C     u3/product_1_reg[51]/D         4.635         
u2/exponent_large_reg[4]/C     u2/diff_1_reg[15]/D            4.641         
u3/exponent_under_reg[6]/C     u3/product_1_reg[21]/D         4.647         
u3/exponent_under_reg[5]/C     u3/product_1_reg[43]/D         4.649         
mul_enable_reg/C               u3/product_1_reg[53]/CE        4.650         
mul_enable_reg/C               u3/product_1_reg[54]/CE        4.650         
mul_enable_reg/C               u3/product_1_reg[55]/CE        4.650         
mul_enable_reg/C               u3/product_1_reg[56]/CE        4.650         
mul_enable_reg/C               u3/product_1_reg[57]/CE        4.650         
u3/exponent_under_reg[6]/C     u3/product_1_reg[22]/D         4.658         



