#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Sep 06 11:50:52 2015
# Process ID: 3392
# Log file: C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/BD_tp1_wrapper.vdi
# Journal file: C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source BD_tp1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_processing_system7_0_0/BD_tp1_processing_system7_0_0.xdc] for cell 'BD_tp1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_processing_system7_0_0/BD_tp1_processing_system7_0_0.xdc] for cell 'BD_tp1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_axi_gpio_0_0/BD_tp1_axi_gpio_0_0_board.xdc] for cell 'BD_tp1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_axi_gpio_0_0/BD_tp1_axi_gpio_0_0_board.xdc] for cell 'BD_tp1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_axi_gpio_0_0/BD_tp1_axi_gpio_0_0.xdc] for cell 'BD_tp1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_axi_gpio_0_0/BD_tp1_axi_gpio_0_0.xdc] for cell 'BD_tp1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_rst_processing_system7_0_100M_0/BD_tp1_rst_processing_system7_0_100M_0_board.xdc] for cell 'BD_tp1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_rst_processing_system7_0_100M_0/BD_tp1_rst_processing_system7_0_100M_0_board.xdc] for cell 'BD_tp1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_rst_processing_system7_0_100M_0/BD_tp1_rst_processing_system7_0_100M_0.xdc] for cell 'BD_tp1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/mazola/Desktop/Projet3/tp1.srcs/sources_1/bd/BD_tp1/ip/BD_tp1_rst_processing_system7_0_100M_0/BD_tp1_rst_processing_system7_0_100M_0.xdc] for cell 'BD_tp1_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clock'. [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clock'. [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clock'. [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc:3]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports sys_clock]'. [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tp1.srcs/constrs_1/new/contraintsTP1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 502.207 ; gain = 286.457
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 506.813 ; gain = 1.629
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd4eea34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 968.789 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 40 cells.
Phase 2 Constant Propagation | Checksum: 1463c3d97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.438 . Memory (MB): peak = 968.789 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 200 unconnected nets.
INFO: [Opt 31-11] Eliminated 283 unconnected cells.
Phase 3 Sweep | Checksum: 142843bc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 968.789 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 968.789 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 142843bc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 968.789 ; gain = 0.000
Implement Debug Cores | Checksum: 177fa9e66
Logic Optimization | Checksum: 177fa9e66

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 142843bc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 968.789 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 968.789 ; gain = 466.582
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 968.789 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/BD_tp1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 11002f2c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 968.789 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 968.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 968.789 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 86637333

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 968.789 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 86637333

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 86637333

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: acf17e87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b5635b22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 18c749acc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 2.2.1 Place Init Design | Checksum: 1896664fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 2.2 Build Placer Netlist Model | Checksum: 1896664fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1896664fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 2.3 Constrain Clocks/Macros | Checksum: 1896664fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 2 Placer Initialization | Checksum: 1896664fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 13e5d511b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 13e5d511b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19e086f9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2444b5876

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2444b5876

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 162c468ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 16d6a0f46

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1141e21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1141e21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1141e21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1141e21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 4.6 Small Shape Detail Placement | Checksum: 1141e21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1141e21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 4 Detail Placement | Checksum: 1141e21cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 111b497e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 111b497e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.840. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 13ea03651

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 5.2.2 Post Placement Optimization | Checksum: 13ea03651

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 5.2 Post Commit Optimization | Checksum: 13ea03651

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 13ea03651

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 13ea03651

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 13ea03651

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 5.5 Placer Reporting | Checksum: 13ea03651

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1a34ccee9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1a34ccee9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113
Ending Placer Task | Checksum: 12409eed8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.902 ; gain = 22.113
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 990.902 ; gain = 22.113
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 990.902 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 990.902 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 990.902 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 990.902 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 573ba8eb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1095.301 ; gain = 104.398

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 573ba8eb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1097.074 ; gain = 106.172

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 573ba8eb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1105.504 ; gain = 114.602
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1440519f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1128.020 ; gain = 137.117
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.976  | TNS=0.000  | WHS=-0.186 | THS=-15.658|

Phase 2 Router Initialization | Checksum: f273bfaf

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15b31badf

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 189584d23

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.049  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23bec91d9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17fb48c51

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.049  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16d6c164b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117
Phase 4 Rip-up And Reroute | Checksum: 16d6c164b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b882dddc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.152  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b882dddc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b882dddc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117
Phase 5 Delay and Skew Optimization | Checksum: 1b882dddc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a87e5736

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.152  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1c0ecdb6a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.159522 %
  Global Horizontal Routing Utilization  = 0.225659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16d6fb8b1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d6fb8b1

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f2a3e53c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.152  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f2a3e53c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1128.020 ; gain = 137.117

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 1128.020 ; gain = 137.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1128.020 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/BD_tp1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Sep 06 11:52:25 2015...
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Sep 06 11:53:13 2015
# Process ID: 4108
# Log file: C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/BD_tp1_wrapper.vdi
# Journal file: C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source BD_tp1_wrapper.tcl -notrace
Command: open_checkpoint BD_tp1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/.Xil/Vivado-4108-L3712-18/dcp/BD_tp1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/.Xil/Vivado-4108-L3712-18/dcp/BD_tp1_wrapper_early.xdc]
Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/.Xil/Vivado-4108-L3712-18/dcp/BD_tp1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/.Xil/Vivado-4108-L3712-18/dcp/BD_tp1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 493.207 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 493.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1266856
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 493.207 ; gain = 302.941
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BD_tp1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/mazola/Desktop/Projet3/tp1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Sep 06 11:54:00 2015. For additional details about this file, please refer to the WebTalk help file at C:/Logiciels/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 842.227 ; gain = 349.020
INFO: [Common 17-206] Exiting Vivado at Sun Sep 06 11:54:01 2015...
