5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd define3.vcd -o define3.cdd -v define3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" define3.v 1 26 1
2 1 9 120012 2 1 8 0 0 e
2 2 9 b000e 1 0 20008 0 0 32 32 44 0 0 0 0 0 0 0
2 3 9 b0012 3 6 20208 1 2 4 2 2815aa
2 4 9 70007 0 1 400 0 0 d
2 5 9 70012 3 35 f00a 3 4
2 6 10 130013 2 1 8 0 0 e
2 7 10 b000f 1 0 20008 0 0 4 32 44
2 8 10 b0013 3 6 20208 6 7 4 2 2815aa
2 9 10 70007 0 1 400 0 0 c
2 10 10 70013 3 35 f00a 8 9
2 11 11 130013 2 1 8 0 0 e
2 12 11 b000f 1 0 20008 0 0 4 32 44
2 13 11 b0013 3 6 20208 11 12 4 2 2815aa
2 14 11 70007 0 1 400 0 0 b
2 15 11 70013 3 35 f00a 13 14
2 16 12 120012 2 1 8 0 0 e
2 17 12 b000e 1 0 20008 0 0 32 32 44 0 0 0 0 0 0 0
2 18 12 b0012 3 6 20208 16 17 4 2 2815aa
2 19 12 70007 0 1 400 0 0 a
2 20 12 70012 3 35 f00a 18 19
1 a 6 3000f 1 0 3 0 4 33 1aa
1 b 6 30012 1 0 3 0 4 33 1aa
1 c 6 30015 1 0 3 0 4 33 1aa
1 d 6 30018 1 0 3 0 4 33 1aa
1 e 7 3000f 1 0 3 0 4 33 1aa
4 5 5 5
4 10 10 10
4 15 15 15
4 20 20 20
3 1 main.$u0 "main.$u0" define3.v 0 24 1
