// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vco_sim_ram_true_dp_out_reg_512x16_block.h for the primary calling header

#include "Vco_sim_ram_true_dp_out_reg_512x16_block__pch.h"
#include "Vco_sim_ram_true_dp_out_reg_512x16_block___024root.h"

VL_ATTR_COLD void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__1(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__2(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__3(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__4(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__5(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial\n"); );
    // Body
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[1U] = 1U;
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__0(vlSelf);
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__1(vlSelf);
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__2(vlSelf);
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__3(vlSelf);
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__4(vlSelf);
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__5(vlSelf);
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_write_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_write_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_read_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_read_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_write_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_write_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_read_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_read_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a2_write_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a2_write_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a2_read_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a2_read_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b2_write_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b2_write_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b2_read_flag__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b2_read_flag;
    vlSelf->__Vtrigprevexpr___TOP__co_sim_ram_true_dp_out_reg_512x16_block__DOT__clk__0 
        = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__clk;
}

VL_INLINE_OPT VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__0\n"); );
    // Body
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__clk = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__reA = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__reB = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle = 0U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__i = 0U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       29);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk2__DOT__i = 0U;
    while (VL_GTS_III(32, 0x200U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk2__DOT__i)) {
        co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                           32);
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA 
            = (0x1ffU & VL_URANDOM_RANGE_I(0U, 0xffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB 
            = (0x1ffU & VL_URANDOM_RANGE_I(0x100U, 0x1ffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle)));
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutA mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutB mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk2__DOT__i 
            = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk2__DOT__i);
    }
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk3__DOT__i = 0U;
    while (VL_GTS_III(32, 0x200U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk3__DOT__i)) {
        co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                           42);
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA 
            = (0x1ffU & VL_URANDOM_RANGE_I(0U, 0xffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB 
            = (0x1ffU & VL_URANDOM_RANGE_I(0x100U, 0x1ffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB = 0U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle)));
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutA mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutB mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk3__DOT__i 
            = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk3__DOT__i);
    }
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk4__DOT__i = 0U;
    while (VL_GTS_III(32, 0x200U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk4__DOT__i)) {
        co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                           50);
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA 
            = (0x1ffU & VL_URANDOM_RANGE_I(0x100U, 0x1ffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB 
            = (0x1ffU & VL_URANDOM_RANGE_I(0U, 0xffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle)));
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutA mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutB mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk4__DOT__i 
            = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk4__DOT__i);
    }
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk5__DOT__i = 0U;
    while (VL_GTS_III(32, 0x200U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk5__DOT__i)) {
        co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                           58);
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA 
            = (0x1ffU & VL_URANDOM_RANGE_I(0U, 0xffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB 
            = (0x1ffU & VL_URANDOM_RANGE_I(0x100U, 0x1ffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA = 0U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB = 0U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle)));
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutA mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutB mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk5__DOT__i 
            = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk5__DOT__i);
    }
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk6__DOT__i = 0U;
    while (VL_GTS_III(32, 0x200U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk6__DOT__i)) {
        co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                           67);
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA 
            = (0x1ffU & VL_URANDOM_RANGE_I(0U, 0xffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB 
            = (0x1ffU & VL_URANDOM_RANGE_I(0x100U, 0x1ffU));
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA 
            = (1U & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB 
            = (1U & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB 
            = (0xffffU & VL_RANDOM_I());
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__cycle)));
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutA mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((0x2000U 
                                                 & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        if (VL_UNLIKELY(((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB) 
                         != ((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1))))))))))))))))))))) {
            VL_WRITEF_NX("doutB mismatch. Golden: %0x, Netlist: %0x, Time: %0t\n",0,
                         16,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB,
                         16,((0x8000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                                           ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                                              >> 1U)
                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)) 
                                         << 0xfU)) 
                             | ((0x4000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                                              ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                                                 >> 1U)
                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)) 
                                            << 0xeU)) 
                                | ((0x2000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                                                 ? 
                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                                                 >> 1U)
                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)) 
                                               << 0xdU)) 
                                   | ((0x1000U & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                                                    ? 
                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                                                    >> 1U)
                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)) 
                                                  << 0xcU)) 
                                      | ((0x800U & 
                                          (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                                             ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                                                >> 1U)
                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)) 
                                           << 0xbU)) 
                                         | ((0x400U 
                                             & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                                                  ? 
                                                 ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                                                  >> 1U)
                                                  : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)) 
                                                << 0xaU)) 
                                            | ((0x200U 
                                                & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                                                     ? 
                                                    ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                                                     >> 1U)
                                                     : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)) 
                                                   << 9U)) 
                                               | ((0x100U 
                                                   & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                                                        ? 
                                                       ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                                                        >> 1U)
                                                        : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)) 
                                                      << 8U)) 
                                                  | ((0x80U 
                                                      & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                                                           ? 
                                                          ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                                                           >> 1U)
                                                           : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)) 
                                                         << 7U)) 
                                                     | ((0x40U 
                                                         & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                                                              ? 
                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                                                              >> 1U)
                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)) 
                                                            << 6U)) 
                                                        | ((0x20U 
                                                            & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                                                                 ? 
                                                                ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                                                                 >> 1U)
                                                                 : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)) 
                                                               << 5U)) 
                                                           | ((0x10U 
                                                               & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                                                                    ? 
                                                                   ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                                                                    >> 1U)
                                                                    : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)) 
                                                                  << 4U)) 
                                                              | ((8U 
                                                                  & (((8U 
                                                                       & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                                                                       ? 
                                                                      ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                                                                       >> 1U)
                                                                       : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)) 
                                                                     << 3U)) 
                                                                 | ((4U 
                                                                     & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                                                                          ? 
                                                                         ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                                                                          >> 1U)
                                                                          : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)) 
                                                                        << 2U)) 
                                                                    | ((2U 
                                                                        & (((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                                                                             ? 
                                                                            ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                                                                             >> 1U)
                                                                             : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)) 
                                                                           << 1U)) 
                                                                       | (1U 
                                                                          & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                                                                              ? 
                                                                             ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                                                                              >> 1U)
                                                                              : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1)))))))))))))))))),
                         64,VL_TIME_UNITED_Q(1e+06),
                         -9);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
        }
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk6__DOT__i 
            = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__unnamedblk6__DOT__i);
    }
    if ((0U == vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch)) {
        VL_WRITEF_NX("\n**** All Comparison Matched ***\nSimulation Passed\n",0);
    } else {
        VL_WRITEF_NX("%0d comparison(s) mismatched\nERROR: SIM: Simulation Failed\n",0,
                     32,vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__mismatch);
    }
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    co_await vlSelf->__VtrigSched_hc8cb6c27__0.trigger(0U, 
                                                       nullptr, 
                                                       "@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                       "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                                       79);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    VL_FINISH_MT("/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 79, "");
    vlSelf->__Vm_traceActivity[2U] = 1U;
}

VL_INLINE_OPT VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__1(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__1\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VdlySched.delay(0x989680ULL, 
                                           nullptr, 
                                           "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 
                                           19);
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__clk 
            = (1U & (~ (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__clk)));
    }
}

VL_INLINE_OPT VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__2(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__2\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VtrigSched_hc8cb6b68__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(posedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                                           324);
        vlSelf->__Vm_traceActivity[3U] = 1U;
        if (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA) {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1 = 0U;
        } else {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__m = 0U;
            while (VL_GTS_III(32, 0x10U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__m)) {
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1 
                    = (((~ ((IData)(1U) << (0xfU & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__m))) 
                        & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1)) 
                       | (0xffffU & ((1U & (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__RAM1_DATA
                                            [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA] 
                                            >> (0xfU 
                                                & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__m))) 
                                     << (0xfU & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__m))));
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__m 
                    = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__m);
            }
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_address 
                = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA;
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_read_flag = 1U;
            co_await vlSelf->__VdlySched.delay(0xf4240ULL, 
                                               nullptr, 
                                               "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                               336);
            vlSelf->__Vm_traceActivity[3U] = 1U;
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_read_flag = 0U;
        }
    }
    vlSelf->__Vm_traceActivity[3U] = 1U;
}

VL_INLINE_OPT VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__3(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__3\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VtrigSched_hc8cb6b68__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(posedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                                           293);
        if (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA) {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k = 0U;
            while (VL_GTS_III(32, 0x10U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k)) {
                if ((1U & ((3U & (- (IData)((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA)))) 
                           >> (1U & VL_DIVS_III(32, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k, (IData)(8U)))))) {
                    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__RAM1_DATA[vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA] 
                        = (((~ ((IData)(1U) << (0xfU 
                                                & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k))) 
                            & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__RAM1_DATA
                            [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA]) 
                           | (0xffffU & ((1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA) 
                                                >> 
                                                (0xfU 
                                                 & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k))) 
                                         << (0xfU & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k))));
                }
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k 
                    = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__k);
            }
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_address 
                = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA;
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_write_flag = 1U;
            co_await vlSelf->__VdlySched.delay(0xf4240ULL, 
                                               nullptr, 
                                               "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                               320);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_b_write_flag = 0U;
        }
    }
}

VL_INLINE_OPT VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__4(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__4\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VtrigSched_hc8cb6b68__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(posedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                                           271);
        vlSelf->__Vm_traceActivity[4U] = 1U;
        if (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB) {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1 = 0U;
        } else {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__j = 0U;
            while (VL_GTS_III(32, 0x10U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__j)) {
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1 
                    = (((~ ((IData)(1U) << (0xfU & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__j))) 
                        & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1)) 
                       | (0xffffU & ((1U & (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__RAM1_DATA
                                            [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB] 
                                            >> (0xfU 
                                                & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__j))) 
                                     << (0xfU & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__j))));
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__j 
                    = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__j);
            }
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_address 
                = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB;
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_read_flag = 1U;
            co_await vlSelf->__VdlySched.delay(0xf4240ULL, 
                                               nullptr, 
                                               "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                               282);
            vlSelf->__Vm_traceActivity[4U] = 1U;
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_read_flag = 0U;
        }
    }
    vlSelf->__Vm_traceActivity[4U] = 1U;
}

VL_INLINE_OPT VlCoroutine Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__5(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_initial__TOP__Vtiming__5\n"); );
    // Body
    while (1U) {
        co_await vlSelf->__VtrigSched_hc8cb6b68__0.trigger(0U, 
                                                           nullptr, 
                                                           "@(posedge co_sim_ram_true_dp_out_reg_512x16_block.clk)", 
                                                           "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                                           240);
        if (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB) {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i = 0U;
            while (VL_GTS_III(32, 0x10U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i)) {
                if ((1U & ((3U & (- (IData)((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB)))) 
                           >> (1U & VL_DIVS_III(32, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i, (IData)(8U)))))) {
                    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__RAM1_DATA[vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB] 
                        = (((~ ((IData)(1U) << (0xfU 
                                                & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i))) 
                            & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__RAM1_DATA
                            [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB]) 
                           | (0xffffU & ((1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB) 
                                                >> 
                                                (0xfU 
                                                 & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i))) 
                                         << (0xfU & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i))));
                }
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i 
                    = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__i);
            }
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_address 
                = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB;
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_write_flag = 1U;
            co_await vlSelf->__VdlySched.delay(0xf4240ULL, 
                                               nullptr, 
                                               "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v", 
                                               267);
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_write_flag = 0U;
        }
    }
}

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__1(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__2(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__3(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__4(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_comb__TOP__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__5(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__6(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__7(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_act(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_act\n"); );
    // Body
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__0(vlSelf);
    }
    if ((0x20ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__1(vlSelf);
    }
    if ((0x10ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__2(vlSelf);
    }
    if ((0x80ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__3(vlSelf);
    }
    if ((0x40ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__4(vlSelf);
    }
    if ((0x500ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_comb__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[5U] = 1U;
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__5(vlSelf);
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__6(vlSelf);
    }
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__7(vlSelf);
    }
}

VL_INLINE_OPT void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__0\n"); );
    // Body
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a_read_flag = 0U;
}

VL_INLINE_OPT void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__1(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_sequent__TOP__1\n"); );
    // Body
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__collision_a2_read_flag = 0U;
}

VL_INLINE_OPT void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_comb__TOP__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___act_comb__TOP__0\n"); );
    // Body
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1 
        = ((0x4000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1 
        = ((0x8000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1 
        = ((0x800U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1 
        = ((0x400U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1 
        = ((0x200U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1 
        = ((0x100U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1 
        = ((0x80U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1 
        = ((0x40U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1 
        = ((0x20U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1 
        = ((0x10U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1 
        = ((8U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1 
        = ((4U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1 
        = ((2U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1 
        = ((1U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1 
        = ((0x1000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1 
        = ((0x10U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1 
        = ((0x20U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1 
        = ((4U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1 
        = ((0x1000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1 
        = ((0x100U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1 
        = ((0x800U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1 
        = ((0x400U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1 
        = ((0x200U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1 
        = ((2U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1 
        = ((1U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1 
        = ((0x80U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1 
        = ((0x40U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1 
        = ((0x8000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1 
        = ((0x4000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1 
        = ((0x2000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b14__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b15__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b11__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b10__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b9__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b8__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b7__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b6__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b5__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b4__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b3__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b2__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b1__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b0__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b12__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b4__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b5__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b2__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b12__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b8__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b11__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b10__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b9__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b1__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b0__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b7__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b6__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b15__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b14__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b13__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)));
}

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__1(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__2(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_comb__TOP__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_nba(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_nba\n"); );
    // Body
    if ((0x20ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__0(vlSelf);
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__1(vlSelf);
    }
    if ((0x100ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__2(vlSelf);
        vlSelf->__Vm_traceActivity[6U] = 1U;
    }
    if ((0x500ULL & vlSelf->__VnbaTriggered.word(0U))) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_comb__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[7U] = 1U;
    }
}

VL_INLINE_OPT void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__2(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_sequent__TOP__2\n"); );
    // Init
    SData/*8:0*/ __Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0;
    __Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0 = 0;
    SData/*15:0*/ __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0;
    __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0 = 0;
    CData/*0:0*/ __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0;
    __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0 = 0;
    SData/*8:0*/ __Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1;
    __Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1 = 0;
    SData/*15:0*/ __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1;
    __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1 = 0;
    CData/*0:0*/ __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1;
    __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1 = 0;
    // Body
    __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0 = 0U;
    __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1 = 0U;
    if (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB) {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__i_p = 0U;
        while (VL_GTS_III(32, 2U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__i_p)) {
            if ((1U & ((3U & (- (IData)((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB)))) 
                       >> (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__i_p)))) {
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__RAM1_PARITY[vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB] 
                    = ((~ ((IData)(1U) << (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__i_p))) 
                       & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__RAM1_PARITY
                       [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB]);
            }
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__i_p 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__i_p);
        }
    }
    if (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA) {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__k_p = 0U;
        while (VL_GTS_III(32, 2U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__k_p)) {
            if ((1U & ((3U & (- (IData)((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA)))) 
                       >> (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__k_p)))) {
                vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__RAM1_PARITY[vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA] 
                    = ((~ ((IData)(1U) << (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__k_p))) 
                       & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__RAM1_PARITY
                       [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA]);
            }
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__k_p 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__k_p);
        }
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RPARITY_B1 = 0U;
        __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinA;
        __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0 = 1U;
        __Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b15__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b14__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b12__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b11__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b10__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b9__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b8__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b7__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b6__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b5__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b4__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b3__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b2__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b1__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b0__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b13__05d 
            = (1U & ((0x2000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
                      ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1) 
                         >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1)));
    } else {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__m_p = 0U;
        while (VL_GTS_III(32, 2U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__m_p)) {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RPARITY_B1 
                = (((~ ((IData)(1U) << (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__m_p))) 
                    & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RPARITY_B1)) 
                   | (3U & ((1U & (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__RAM1_PARITY
                                   [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA] 
                                   >> (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__m_p))) 
                            << (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__m_p))));
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__m_p 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__m_p);
        }
    }
    if (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB) {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RPARITY_A1 = 0U;
        __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__dinB;
        __Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1 = 1U;
        __Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b15__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b14__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b13__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b12__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b11__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b10__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b9__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b8__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b7__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b6__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b5__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b4__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b2__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b1__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b0__05d;
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b3__05d 
            = (1U & ((8U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
                      ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1) 
                         >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1)));
    } else {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__j_p = 0U;
        while (VL_GTS_III(32, 2U, vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__j_p)) {
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RPARITY_A1 
                = (((~ ((IData)(1U) << (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__j_p))) 
                    & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RPARITY_A1)) 
                   | (3U & ((1U & (vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__RAM1_PARITY
                                   [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB] 
                                   >> (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__j_p))) 
                            << (1U & vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__j_p))));
            vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__j_p 
                = ((IData)(1U) + vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT__ram__02e0__02e0__DOT__parity_RAM1__DOT__j_p);
        }
    }
    if ((1U & (~ (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB)))) {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutB 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram
            [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrB];
    }
    if ((1U & (~ (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA)))) {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__doutA 
            = vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram
            [vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__addrA];
    }
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496 
        = (1U & (~ (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weB)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103 
        = (1U & (~ (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__weA)));
    if (__Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0) {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram[__Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0] 
            = __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v0;
    }
    if (__Vdlyvset__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1) {
        vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram[__Vdlyvdim0__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1] 
            = __Vdlyvval__co_sim_ram_true_dp_out_reg_512x16_block__DOT__golden__DOT__ram__v1;
    }
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242650__DOT__s1 
        = ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b3__05d)
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 2U : 3U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 2U : 0U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242653__DOT__s1 
        = ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b13__05d)
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 2U : 3U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 2U : 0U));
}

VL_INLINE_OPT void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_comb__TOP__0(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___nba_comb__TOP__0\n"); );
    // Body
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1 
        = ((0x10U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1 
        = ((0x20U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1 
        = ((4U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1 
        = ((0x1000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1 
        = ((0x100U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1 
        = ((0x800U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1 
        = ((0x400U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1 
        = ((0x200U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1 
        = ((2U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1 
        = ((1U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1 
        = ((0x80U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1 
        = ((0x40U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1 
        = ((0x8000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1 
        = ((0x4000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1 
        = ((0x2000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_A1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__02496)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1 
        = ((0x4000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1 
        = ((0x8000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1 
        = ((0x800U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1 
        = ((0x400U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1 
        = ((0x200U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1 
        = ((0x100U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1 
        = ((0x80U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1 
        = ((0x40U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1 
        = ((0x20U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1 
        = ((0x10U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1 
        = ((8U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1 
        = ((4U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1 
        = ((2U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1 
        = ((1U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1 
        = ((0x1000U & (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____Vcellout__ram__02e0__02e0__RDATA_B1))
            ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                ? 3U : 2U) : ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2438__03aexecute__024103)
                               ? 0U : 2U));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b4__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b4__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242651__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b5__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b5__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242652__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b2__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b2__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242654__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b12__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b12__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242657__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b8__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b8__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242658__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b11__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b11__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242659__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b10__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b10__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242660__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b9__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b9__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242661__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b1__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b1__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242662__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b0__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b0__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242663__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b7__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b7__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242664__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b6__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b6__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242665__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b15__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b15__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242678__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b14__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b14__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242679__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutB__05b13__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__02495__05b13__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242680__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b14__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b14__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242655__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b15__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b15__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242656__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b11__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b11__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242666__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b10__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b10__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242667__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b9__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b9__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242668__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b8__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b8__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242669__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b7__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b7__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242670__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b6__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b6__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242671__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b5__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b5__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242672__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b4__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b4__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242673__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b3__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b3__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242674__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b2__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b2__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242675__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b1__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b1__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242676__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b0__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b0__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242677__DOT__s1)));
    vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024iopadmap__024doutA__05b12__05d 
        = (1U & ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024auto__024memory_libmap__02ecc__03a2437__03aexecute__024102__05b12__05d)
                  ? ((IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1) 
                     >> 1U) : (IData)(vlSelf->co_sim_ram_true_dp_out_reg_512x16_block__DOT__netlist__DOT____024abc__0242649__024auto__024blifparse__02ecc__03a535__03aparse_blif__0242681__DOT__s1)));
}

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___timing_resume(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___timing_resume\n"); );
    // Body
    if ((0x200ULL & vlSelf->__VactTriggered.word(0U))) {
        vlSelf->__VtrigSched_hc8cb6c27__0.resume("@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)");
    }
    if ((0x100ULL & vlSelf->__VactTriggered.word(0U))) {
        vlSelf->__VtrigSched_hc8cb6b68__0.resume("@(posedge co_sim_ram_true_dp_out_reg_512x16_block.clk)");
    }
    if ((0x400ULL & vlSelf->__VactTriggered.word(0U))) {
        vlSelf->__VdlySched.resume();
    }
}

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___timing_commit(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___timing_commit\n"); );
    // Body
    if ((! (0x200ULL & vlSelf->__VactTriggered.word(0U)))) {
        vlSelf->__VtrigSched_hc8cb6c27__0.commit("@(negedge co_sim_ram_true_dp_out_reg_512x16_block.clk)");
    }
    if ((! (0x100ULL & vlSelf->__VactTriggered.word(0U)))) {
        vlSelf->__VtrigSched_hc8cb6b68__0.commit("@(posedge co_sim_ram_true_dp_out_reg_512x16_block.clk)");
    }
}

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_triggers__act(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);

bool Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_phase__act(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_phase__act\n"); );
    // Init
    VlTriggerVec<11> __VpreTriggered;
    CData/*0:0*/ __VactExecute;
    // Body
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_triggers__act(vlSelf);
    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___timing_commit(vlSelf);
    __VactExecute = vlSelf->__VactTriggered.any();
    if (__VactExecute) {
        __VpreTriggered.andNot(vlSelf->__VactTriggered, vlSelf->__VnbaTriggered);
        vlSelf->__VnbaTriggered.thisOr(vlSelf->__VactTriggered);
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___timing_resume(vlSelf);
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_act(vlSelf);
    }
    return (__VactExecute);
}

bool Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_phase__nba(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_phase__nba\n"); );
    // Init
    CData/*0:0*/ __VnbaExecute;
    // Body
    __VnbaExecute = vlSelf->__VnbaTriggered.any();
    if (__VnbaExecute) {
        Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_nba(vlSelf);
        vlSelf->__VnbaTriggered.clear();
    }
    return (__VnbaExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___dump_triggers__nba(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
#endif  // VL_DEBUG
#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___dump_triggers__act(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf);
#endif  // VL_DEBUG

void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval\n"); );
    // Init
    IData/*31:0*/ __VnbaIterCount;
    CData/*0:0*/ __VnbaContinue;
    // Body
    __VnbaIterCount = 0U;
    __VnbaContinue = 1U;
    while (__VnbaContinue) {
        if (VL_UNLIKELY((0x64U < __VnbaIterCount))) {
#ifdef VL_DEBUG
            Vco_sim_ram_true_dp_out_reg_512x16_block___024root___dump_triggers__nba(vlSelf);
#endif
            VL_FATAL_MT("/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 2, "", "NBA region did not converge.");
        }
        __VnbaIterCount = ((IData)(1U) + __VnbaIterCount);
        __VnbaContinue = 0U;
        vlSelf->__VactIterCount = 0U;
        vlSelf->__VactContinue = 1U;
        while (vlSelf->__VactContinue) {
            if (VL_UNLIKELY((0x64U < vlSelf->__VactIterCount))) {
#ifdef VL_DEBUG
                Vco_sim_ram_true_dp_out_reg_512x16_block___024root___dump_triggers__act(vlSelf);
#endif
                VL_FATAL_MT("/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././sim/co_sim_tb/co_sim_ram_true_dp_out_reg_512x16_block.v", 2, "", "Active region did not converge.");
            }
            vlSelf->__VactIterCount = ((IData)(1U) 
                                       + vlSelf->__VactIterCount);
            vlSelf->__VactContinue = 0U;
            if (Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_phase__act(vlSelf)) {
                vlSelf->__VactContinue = 1U;
            }
        }
        if (Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_phase__nba(vlSelf)) {
            __VnbaContinue = 1U;
        }
    }
}

#ifdef VL_DEBUG
void Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_debug_assertions(Vco_sim_ram_true_dp_out_reg_512x16_block___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vco_sim_ram_true_dp_out_reg_512x16_block__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_ram_true_dp_out_reg_512x16_block___024root___eval_debug_assertions\n"); );
}
#endif  // VL_DEBUG
