Classic Timing Analyzer report for full_adder_1
Mon Apr 04 23:07:36 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.439 ns   ; Cin  ; Cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.439 ns       ; Cin  ; Cout ;
; N/A   ; None              ; 10.417 ns       ; Cin  ; S[4] ;
; N/A   ; None              ; 10.388 ns       ; Cin  ; S[3] ;
; N/A   ; None              ; 10.105 ns       ; A[0] ; Cout ;
; N/A   ; None              ; 10.084 ns       ; B[1] ; Cout ;
; N/A   ; None              ; 10.083 ns       ; A[0] ; S[4] ;
; N/A   ; None              ; 10.068 ns       ; B[0] ; Cout ;
; N/A   ; None              ; 10.062 ns       ; B[1] ; S[4] ;
; N/A   ; None              ; 10.054 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 10.046 ns       ; B[0] ; S[4] ;
; N/A   ; None              ; 10.033 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 10.017 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 9.749 ns        ; Cin  ; S[1] ;
; N/A   ; None              ; 9.741 ns        ; A[2] ; Cout ;
; N/A   ; None              ; 9.719 ns        ; A[2] ; S[4] ;
; N/A   ; None              ; 9.690 ns        ; A[2] ; S[3] ;
; N/A   ; None              ; 9.674 ns        ; A[1] ; Cout ;
; N/A   ; None              ; 9.652 ns        ; A[1] ; S[4] ;
; N/A   ; None              ; 9.648 ns        ; B[2] ; Cout ;
; N/A   ; None              ; 9.626 ns        ; B[2] ; S[4] ;
; N/A   ; None              ; 9.623 ns        ; A[1] ; S[3] ;
; N/A   ; None              ; 9.609 ns        ; B[3] ; S[4] ;
; N/A   ; None              ; 9.597 ns        ; B[2] ; S[3] ;
; N/A   ; None              ; 9.579 ns        ; B[3] ; S[3] ;
; N/A   ; None              ; 9.531 ns        ; Cin  ; S[2] ;
; N/A   ; None              ; 9.451 ns        ; Cin  ; S[0] ;
; N/A   ; None              ; 9.449 ns        ; A[3] ; S[4] ;
; N/A   ; None              ; 9.419 ns        ; A[3] ; S[3] ;
; N/A   ; None              ; 9.415 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 9.378 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 9.340 ns        ; A[4] ; Cout ;
; N/A   ; None              ; 9.258 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 9.257 ns        ; B[3] ; Cout ;
; N/A   ; None              ; 9.243 ns        ; A[3] ; Cout ;
; N/A   ; None              ; 9.242 ns        ; B[4] ; Cout ;
; N/A   ; None              ; 9.197 ns        ; A[0] ; S[2] ;
; N/A   ; None              ; 9.175 ns        ; B[1] ; S[2] ;
; N/A   ; None              ; 9.160 ns        ; B[0] ; S[2] ;
; N/A   ; None              ; 9.117 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 9.094 ns        ; B[4] ; S[4] ;
; N/A   ; None              ; 9.080 ns        ; B[0] ; S[0] ;
; N/A   ; None              ; 9.015 ns        ; A[4] ; S[4] ;
; N/A   ; None              ; 8.866 ns        ; A[2] ; S[2] ;
; N/A   ; None              ; 8.787 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 8.765 ns        ; A[1] ; S[2] ;
; N/A   ; None              ; 8.532 ns        ; B[2] ; S[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Apr 04 23:07:36 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder_1 -c full_adder_1 --timing_analysis_only
Info: Longest tpd from source pin "Cin" to destination pin "Cout" is 10.439 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 2; PIN Node = 'Cin'
    Info: 2: + IC(5.009 ns) + CELL(0.053 ns) = 5.882 ns; Loc. = LCCOMB_X9_Y14_N0; Fanout = 3; COMB Node = 'adder:adder0|Cout~84'
    Info: 3: + IC(0.212 ns) + CELL(0.053 ns) = 6.147 ns; Loc. = LCCOMB_X9_Y14_N6; Fanout = 3; COMB Node = 'adder:adder2|Cout~208'
    Info: 4: + IC(0.254 ns) + CELL(0.228 ns) = 6.629 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 1; COMB Node = 'adder:adder4|Cout~90'
    Info: 5: + IC(1.848 ns) + CELL(1.962 ns) = 10.439 ns; Loc. = PIN_W13; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 3.116 ns ( 29.85 % )
    Info: Total interconnect delay = 7.323 ns ( 70.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Mon Apr 04 23:07:36 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


