<dec f='codebrowser/hw/pci-bridge/xio3130_downstream.h' l='6' type='PCIESlot * xio3130_downstream_init(PCIBus * bus, int devfn, _Bool multifunction, const char * bus_name, pci_map_irq_fn map_irq, uint8_t port, uint8_t chassis, uint16_t slot)'/>
<def f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='129' ll='153' type='PCIESlot * xio3130_downstream_init(PCIBus * bus, int devfn, _Bool multifunction, const char * bus_name, pci_map_irq_fn map_irq, uint8_t port, uint8_t chassis, uint16_t slot)'/>
