-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bin_dense is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wt_mem_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    wt_mem_V_2_ce0 : OUT STD_LOGIC;
    wt_mem_V_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    wt_mem_V_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    wt_mem_V_2_ce1 : OUT STD_LOGIC;
    wt_mem_V_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    kh_mem_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    kh_mem_V_2_ce0 : OUT STD_LOGIC;
    kh_mem_V_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dmem_V_2_ce0 : OUT STD_LOGIC;
    dmem_V_2_we0 : OUT STD_LOGIC;
    dmem_V_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dmem_V_2_ce1 : OUT STD_LOGIC;
    dmem_V_2_we1 : OUT STD_LOGIC;
    dmem_V_2_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    layer_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
    d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
    d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
    o_index_V_2 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of bin_dense is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_925 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000100100100101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_40 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal o_offset_V_fu_320_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal o_offset_V_reg_3139 : STD_LOGIC_VECTOR (5 downto 0);
    signal dmem_V_1_addr_reg_3144 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal dmem_V_1_load_reg_3170 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_69_reg_3176 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_70_reg_3182 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_71_reg_3189 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_72_reg_3197 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_73_reg_3205 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_74_reg_3213 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_75_reg_3221 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln68_fu_1499_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln68_reg_3230 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_fu_1509_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_reg_3236 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_141_reg_3241 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_142_reg_3247 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_143_reg_3254 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_144_reg_3262 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_145_reg_3270 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_146_reg_3278 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_147_reg_3286 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln68_1_fu_2625_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln68_1_reg_3295 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_11_fu_2635_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_11_reg_3301 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln700_15_fu_3067_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln700_15_reg_3311 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_1_addr_3_reg_3316 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln879_3_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_reg_3321 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln631_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln643_fu_369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_380_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_fu_3086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_2_fu_332_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_19_fu_324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1371_fu_342_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_fu_346_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_361_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln643_fu_374_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln1357_fu_389_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_451_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_475_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_499_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_507_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_587_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_595_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_651_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln1355_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln701_fu_785_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_791_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_fu_801_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_811_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_821_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_831_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_841_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_851_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_861_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_871_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_881_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_891_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_901_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_911_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_921_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_931_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1355_fu_941_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1355_1_fu_945_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_52_fu_1015_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1025_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1035_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_1045_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_1055_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_1065_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_fu_1075_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_fu_1085_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_1095_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_fu_1105_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_fu_1115_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_1125_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_fu_1135_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_65_fu_1145_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_66_fu_1155_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_fu_1165_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1355_2_fu_1175_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln1355_2_fu_1241_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln1355_1_fu_1011_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln68_fu_1379_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_68_fu_1393_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln68_3_fu_1245_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln68_4_fu_1309_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln68_2_fu_1403_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln68_1_fu_1407_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln68_6_fu_1373_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln68_2_fu_1413_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln700_fu_1385_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln4_fu_1419_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_7_fu_1503_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln700_1_fu_1389_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln1357_1_fu_1515_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_77_fu_1521_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_1529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_1537_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_1553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_1561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_1569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_1577_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1585_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_1593_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_1601_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_1609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_1625_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_1633_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_1649_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_1657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_1665_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_1673_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_1681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_1689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_1697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_1705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_1713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_1721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_1729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_1737_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_1745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_1753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_1761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_fu_1769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1355_3_fu_1777_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln1355_3_fu_1907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln701_1_fu_1911_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_109_fu_1917_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_110_fu_1927_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_fu_1937_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_fu_1947_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_fu_1957_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_114_fu_1967_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_115_fu_1977_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_116_fu_1987_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_117_fu_1997_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_fu_2007_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_119_fu_2017_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_fu_2027_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_121_fu_2037_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_122_fu_2047_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_123_fu_2057_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1355_1_fu_2067_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1355_4_fu_2071_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_124_fu_2141_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_125_fu_2151_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_126_fu_2161_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_fu_2171_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_128_fu_2181_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_fu_2191_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_130_fu_2201_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_fu_2211_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_132_fu_2221_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_fu_2231_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_fu_2241_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_135_fu_2251_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_136_fu_2261_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_137_fu_2271_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_138_fu_2281_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_139_fu_2291_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln1355_5_fu_2301_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln1355_5_fu_2367_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln1355_4_fu_2137_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln68_3_fu_2505_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_140_fu_2519_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln68_9_fu_2371_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln68_s_fu_2435_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln68_3_fu_2529_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln68_4_fu_2533_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln68_7_fu_2499_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln68_5_fu_2539_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln700_2_fu_2511_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln700_3_fu_2545_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln700_14_fu_2629_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln700_3_fu_2515_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln1_fu_2641_p16 : STD_LOGIC_VECTOR (59 downto 0);
    signal lshr_ln1503_3_fu_2671_p14 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln1503_2_fu_2694_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln1503_fu_2698_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln68_fu_2667_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln700_1_fu_2702_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln700_2_fu_2724_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_8_fu_2752_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_76_fu_2764_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal zext_ln1503_6_fu_2774_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_10_fu_2758_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_9_fu_2778_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_17_fu_2746_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln1503_2_fu_2794_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1503_3_fu_2804_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1503_1_fu_2784_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1503_1_fu_2787_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1503_1_fu_2820_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1503_fu_2814_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1503_2_fu_2826_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_2832_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1503_3_fu_2840_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln68_fu_2844_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal and_ln68_1_fu_2854_p16 : STD_LOGIC_VECTOR (59 downto 0);
    signal lshr_ln1503_9_fu_2884_p14 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln1503_8_fu_2907_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln1503_4_fu_2911_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln68_1_fu_2880_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln700_4_fu_2915_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln700_5_fu_2937_p13 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_12_fu_2965_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_148_fu_2977_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal zext_ln1503_9_fu_2987_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_16_fu_2971_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_13_fu_2991_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal add_ln700_18_fu_2959_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln1503_6_fu_3007_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1503_7_fu_3017_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1503_5_fu_2997_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1503_5_fu_3000_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1503_4_fu_3033_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1503_3_fu_3027_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1503_5_fu_3039_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln1503_1_fu_3045_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1503_7_fu_3053_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln68_1_fu_3057_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln68_1_fu_3063_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln68_fu_2850_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_3079_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln700_fu_3091_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_fu_3094_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln816_fu_3101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln555_fu_3098_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln816_fu_3107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln879_fu_3073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_3111_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln700_11_reg_3301 <= add_ln700_11_fu_2635_p2;
                add_ln700_reg_3236 <= add_ln700_fu_1509_p2;
                tmp_141_reg_3241 <= add_ln68_5_fu_2539_p2(59 downto 56);
                tmp_142_reg_3247 <= add_ln68_5_fu_2539_p2(51 downto 48);
                tmp_143_reg_3254 <= add_ln68_5_fu_2539_p2(43 downto 40);
                tmp_144_reg_3262 <= add_ln68_5_fu_2539_p2(35 downto 32);
                tmp_145_reg_3270 <= add_ln68_5_fu_2539_p2(27 downto 24);
                tmp_146_reg_3278 <= add_ln68_5_fu_2539_p2(19 downto 16);
                tmp_147_reg_3286 <= add_ln68_5_fu_2539_p2(11 downto 8);
                tmp_69_reg_3176 <= add_ln68_2_fu_1413_p2(59 downto 56);
                tmp_70_reg_3182 <= add_ln68_2_fu_1413_p2(51 downto 48);
                tmp_71_reg_3189 <= add_ln68_2_fu_1413_p2(43 downto 40);
                tmp_72_reg_3197 <= add_ln68_2_fu_1413_p2(35 downto 32);
                tmp_73_reg_3205 <= add_ln68_2_fu_1413_p2(27 downto 24);
                tmp_74_reg_3213 <= add_ln68_2_fu_1413_p2(19 downto 16);
                tmp_75_reg_3221 <= add_ln68_2_fu_1413_p2(11 downto 8);
                trunc_ln68_1_reg_3295 <= trunc_ln68_1_fu_2625_p1;
                trunc_ln68_reg_3230 <= trunc_ln68_fu_1499_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    add_ln700_15_reg_3311(9 downto 1) <= add_ln700_15_fu_3067_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    dmem_V_1_addr_3_reg_3316(11) <= zext_ln180_fu_3086_p1(12 - 1 downto 0)(11);
                icmp_ln879_3_reg_3321 <= icmp_ln879_3_fu_3128_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    dmem_V_1_addr_reg_3144(8 downto 0) <= zext_ln631_fu_356_p1(12 - 1 downto 0)(8 downto 0);    dmem_V_1_addr_reg_3144(11 downto 10) <= zext_ln631_fu_356_p1(12 - 1 downto 0)(11 downto 10);
                o_offset_V_reg_3139 <= o_offset_V_fu_320_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                dmem_V_1_load_reg_3170 <= dmem_V_2_q0;
            end if;
        end if;
    end process;
    dmem_V_1_addr_reg_3144(9) <= '0';
    add_ln700_15_reg_3311(0) <= '0';
    dmem_V_1_addr_3_reg_3316(10 downto 0) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln1503_1_fu_2820_p2 <= std_logic_vector(unsigned(zext_ln1503_1_fu_2784_p1) + unsigned(trunc_ln1503_1_fu_2787_p3));
    add_ln1503_2_fu_2826_p2 <= std_logic_vector(unsigned(add_ln1503_1_fu_2820_p2) + unsigned(add_ln1503_fu_2814_p2));
    add_ln1503_3_fu_3027_p2 <= std_logic_vector(unsigned(trunc_ln1503_6_fu_3007_p4) + unsigned(trunc_ln1503_7_fu_3017_p4));
    add_ln1503_4_fu_3033_p2 <= std_logic_vector(unsigned(zext_ln1503_5_fu_2997_p1) + unsigned(trunc_ln1503_5_fu_3000_p3));
    add_ln1503_5_fu_3039_p2 <= std_logic_vector(unsigned(add_ln1503_4_fu_3033_p2) + unsigned(add_ln1503_3_fu_3027_p2));
    add_ln1503_fu_2814_p2 <= std_logic_vector(unsigned(trunc_ln1503_2_fu_2794_p4) + unsigned(trunc_ln1503_3_fu_2804_p4));
    add_ln68_1_fu_1407_p2 <= std_logic_vector(unsigned(trunc_ln68_3_fu_1245_p31) + unsigned(trunc_ln68_4_fu_1309_p31));
    add_ln68_2_fu_1413_p2 <= std_logic_vector(unsigned(zext_ln68_2_fu_1403_p1) + unsigned(add_ln68_1_fu_1407_p2));
    add_ln68_3_fu_2505_p2 <= std_logic_vector(unsigned(zext_ln1355_5_fu_2367_p1) + unsigned(zext_ln1355_4_fu_2137_p1));
    add_ln68_4_fu_2533_p2 <= std_logic_vector(unsigned(trunc_ln68_9_fu_2371_p31) + unsigned(trunc_ln68_s_fu_2435_p31));
    add_ln68_5_fu_2539_p2 <= std_logic_vector(unsigned(zext_ln68_3_fu_2529_p1) + unsigned(add_ln68_4_fu_2533_p2));
    add_ln68_6_fu_1373_p2 <= std_logic_vector(unsigned(and_ln1355_1_fu_945_p32) + unsigned(and_ln1355_2_fu_1175_p32));
    add_ln68_7_fu_2499_p2 <= std_logic_vector(unsigned(and_ln1355_4_fu_2071_p32) + unsigned(and_ln1355_5_fu_2301_p32));
    add_ln68_fu_1379_p2 <= std_logic_vector(unsigned(zext_ln1355_2_fu_1241_p1) + unsigned(zext_ln1355_1_fu_1011_p1));
    add_ln700_10_fu_2758_p2 <= std_logic_vector(unsigned(trunc_ln700_1_fu_2702_p13) + unsigned(trunc_ln700_2_fu_2724_p13));
    add_ln700_11_fu_2635_p2 <= std_logic_vector(unsigned(add_ln700_14_fu_2629_p2) + unsigned(zext_ln700_3_fu_2515_p1));
    add_ln700_12_fu_2965_p2 <= std_logic_vector(unsigned(zext_ln1503_4_fu_2911_p1) + unsigned(zext_ln68_1_fu_2880_p1));
    add_ln700_13_fu_2991_p2 <= std_logic_vector(unsigned(zext_ln1503_9_fu_2987_p1) + unsigned(add_ln700_16_fu_2971_p2));
    add_ln700_14_fu_2629_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_2511_p1) + unsigned(trunc_ln700_3_fu_2545_p4));
    add_ln700_15_fu_3067_p2 <= std_logic_vector(signed(sext_ln68_1_fu_3063_p1) + signed(sext_ln68_fu_2850_p1));
    add_ln700_16_fu_2971_p2 <= std_logic_vector(unsigned(trunc_ln700_4_fu_2915_p13) + unsigned(trunc_ln700_5_fu_2937_p13));
    add_ln700_17_fu_2746_p2 <= std_logic_vector(unsigned(and_ln1_fu_2641_p16) + unsigned(zext_ln1503_2_fu_2694_p1));
    add_ln700_18_fu_2959_p2 <= std_logic_vector(unsigned(and_ln68_1_fu_2854_p16) + unsigned(zext_ln1503_8_fu_2907_p1));
    add_ln700_7_fu_1503_p2 <= std_logic_vector(unsigned(zext_ln700_fu_1385_p1) + unsigned(trunc_ln4_fu_1419_p4));
    add_ln700_8_fu_2752_p2 <= std_logic_vector(unsigned(zext_ln1503_fu_2698_p1) + unsigned(zext_ln68_fu_2667_p1));
    add_ln700_9_fu_2778_p2 <= std_logic_vector(unsigned(zext_ln1503_6_fu_2774_p1) + unsigned(add_ln700_10_fu_2758_p2));
    add_ln700_fu_1509_p2 <= std_logic_vector(unsigned(add_ln700_7_fu_1503_p2) + unsigned(zext_ln700_1_fu_1389_p1));
    and_ln1355_1_fu_945_p32 <= ((((((((((((((((((((((((((((((tmp_4_fu_791_p4 & ap_const_lv2_0) & tmp_5_fu_801_p4) & ap_const_lv2_0) & tmp_6_fu_811_p4) & ap_const_lv2_0) & tmp_7_fu_821_p4) & ap_const_lv2_0) & tmp_8_fu_831_p4) & ap_const_lv2_0) & tmp_9_fu_841_p4) & ap_const_lv2_0) & tmp_10_fu_851_p4) & ap_const_lv2_0) & tmp_11_fu_861_p4) & ap_const_lv2_0) & tmp_12_fu_871_p4) & ap_const_lv2_0) & tmp_13_fu_881_p4) & ap_const_lv2_0) & tmp_14_fu_891_p4) & ap_const_lv2_0) & tmp_15_fu_901_p4) & ap_const_lv2_0) & tmp_16_fu_911_p4) & ap_const_lv2_0) & tmp_17_fu_921_p4) & ap_const_lv2_0) & tmp_18_fu_931_p4) & ap_const_lv2_0) & trunc_ln1355_fu_941_p1);
    and_ln1355_2_fu_1175_p32 <= ((((((((((((((((((((((((((((((tmp_52_fu_1015_p4 & ap_const_lv2_0) & tmp_53_fu_1025_p4) & ap_const_lv2_0) & tmp_54_fu_1035_p4) & ap_const_lv2_0) & tmp_55_fu_1045_p4) & ap_const_lv2_0) & tmp_56_fu_1055_p4) & ap_const_lv2_0) & tmp_57_fu_1065_p4) & ap_const_lv2_0) & tmp_58_fu_1075_p4) & ap_const_lv2_0) & tmp_59_fu_1085_p4) & ap_const_lv2_0) & tmp_60_fu_1095_p4) & ap_const_lv2_0) & tmp_61_fu_1105_p4) & ap_const_lv2_0) & tmp_62_fu_1115_p4) & ap_const_lv2_0) & tmp_63_fu_1125_p4) & ap_const_lv2_0) & tmp_64_fu_1135_p4) & ap_const_lv2_0) & tmp_65_fu_1145_p4) & ap_const_lv2_0) & tmp_66_fu_1155_p4) & ap_const_lv2_0) & tmp_67_fu_1165_p4);
    and_ln1355_3_fu_1777_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_77_fu_1521_p3 & ap_const_lv1_0) & tmp_78_fu_1529_p3) & ap_const_lv1_0) & tmp_79_fu_1537_p3) & ap_const_lv1_0) & tmp_80_fu_1545_p3) & ap_const_lv1_0) & tmp_81_fu_1553_p3) & ap_const_lv1_0) & tmp_82_fu_1561_p3) & ap_const_lv1_0) & tmp_83_fu_1569_p3) & ap_const_lv1_0) & tmp_84_fu_1577_p3) & ap_const_lv1_0) & tmp_85_fu_1585_p3) & ap_const_lv1_0) & tmp_86_fu_1593_p3) & ap_const_lv1_0) & tmp_87_fu_1601_p3) & ap_const_lv1_0) & tmp_88_fu_1609_p3) & ap_const_lv1_0) & tmp_89_fu_1617_p3) & ap_const_lv1_0) & tmp_90_fu_1625_p3) & ap_const_lv1_0) & tmp_91_fu_1633_p3) & ap_const_lv1_0) & tmp_92_fu_1641_p3) & ap_const_lv1_0) & tmp_93_fu_1649_p3) & ap_const_lv1_0) & tmp_94_fu_1657_p3) & ap_const_lv1_0) & tmp_95_fu_1665_p3) & ap_const_lv1_0) & tmp_96_fu_1673_p3) & ap_const_lv1_0) & tmp_97_fu_1681_p3) & ap_const_lv1_0) & tmp_98_fu_1689_p3) & ap_const_lv1_0) & tmp_99_fu_1697_p3) & ap_const_lv1_0) & tmp_100_fu_1705_p3) & ap_const_lv1_0) & tmp_101_fu_1713_p3) & ap_const_lv1_0) & tmp_102_fu_1721_p3) & ap_const_lv1_0) & tmp_103_fu_1729_p3) & ap_const_lv1_0) & tmp_104_fu_1737_p3) & ap_const_lv1_0) & tmp_105_fu_1745_p3) & ap_const_lv1_0) & tmp_106_fu_1753_p3) & ap_const_lv1_0) & tmp_107_fu_1761_p3) & ap_const_lv1_0) & tmp_108_fu_1769_p3);
    and_ln1355_4_fu_2071_p32 <= ((((((((((((((((((((((((((((((tmp_109_fu_1917_p4 & ap_const_lv2_0) & tmp_110_fu_1927_p4) & ap_const_lv2_0) & tmp_111_fu_1937_p4) & ap_const_lv2_0) & tmp_112_fu_1947_p4) & ap_const_lv2_0) & tmp_113_fu_1957_p4) & ap_const_lv2_0) & tmp_114_fu_1967_p4) & ap_const_lv2_0) & tmp_115_fu_1977_p4) & ap_const_lv2_0) & tmp_116_fu_1987_p4) & ap_const_lv2_0) & tmp_117_fu_1997_p4) & ap_const_lv2_0) & tmp_118_fu_2007_p4) & ap_const_lv2_0) & tmp_119_fu_2017_p4) & ap_const_lv2_0) & tmp_120_fu_2027_p4) & ap_const_lv2_0) & tmp_121_fu_2037_p4) & ap_const_lv2_0) & tmp_122_fu_2047_p4) & ap_const_lv2_0) & tmp_123_fu_2057_p4) & ap_const_lv2_0) & trunc_ln1355_1_fu_2067_p1);
    and_ln1355_5_fu_2301_p32 <= ((((((((((((((((((((((((((((((tmp_124_fu_2141_p4 & ap_const_lv2_0) & tmp_125_fu_2151_p4) & ap_const_lv2_0) & tmp_126_fu_2161_p4) & ap_const_lv2_0) & tmp_127_fu_2171_p4) & ap_const_lv2_0) & tmp_128_fu_2181_p4) & ap_const_lv2_0) & tmp_129_fu_2191_p4) & ap_const_lv2_0) & tmp_130_fu_2201_p4) & ap_const_lv2_0) & tmp_131_fu_2211_p4) & ap_const_lv2_0) & tmp_132_fu_2221_p4) & ap_const_lv2_0) & tmp_133_fu_2231_p4) & ap_const_lv2_0) & tmp_134_fu_2241_p4) & ap_const_lv2_0) & tmp_135_fu_2251_p4) & ap_const_lv2_0) & tmp_136_fu_2261_p4) & ap_const_lv2_0) & tmp_137_fu_2271_p4) & ap_const_lv2_0) & tmp_138_fu_2281_p4) & ap_const_lv2_0) & tmp_139_fu_2291_p4);
    and_ln1_fu_2641_p16 <= ((((((((((((((tmp_69_reg_3176 & ap_const_lv4_0) & tmp_70_reg_3182) & ap_const_lv4_0) & tmp_71_reg_3189) & ap_const_lv4_0) & tmp_72_reg_3197) & ap_const_lv4_0) & tmp_73_reg_3205) & ap_const_lv4_0) & tmp_74_reg_3213) & ap_const_lv4_0) & tmp_75_reg_3221) & ap_const_lv4_0) & trunc_ln68_reg_3230);
    and_ln68_1_fu_2854_p16 <= ((((((((((((((tmp_141_reg_3241 & ap_const_lv4_0) & tmp_142_reg_3247) & ap_const_lv4_0) & tmp_143_reg_3254) & ap_const_lv4_0) & tmp_144_reg_3262) & ap_const_lv4_0) & tmp_145_reg_3270) & ap_const_lv4_0) & tmp_146_reg_3278) & ap_const_lv4_0) & tmp_147_reg_3286) & ap_const_lv4_0) & trunc_ln68_1_reg_3295);
    and_ln_fu_651_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_20_fu_395_p3 & ap_const_lv1_0) & tmp_21_fu_403_p3) & ap_const_lv1_0) & tmp_22_fu_411_p3) & ap_const_lv1_0) & tmp_23_fu_419_p3) & ap_const_lv1_0) & tmp_24_fu_427_p3) & ap_const_lv1_0) & tmp_25_fu_435_p3) & ap_const_lv1_0) & tmp_26_fu_443_p3) & ap_const_lv1_0) & tmp_27_fu_451_p3) & ap_const_lv1_0) & tmp_28_fu_459_p3) & ap_const_lv1_0) & tmp_29_fu_467_p3) & ap_const_lv1_0) & tmp_30_fu_475_p3) & ap_const_lv1_0) & tmp_31_fu_483_p3) & ap_const_lv1_0) & tmp_32_fu_491_p3) & ap_const_lv1_0) & tmp_33_fu_499_p3) & ap_const_lv1_0) & tmp_34_fu_507_p3) & ap_const_lv1_0) & tmp_35_fu_515_p3) & ap_const_lv1_0) & tmp_36_fu_523_p3) & ap_const_lv1_0) & tmp_37_fu_531_p3) & ap_const_lv1_0) & tmp_38_fu_539_p3) & ap_const_lv1_0) & tmp_39_fu_547_p3) & ap_const_lv1_0) & tmp_40_fu_555_p3) & ap_const_lv1_0) & tmp_41_fu_563_p3) & ap_const_lv1_0) & tmp_42_fu_571_p3) & ap_const_lv1_0) & tmp_43_fu_579_p3) & ap_const_lv1_0) & tmp_44_fu_587_p3) & ap_const_lv1_0) & tmp_45_fu_595_p3) & ap_const_lv1_0) & tmp_46_fu_603_p3) & ap_const_lv1_0) & tmp_47_fu_611_p3) & ap_const_lv1_0) & tmp_48_fu_619_p3) & ap_const_lv1_0) & tmp_49_fu_627_p3) & ap_const_lv1_0) & tmp_50_fu_635_p3) & ap_const_lv1_0) & tmp_51_fu_643_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_2_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, dmem_V_1_addr_3_reg_3316, zext_ln631_fu_356_p1, zext_ln643_fu_369_p1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dmem_V_2_address0 <= dmem_V_1_addr_3_reg_3316;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dmem_V_2_address0 <= zext_ln643_fu_369_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            dmem_V_2_address0 <= zext_ln631_fu_356_p1(12 - 1 downto 0);
        else 
            dmem_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_2_address1_assign_proc : process(dmem_V_1_addr_reg_3144, ap_CS_fsm_state2, ap_CS_fsm_state5, tmp_1_fu_380_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dmem_V_2_address1 <= dmem_V_1_addr_reg_3144;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dmem_V_2_address1 <= tmp_1_fu_380_p3(12 - 1 downto 0);
        else 
            dmem_V_2_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_2_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            dmem_V_2_ce0 <= ap_const_logic_1;
        else 
            dmem_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_2_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            dmem_V_2_ce1 <= ap_const_logic_1;
        else 
            dmem_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    dmem_V_2_d0 <= ap_const_lv64_0;
    dmem_V_2_d1 <= 
        tmp_149_fu_3111_p4 when (icmp_ln879_fu_3073_p2(0) = '1') else 
        dmem_V_1_load_reg_3170;

    dmem_V_2_we0_assign_proc : process(icmp_ln879_3_reg_3321, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln879_3_reg_3321 = ap_const_lv1_1))) then 
            dmem_V_2_we0 <= ap_const_logic_1;
        else 
            dmem_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_2_we1_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dmem_V_2_we1 <= ap_const_logic_1;
        else 
            dmem_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln816_fu_3101_p2 <= "1" when (signed(sext_ln700_fu_3091_p1) < signed(trunc_ln647_fu_3094_p1)) else "0";
    icmp_ln879_3_fu_3128_p2 <= "1" when (layer_type_V = ap_const_lv2_3) else "0";
    icmp_ln879_fu_3073_p2 <= "1" when (layer_type_V = ap_const_lv2_2) else "0";
    kh_mem_V_2_address0 <= ap_const_lv64_0(6 - 1 downto 0);

    kh_mem_V_2_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            kh_mem_V_2_ce0 <= ap_const_logic_1;
        else 
            kh_mem_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1503_3_fu_2671_p14 <= ((((((((((((tmp_69_reg_3176 & ap_const_lv4_0) & tmp_70_reg_3182) & ap_const_lv4_0) & tmp_71_reg_3189) & ap_const_lv4_0) & tmp_72_reg_3197) & ap_const_lv4_0) & tmp_73_reg_3205) & ap_const_lv4_0) & tmp_74_reg_3213) & ap_const_lv4_0) & tmp_75_reg_3221);
    lshr_ln1503_9_fu_2884_p14 <= ((((((((((((tmp_141_reg_3241 & ap_const_lv4_0) & tmp_142_reg_3247) & ap_const_lv4_0) & tmp_143_reg_3254) & ap_const_lv4_0) & tmp_144_reg_3262) & ap_const_lv4_0) & tmp_145_reg_3270) & ap_const_lv4_0) & tmp_146_reg_3278) & ap_const_lv4_0) & tmp_147_reg_3286);
    o_offset_V_fu_320_p1 <= o_index_V_2(6 - 1 downto 0);
    or_ln643_fu_374_p2 <= (tmp_s_fu_361_p3 or ap_const_lv12_400);
        sext_ln68_1_fu_3063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln68_1_fu_3057_p2),10));

        sext_ln68_fu_2850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln68_fu_2844_p2),10));

        sext_ln700_fu_3091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_15_reg_3311),16));

    shl_ln1503_1_fu_3045_p3 <= (add_ln1503_5_fu_3039_p2 & ap_const_lv1_0);
    shl_ln_fu_2832_p3 <= (add_ln1503_2_fu_2826_p2 & ap_const_lv1_0);
    sub_ln68_1_fu_3057_p2 <= std_logic_vector(unsigned(ap_const_lv9_40) - unsigned(zext_ln1503_7_fu_3053_p1));
    sub_ln68_fu_2844_p2 <= std_logic_vector(unsigned(ap_const_lv9_40) - unsigned(zext_ln1503_3_fu_2840_p1));
    sub_ln701_1_fu_1911_p2 <= std_logic_vector(unsigned(xor_ln1357_1_fu_1515_p2) - unsigned(zext_ln1355_3_fu_1907_p1));
    sub_ln701_fu_785_p2 <= std_logic_vector(unsigned(xor_ln1357_fu_389_p2) - unsigned(zext_ln1355_fu_781_p1));
    tmp_100_fu_1705_p3 <= xor_ln1357_1_fu_1515_p2(17 downto 17);
    tmp_101_fu_1713_p3 <= xor_ln1357_1_fu_1515_p2(15 downto 15);
    tmp_102_fu_1721_p3 <= xor_ln1357_1_fu_1515_p2(13 downto 13);
    tmp_103_fu_1729_p3 <= xor_ln1357_1_fu_1515_p2(11 downto 11);
    tmp_104_fu_1737_p3 <= xor_ln1357_1_fu_1515_p2(9 downto 9);
    tmp_105_fu_1745_p3 <= xor_ln1357_1_fu_1515_p2(7 downto 7);
    tmp_106_fu_1753_p3 <= xor_ln1357_1_fu_1515_p2(5 downto 5);
    tmp_107_fu_1761_p3 <= xor_ln1357_1_fu_1515_p2(3 downto 3);
    tmp_108_fu_1769_p3 <= xor_ln1357_1_fu_1515_p2(1 downto 1);
    tmp_109_fu_1917_p4 <= sub_ln701_1_fu_1911_p2(61 downto 60);
    tmp_10_fu_851_p4 <= sub_ln701_fu_785_p2(37 downto 36);
    tmp_110_fu_1927_p4 <= sub_ln701_1_fu_1911_p2(57 downto 56);
    tmp_111_fu_1937_p4 <= sub_ln701_1_fu_1911_p2(53 downto 52);
    tmp_112_fu_1947_p4 <= sub_ln701_1_fu_1911_p2(49 downto 48);
    tmp_113_fu_1957_p4 <= sub_ln701_1_fu_1911_p2(45 downto 44);
    tmp_114_fu_1967_p4 <= sub_ln701_1_fu_1911_p2(41 downto 40);
    tmp_115_fu_1977_p4 <= sub_ln701_1_fu_1911_p2(37 downto 36);
    tmp_116_fu_1987_p4 <= sub_ln701_1_fu_1911_p2(33 downto 32);
    tmp_117_fu_1997_p4 <= sub_ln701_1_fu_1911_p2(29 downto 28);
    tmp_118_fu_2007_p4 <= sub_ln701_1_fu_1911_p2(25 downto 24);
    tmp_119_fu_2017_p4 <= sub_ln701_1_fu_1911_p2(21 downto 20);
    tmp_11_fu_861_p4 <= sub_ln701_fu_785_p2(33 downto 32);
    tmp_120_fu_2027_p4 <= sub_ln701_1_fu_1911_p2(17 downto 16);
    tmp_121_fu_2037_p4 <= sub_ln701_1_fu_1911_p2(13 downto 12);
    tmp_122_fu_2047_p4 <= sub_ln701_1_fu_1911_p2(9 downto 8);
    tmp_123_fu_2057_p4 <= sub_ln701_1_fu_1911_p2(5 downto 4);
    tmp_124_fu_2141_p4 <= sub_ln701_1_fu_1911_p2(63 downto 62);
    tmp_125_fu_2151_p4 <= sub_ln701_1_fu_1911_p2(59 downto 58);
    tmp_126_fu_2161_p4 <= sub_ln701_1_fu_1911_p2(55 downto 54);
    tmp_127_fu_2171_p4 <= sub_ln701_1_fu_1911_p2(51 downto 50);
    tmp_128_fu_2181_p4 <= sub_ln701_1_fu_1911_p2(47 downto 46);
    tmp_129_fu_2191_p4 <= sub_ln701_1_fu_1911_p2(43 downto 42);
    tmp_12_fu_871_p4 <= sub_ln701_fu_785_p2(29 downto 28);
    tmp_130_fu_2201_p4 <= sub_ln701_1_fu_1911_p2(39 downto 38);
    tmp_131_fu_2211_p4 <= sub_ln701_1_fu_1911_p2(35 downto 34);
    tmp_132_fu_2221_p4 <= sub_ln701_1_fu_1911_p2(31 downto 30);
    tmp_133_fu_2231_p4 <= sub_ln701_1_fu_1911_p2(27 downto 26);
    tmp_134_fu_2241_p4 <= sub_ln701_1_fu_1911_p2(23 downto 22);
    tmp_135_fu_2251_p4 <= sub_ln701_1_fu_1911_p2(19 downto 18);
    tmp_136_fu_2261_p4 <= sub_ln701_1_fu_1911_p2(15 downto 14);
    tmp_137_fu_2271_p4 <= sub_ln701_1_fu_1911_p2(11 downto 10);
    tmp_138_fu_2281_p4 <= sub_ln701_1_fu_1911_p2(7 downto 6);
    tmp_139_fu_2291_p4 <= sub_ln701_1_fu_1911_p2(3 downto 2);
    tmp_13_fu_881_p4 <= sub_ln701_fu_785_p2(25 downto 24);
    tmp_140_fu_2519_p4 <= add_ln68_3_fu_2505_p2(62 downto 4);
    tmp_148_fu_2977_p4 <= add_ln700_12_fu_2965_p2(60 downto 16);
    
    tmp_149_fu_3111_p4_proc : process(dmem_V_1_load_reg_3170, zext_ln555_fu_3098_p1, zext_ln816_fu_3107_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        tmp_149_fu_3111_p4 <= dmem_V_1_load_reg_3170;
        if to_integer(unsigned(zext_ln555_fu_3098_p1)) >= dmem_V_1_load_reg_3170'low and to_integer(unsigned(zext_ln555_fu_3098_p1)) <= dmem_V_1_load_reg_3170'high then
            result(0) := '0';
            for i in zext_ln816_fu_3107_p1'range loop
                result(0) := result(0) or zext_ln816_fu_3107_p1(i);
            end loop;
            tmp_149_fu_3111_p4(to_integer(unsigned(zext_ln555_fu_3098_p1))) <= result(0);
        end if;
    end process;

    tmp_14_fu_891_p4 <= sub_ln701_fu_785_p2(21 downto 20);
    tmp_15_fu_901_p4 <= sub_ln701_fu_785_p2(17 downto 16);
    tmp_16_fu_911_p4 <= sub_ln701_fu_785_p2(13 downto 12);
    tmp_17_fu_921_p4 <= sub_ln701_fu_785_p2(9 downto 8);
    tmp_18_fu_931_p4 <= sub_ln701_fu_785_p2(5 downto 4);
    tmp_19_fu_324_p3 <= o_index_V_2(6 downto 6);
    tmp_1_fu_380_p3 <= (ap_const_lv52_0 & or_ln643_fu_374_p2);
    tmp_20_fu_395_p3 <= xor_ln1357_fu_389_p2(63 downto 63);
    tmp_21_fu_403_p3 <= xor_ln1357_fu_389_p2(61 downto 61);
    tmp_22_fu_411_p3 <= xor_ln1357_fu_389_p2(59 downto 59);
    tmp_23_fu_419_p3 <= xor_ln1357_fu_389_p2(57 downto 57);
    tmp_24_fu_427_p3 <= xor_ln1357_fu_389_p2(55 downto 55);
    tmp_25_fu_435_p3 <= xor_ln1357_fu_389_p2(53 downto 53);
    tmp_26_fu_443_p3 <= xor_ln1357_fu_389_p2(51 downto 51);
    tmp_27_fu_451_p3 <= xor_ln1357_fu_389_p2(49 downto 49);
    tmp_28_fu_459_p3 <= xor_ln1357_fu_389_p2(47 downto 47);
    tmp_29_fu_467_p3 <= xor_ln1357_fu_389_p2(45 downto 45);
    tmp_2_fu_332_p4 <= o_index_V_2(15 downto 7);
    tmp_30_fu_475_p3 <= xor_ln1357_fu_389_p2(43 downto 43);
    tmp_31_fu_483_p3 <= xor_ln1357_fu_389_p2(41 downto 41);
    tmp_32_fu_491_p3 <= xor_ln1357_fu_389_p2(39 downto 39);
    tmp_33_fu_499_p3 <= xor_ln1357_fu_389_p2(37 downto 37);
    tmp_34_fu_507_p3 <= xor_ln1357_fu_389_p2(35 downto 35);
    tmp_35_fu_515_p3 <= xor_ln1357_fu_389_p2(33 downto 33);
    tmp_36_fu_523_p3 <= xor_ln1357_fu_389_p2(31 downto 31);
    tmp_37_fu_531_p3 <= xor_ln1357_fu_389_p2(29 downto 29);
    tmp_38_fu_539_p3 <= xor_ln1357_fu_389_p2(27 downto 27);
    tmp_39_fu_547_p3 <= xor_ln1357_fu_389_p2(25 downto 25);
    tmp_3_fu_346_p4 <= ((d_o_idx_V & tmp_19_fu_324_p3) & zext_ln1371_fu_342_p1);
    tmp_40_fu_555_p3 <= xor_ln1357_fu_389_p2(23 downto 23);
    tmp_41_fu_563_p3 <= xor_ln1357_fu_389_p2(21 downto 21);
    tmp_42_fu_571_p3 <= xor_ln1357_fu_389_p2(19 downto 19);
    tmp_43_fu_579_p3 <= xor_ln1357_fu_389_p2(17 downto 17);
    tmp_44_fu_587_p3 <= xor_ln1357_fu_389_p2(15 downto 15);
    tmp_45_fu_595_p3 <= xor_ln1357_fu_389_p2(13 downto 13);
    tmp_46_fu_603_p3 <= xor_ln1357_fu_389_p2(11 downto 11);
    tmp_47_fu_611_p3 <= xor_ln1357_fu_389_p2(9 downto 9);
    tmp_48_fu_619_p3 <= xor_ln1357_fu_389_p2(7 downto 7);
    tmp_49_fu_627_p3 <= xor_ln1357_fu_389_p2(5 downto 5);
    tmp_4_fu_791_p4 <= sub_ln701_fu_785_p2(61 downto 60);
    tmp_50_fu_635_p3 <= xor_ln1357_fu_389_p2(3 downto 3);
    tmp_51_fu_643_p3 <= xor_ln1357_fu_389_p2(1 downto 1);
    tmp_52_fu_1015_p4 <= sub_ln701_fu_785_p2(63 downto 62);
    tmp_53_fu_1025_p4 <= sub_ln701_fu_785_p2(59 downto 58);
    tmp_54_fu_1035_p4 <= sub_ln701_fu_785_p2(55 downto 54);
    tmp_55_fu_1045_p4 <= sub_ln701_fu_785_p2(51 downto 50);
    tmp_56_fu_1055_p4 <= sub_ln701_fu_785_p2(47 downto 46);
    tmp_57_fu_1065_p4 <= sub_ln701_fu_785_p2(43 downto 42);
    tmp_58_fu_1075_p4 <= sub_ln701_fu_785_p2(39 downto 38);
    tmp_59_fu_1085_p4 <= sub_ln701_fu_785_p2(35 downto 34);
    tmp_5_fu_801_p4 <= sub_ln701_fu_785_p2(57 downto 56);
    tmp_60_fu_1095_p4 <= sub_ln701_fu_785_p2(31 downto 30);
    tmp_61_fu_1105_p4 <= sub_ln701_fu_785_p2(27 downto 26);
    tmp_62_fu_1115_p4 <= sub_ln701_fu_785_p2(23 downto 22);
    tmp_63_fu_1125_p4 <= sub_ln701_fu_785_p2(19 downto 18);
    tmp_64_fu_1135_p4 <= sub_ln701_fu_785_p2(15 downto 14);
    tmp_65_fu_1145_p4 <= sub_ln701_fu_785_p2(11 downto 10);
    tmp_66_fu_1155_p4 <= sub_ln701_fu_785_p2(7 downto 6);
    tmp_67_fu_1165_p4 <= sub_ln701_fu_785_p2(3 downto 2);
    tmp_68_fu_1393_p4 <= add_ln68_fu_1379_p2(62 downto 4);
    tmp_6_fu_811_p4 <= sub_ln701_fu_785_p2(53 downto 52);
    tmp_76_fu_2764_p4 <= add_ln700_8_fu_2752_p2(60 downto 16);
    tmp_77_fu_1521_p3 <= xor_ln1357_1_fu_1515_p2(63 downto 63);
    tmp_78_fu_1529_p3 <= xor_ln1357_1_fu_1515_p2(61 downto 61);
    tmp_79_fu_1537_p3 <= xor_ln1357_1_fu_1515_p2(59 downto 59);
    tmp_7_fu_821_p4 <= sub_ln701_fu_785_p2(49 downto 48);
    tmp_80_fu_1545_p3 <= xor_ln1357_1_fu_1515_p2(57 downto 57);
    tmp_81_fu_1553_p3 <= xor_ln1357_1_fu_1515_p2(55 downto 55);
    tmp_82_fu_1561_p3 <= xor_ln1357_1_fu_1515_p2(53 downto 53);
    tmp_83_fu_1569_p3 <= xor_ln1357_1_fu_1515_p2(51 downto 51);
    tmp_84_fu_1577_p3 <= xor_ln1357_1_fu_1515_p2(49 downto 49);
    tmp_85_fu_1585_p3 <= xor_ln1357_1_fu_1515_p2(47 downto 47);
    tmp_86_fu_1593_p3 <= xor_ln1357_1_fu_1515_p2(45 downto 45);
    tmp_87_fu_1601_p3 <= xor_ln1357_1_fu_1515_p2(43 downto 43);
    tmp_88_fu_1609_p3 <= xor_ln1357_1_fu_1515_p2(41 downto 41);
    tmp_89_fu_1617_p3 <= xor_ln1357_1_fu_1515_p2(39 downto 39);
    tmp_8_fu_831_p4 <= sub_ln701_fu_785_p2(45 downto 44);
    tmp_90_fu_1625_p3 <= xor_ln1357_1_fu_1515_p2(37 downto 37);
    tmp_91_fu_1633_p3 <= xor_ln1357_1_fu_1515_p2(35 downto 35);
    tmp_92_fu_1641_p3 <= xor_ln1357_1_fu_1515_p2(33 downto 33);
    tmp_93_fu_1649_p3 <= xor_ln1357_1_fu_1515_p2(31 downto 31);
    tmp_94_fu_1657_p3 <= xor_ln1357_1_fu_1515_p2(29 downto 29);
    tmp_95_fu_1665_p3 <= xor_ln1357_1_fu_1515_p2(27 downto 27);
    tmp_96_fu_1673_p3 <= xor_ln1357_1_fu_1515_p2(25 downto 25);
    tmp_97_fu_1681_p3 <= xor_ln1357_1_fu_1515_p2(23 downto 23);
    tmp_98_fu_1689_p3 <= xor_ln1357_1_fu_1515_p2(21 downto 21);
    tmp_99_fu_1697_p3 <= xor_ln1357_1_fu_1515_p2(19 downto 19);
    tmp_9_fu_841_p4 <= sub_ln701_fu_785_p2(41 downto 40);
    tmp_fu_3079_p3 <= (d_o_idx_V & ap_const_lv11_0);
    tmp_s_fu_361_p3 <= (d_i_idx_V & ap_const_lv11_0);
    trunc_ln1355_1_fu_2067_p1 <= sub_ln701_1_fu_1911_p2(2 - 1 downto 0);
    trunc_ln1355_fu_941_p1 <= sub_ln701_fu_785_p2(2 - 1 downto 0);
    trunc_ln1503_1_fu_2787_p3 <= (ap_const_lv3_0 & tmp_75_reg_3221);
    trunc_ln1503_2_fu_2794_p4 <= add_ln700_9_fu_2778_p2(38 downto 32);
    trunc_ln1503_3_fu_2804_p4 <= add_ln700_17_fu_2746_p2(22 downto 16);
    trunc_ln1503_5_fu_3000_p3 <= (ap_const_lv3_0 & tmp_147_reg_3286);
    trunc_ln1503_6_fu_3007_p4 <= add_ln700_13_fu_2991_p2(38 downto 32);
    trunc_ln1503_7_fu_3017_p4 <= add_ln700_18_fu_2959_p2(22 downto 16);
    trunc_ln4_fu_1419_p4 <= add_ln68_6_fu_1373_p2(7 downto 4);
    trunc_ln647_fu_3094_p1 <= kh_mem_V_2_q0(16 - 1 downto 0);
    trunc_ln68_1_fu_2625_p1 <= add_ln68_5_fu_2539_p2(4 - 1 downto 0);
    trunc_ln68_3_fu_1245_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_5_fu_801_p4) & ap_const_lv2_0) & tmp_6_fu_811_p4) & ap_const_lv2_0) & tmp_7_fu_821_p4) & ap_const_lv2_0) & tmp_8_fu_831_p4) & ap_const_lv2_0) & tmp_9_fu_841_p4) & ap_const_lv2_0) & tmp_10_fu_851_p4) & ap_const_lv2_0) & tmp_11_fu_861_p4) & ap_const_lv2_0) & tmp_12_fu_871_p4) & ap_const_lv2_0) & tmp_13_fu_881_p4) & ap_const_lv2_0) & tmp_14_fu_891_p4) & ap_const_lv2_0) & tmp_15_fu_901_p4) & ap_const_lv2_0) & tmp_16_fu_911_p4) & ap_const_lv2_0) & tmp_17_fu_921_p4) & ap_const_lv2_0) & tmp_18_fu_931_p4) & ap_const_lv2_0) & trunc_ln1355_fu_941_p1);
    trunc_ln68_4_fu_1309_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_53_fu_1025_p4) & ap_const_lv2_0) & tmp_54_fu_1035_p4) & ap_const_lv2_0) & tmp_55_fu_1045_p4) & ap_const_lv2_0) & tmp_56_fu_1055_p4) & ap_const_lv2_0) & tmp_57_fu_1065_p4) & ap_const_lv2_0) & tmp_58_fu_1075_p4) & ap_const_lv2_0) & tmp_59_fu_1085_p4) & ap_const_lv2_0) & tmp_60_fu_1095_p4) & ap_const_lv2_0) & tmp_61_fu_1105_p4) & ap_const_lv2_0) & tmp_62_fu_1115_p4) & ap_const_lv2_0) & tmp_63_fu_1125_p4) & ap_const_lv2_0) & tmp_64_fu_1135_p4) & ap_const_lv2_0) & tmp_65_fu_1145_p4) & ap_const_lv2_0) & tmp_66_fu_1155_p4) & ap_const_lv2_0) & tmp_67_fu_1165_p4);
    trunc_ln68_9_fu_2371_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_110_fu_1927_p4) & ap_const_lv2_0) & tmp_111_fu_1937_p4) & ap_const_lv2_0) & tmp_112_fu_1947_p4) & ap_const_lv2_0) & tmp_113_fu_1957_p4) & ap_const_lv2_0) & tmp_114_fu_1967_p4) & ap_const_lv2_0) & tmp_115_fu_1977_p4) & ap_const_lv2_0) & tmp_116_fu_1987_p4) & ap_const_lv2_0) & tmp_117_fu_1997_p4) & ap_const_lv2_0) & tmp_118_fu_2007_p4) & ap_const_lv2_0) & tmp_119_fu_2017_p4) & ap_const_lv2_0) & tmp_120_fu_2027_p4) & ap_const_lv2_0) & tmp_121_fu_2037_p4) & ap_const_lv2_0) & tmp_122_fu_2047_p4) & ap_const_lv2_0) & tmp_123_fu_2057_p4) & ap_const_lv2_0) & trunc_ln1355_1_fu_2067_p1);
    trunc_ln68_fu_1499_p1 <= add_ln68_2_fu_1413_p2(4 - 1 downto 0);
    trunc_ln68_s_fu_2435_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_125_fu_2151_p4) & ap_const_lv2_0) & tmp_126_fu_2161_p4) & ap_const_lv2_0) & tmp_127_fu_2171_p4) & ap_const_lv2_0) & tmp_128_fu_2181_p4) & ap_const_lv2_0) & tmp_129_fu_2191_p4) & ap_const_lv2_0) & tmp_130_fu_2201_p4) & ap_const_lv2_0) & tmp_131_fu_2211_p4) & ap_const_lv2_0) & tmp_132_fu_2221_p4) & ap_const_lv2_0) & tmp_133_fu_2231_p4) & ap_const_lv2_0) & tmp_134_fu_2241_p4) & ap_const_lv2_0) & tmp_135_fu_2251_p4) & ap_const_lv2_0) & tmp_136_fu_2261_p4) & ap_const_lv2_0) & tmp_137_fu_2271_p4) & ap_const_lv2_0) & tmp_138_fu_2281_p4) & ap_const_lv2_0) & tmp_139_fu_2291_p4);
    trunc_ln700_1_fu_2702_p13 <= (((((((((((ap_const_lv3_0 & tmp_71_reg_3189) & ap_const_lv4_0) & tmp_72_reg_3197) & ap_const_lv4_0) & tmp_73_reg_3205) & ap_const_lv4_0) & tmp_74_reg_3213) & ap_const_lv4_0) & tmp_75_reg_3221) & ap_const_lv4_0) & trunc_ln68_reg_3230);
    trunc_ln700_2_fu_2724_p13 <= (((((((((((ap_const_lv3_0 & tmp_70_reg_3182) & ap_const_lv4_0) & tmp_71_reg_3189) & ap_const_lv4_0) & tmp_72_reg_3197) & ap_const_lv4_0) & tmp_73_reg_3205) & ap_const_lv4_0) & tmp_74_reg_3213) & ap_const_lv4_0) & tmp_75_reg_3221);
    trunc_ln700_3_fu_2545_p4 <= add_ln68_7_fu_2499_p2(7 downto 4);
    trunc_ln700_4_fu_2915_p13 <= (((((((((((ap_const_lv3_0 & tmp_143_reg_3254) & ap_const_lv4_0) & tmp_144_reg_3262) & ap_const_lv4_0) & tmp_145_reg_3270) & ap_const_lv4_0) & tmp_146_reg_3278) & ap_const_lv4_0) & tmp_147_reg_3286) & ap_const_lv4_0) & trunc_ln68_1_reg_3295);
    trunc_ln700_5_fu_2937_p13 <= (((((((((((ap_const_lv3_0 & tmp_142_reg_3247) & ap_const_lv4_0) & tmp_143_reg_3254) & ap_const_lv4_0) & tmp_144_reg_3262) & ap_const_lv4_0) & tmp_145_reg_3270) & ap_const_lv4_0) & tmp_146_reg_3278) & ap_const_lv4_0) & tmp_147_reg_3286);
    wt_mem_V_2_address0 <= ap_const_lv64_0(13 - 1 downto 0);
    wt_mem_V_2_address1 <= ap_const_lv64_925(13 - 1 downto 0);

    wt_mem_V_2_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wt_mem_V_2_ce0 <= ap_const_logic_1;
        else 
            wt_mem_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_2_ce1_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            wt_mem_V_2_ce1 <= ap_const_logic_1;
        else 
            wt_mem_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1357_1_fu_1515_p2 <= (wt_mem_V_2_q1 xor dmem_V_2_q1);
    xor_ln1357_fu_389_p2 <= (wt_mem_V_2_q0 xor dmem_V_2_q0);
    zext_ln1355_1_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1355_1_fu_945_p32),63));
    zext_ln1355_2_fu_1241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1355_2_fu_1175_p32),63));
    zext_ln1355_3_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1355_3_fu_1777_p64),64));
    zext_ln1355_4_fu_2137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1355_4_fu_2071_p32),63));
    zext_ln1355_5_fu_2367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1355_5_fu_2301_p32),63));
    zext_ln1355_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_651_p64),64));
    zext_ln1371_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_332_p4),10));
    zext_ln1503_1_fu_2784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_reg_3236),7));
    zext_ln1503_2_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1503_3_fu_2671_p14),60));
    zext_ln1503_3_fu_2840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2832_p3),9));
    zext_ln1503_4_fu_2911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1503_9_fu_2884_p14),61));
    zext_ln1503_5_fu_2997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln700_11_reg_3301),7));
    zext_ln1503_6_fu_2774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_2764_p4),47));
    zext_ln1503_7_fu_3053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1503_1_fu_3045_p3),9));
    zext_ln1503_8_fu_2907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1503_9_fu_2884_p14),60));
    zext_ln1503_9_fu_2987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_148_fu_2977_p4),47));
    zext_ln1503_fu_2698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1503_3_fu_2671_p14),61));
    zext_ln180_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_3079_p3),64));
    zext_ln555_fu_3098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(o_offset_V_reg_3139),32));
    zext_ln631_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_346_p4),64));
    zext_ln643_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_361_p3),64));
    zext_ln68_1_fu_2880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln68_1_fu_2854_p16),61));
    zext_ln68_2_fu_1403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_1393_p4),60));
    zext_ln68_3_fu_2529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_140_fu_2519_p4),60));
    zext_ln68_fu_2667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1_fu_2641_p16),61));
    zext_ln700_1_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_1165_p4),4));
    zext_ln700_2_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1355_1_fu_2067_p1),4));
    zext_ln700_3_fu_2515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_139_fu_2291_p4),4));
    zext_ln700_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1355_fu_941_p1),4));
    zext_ln816_fu_3107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln816_fu_3101_p2),32));
end behav;
