# MIPS
single cycle MIPS  processor done using verilog HDL implemented as explained from David M. Harris, Sarah L. Harris - Digital Design and Computer Architecture <br />
the implementation of mips is as in the followed diagram <br />
![image](https://user-images.githubusercontent.com/81904314/178554061-0db3ce92-61bd-4769-bc6b-9a117fb5e1d8.png) 
<br />the processor was tested using the following code, the final result should be equal to 7 which is stored address 84 <br />
![image](https://user-images.githubusercontent.com/81904314/178555046-18940bc2-c777-413e-b7a0-f93a167bc79e.png)
and the results were as expected as in the following figure <br />
![image](https://user-images.githubusercontent.com/81904314/178555256-d00e3a4d-f06d-447c-9f9e-9eb47affcf76.png)
