

Implementation tool: Xilinx Vivado v.2024.2
Project:             fir
Solution:            hls
Device target:       xczu5eg-sfvc784-1-e
Report date:         Sun Feb 16 18:57:09 +0800 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:            206
FF:             145
DSP:              3
BRAM:             0
URAM:             0
LATCH:            0
SRL:              2
CLB:             41

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      1.860
CP achieved post-implementation: 2.790
Timing met
