# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../n_Bit_RCA.srcs/sources_1/new/my_Structural_nBit_RCA.vhd" \
"../../../../../Lab 1/Lab 1.srcs/sources_1/new/my_full_adder.vhd" \
"../../../../n_Bit_RCA.srcs/sim_1/new/tb_my_Structural_nBit_RCA.vhd" \

# Do not sort compile order
nosort
