<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>decode_rs</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>decode_rs</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>3.625</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>undef</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_20_1>
<Name>VITIS_LOOP_20_1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_20_1>
<VITIS_LOOP_30_2>
<Name>VITIS_LOOP_30_2</Name>
<TripCount>246</TripCount>
<Latency>492</Latency>
<AbsoluteTimeLatency>4.920 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_30_2>
<VITIS_LOOP_39_3>
<Name>VITIS_LOOP_39_3</Name>
<TripCount>255</TripCount>
<Latency>255</Latency>
<AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_39_3>
<VITIS_LOOP_50_1>
<Name>VITIS_LOOP_50_1</Name>
<TripCount>19</TripCount>
<Latency>665 ~ 6080</Latency>
<AbsoluteTimeLatency>6.650 us ~ 60.800 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>35</min>
<max>320</max>
</range>
</IterationLatency>
<PipelineDepth>35 ~ 320</PipelineDepth>
<VITIS_LOOP_53_2>
<Name>VITIS_LOOP_53_2</Name>
<TripCount>
<range>
<min>1</min>
<max>20</max>
</range>
</TripCount>
<Latency>16 ~ 301</Latency>
<AbsoluteTimeLatency>0.160 us ~ 3.010 us</AbsoluteTimeLatency>
<PipelineII>15</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_53_2>
</VITIS_LOOP_50_1>
<VITIS_LOOP_65_3>
<Name>VITIS_LOOP_65_3</Name>
<TripCount>21</TripCount>
<Latency>22</Latency>
<AbsoluteTimeLatency>0.220 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_65_3>
<VITIS_LOOP_67_4>
<Name>VITIS_LOOP_67_4</Name>
<TripCount>21</TripCount>
<Latency>21</Latency>
<AbsoluteTimeLatency>0.210 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_67_4>
<VITIS_LOOP_85_1>
<Name>VITIS_LOOP_85_1</Name>
<TripCount>255</TripCount>
<Latency>255</Latency>
<AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_85_1>
<VITIS_LOOP_87_2>
<Name>VITIS_LOOP_87_2</Name>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_87_2>
<VITIS_LOOP_92_3>
<Name>VITIS_LOOP_92_3</Name>
<TripCount>255</TripCount>
<Latency>255</Latency>
<AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_92_3>
<VITIS_LOOP_93_4>
<Name>VITIS_LOOP_93_4</Name>
<TripCount>20</TripCount>
<Latency>5920</Latency>
<AbsoluteTimeLatency>59.200 us</AbsoluteTimeLatency>
<IterationLatency>296</IterationLatency>
<PipelineDepth>296</PipelineDepth>
<VITIS_LOOP_96_5>
<Name>VITIS_LOOP_96_5</Name>
<TripCount>255</TripCount>
<Latency>292</Latency>
<AbsoluteTimeLatency>2.920 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>38</PipelineDepth>
</VITIS_LOOP_96_5>
</VITIS_LOOP_93_4>
<VITIS_LOOP_120_6>
<Name>VITIS_LOOP_120_6</Name>
<TripCount>19</TripCount>
<Latency>19</Latency>
<AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_120_6>
<VITIS_LOOP_130_7>
<Name>VITIS_LOOP_130_7</Name>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<IterationLatency>undef</IterationLatency>
<PipelineDepth>undef</PipelineDepth>
<VITIS_LOOP_136_8>
<Name>VITIS_LOOP_136_8</Name>
<TripCount>undef</TripCount>
<Latency>2 ~ ?</Latency>
<AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_136_8>
<VITIS_LOOP_146_9>
<Name>VITIS_LOOP_146_9</Name>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_146_9>
<VITIS_LOOP_152_10>
<Name>VITIS_LOOP_152_10</Name>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_152_10>
<VITIS_LOOP_166_11>
<Name>VITIS_LOOP_166_11</Name>
<TripCount>20</TripCount>
<Latency>20</Latency>
<AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</VITIS_LOOP_166_11>
<VITIS_LOOP_168_12>
<Name>VITIS_LOOP_168_12</Name>
<TripCount>undef</TripCount>
<Latency>38 ~ ?</Latency>
<AbsoluteTimeLatency>0.380 us ~ ?</AbsoluteTimeLatency>
<PipelineII>38</PipelineII>
<PipelineDepth>38</PipelineDepth>
</VITIS_LOOP_168_12>
<VITIS_LOOP_171_13>
<Name>VITIS_LOOP_171_13</Name>
<TripCount>undef</TripCount>
<Latency>3 ~ ?</Latency>
<AbsoluteTimeLatency>30.000 ns ~ ?</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_171_13>
<VITIS_LOOP_185_14>
<Name>VITIS_LOOP_185_14</Name>
<TripCount>undef</TripCount>
<Latency>18 ~ ?</Latency>
<AbsoluteTimeLatency>0.180 us ~ ?</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>18</PipelineDepth>
</VITIS_LOOP_185_14>
</VITIS_LOOP_130_7>
<VITIS_LOOP_195_15>
<Name>VITIS_LOOP_195_15</Name>
<TripCount>
<range>
<min>1</min>
<max>11</max>
</range>
</TripCount>
<Latency>2 ~ 12</Latency>
<AbsoluteTimeLatency>20.000 ns ~ 0.120 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_195_15>
<VITIS_LOOP_199_16>
<Name>VITIS_LOOP_199_16</Name>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>1 ~ 10</Latency>
<AbsoluteTimeLatency>10.000 ns ~ 0.100 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_199_16>
<VITIS_LOOP_202_17>
<Name>VITIS_LOOP_202_17</Name>
<TripCount>255</TripCount>
<Latency>510 ~ ?</Latency>
<AbsoluteTimeLatency>5.100 us ~ ?</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>-1</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ ?</PipelineDepth>
<VITIS_LOOP_205_18>
<Name>VITIS_LOOP_205_18</Name>
<TripCount>undef</TripCount>
<Latency>38 ~ ?</Latency>
<AbsoluteTimeLatency>0.380 us ~ ?</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>38</PipelineDepth>
</VITIS_LOOP_205_18>
</VITIS_LOOP_202_17>
<VITIS_LOOP_221_19>
<Name>VITIS_LOOP_221_19</Name>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>45 ~ 540</Latency>
<AbsoluteTimeLatency>0.450 us ~ 5.400 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>45</min>
<max>54</max>
</range>
</IterationLatency>
<PipelineDepth>45 ~ 54</PipelineDepth>
<VITIS_LOOP_231_20>
<Name>VITIS_LOOP_231_20</Name>
<TripCount>
<range>
<min>0</min>
<max>9</max>
</range>
</TripCount>
<Latency>38 ~ 47</Latency>
<AbsoluteTimeLatency>0.380 us ~ 0.470 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>39</PipelineDepth>
</VITIS_LOOP_231_20>
</VITIS_LOOP_221_19>
<VITIS_LOOP_238_21>
<Name>VITIS_LOOP_238_21</Name>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_238_21>
<VITIS_LOOP_246_22>
<Name>VITIS_LOOP_246_22</Name>
<TripCount>undef</TripCount>
<Latency>28 ~ ?</Latency>
<AbsoluteTimeLatency>0.280 us ~ ?</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>28</min>
<max>-1</max>
</range>
</IterationLatency>
<PipelineDepth>28 ~ ?</PipelineDepth>
<VITIS_LOOP_249_23>
<Name>VITIS_LOOP_249_23</Name>
<TripCount>undef</TripCount>
<Latency>23 ~ ?</Latency>
<AbsoluteTimeLatency>0.230 us ~ ?</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>23</PipelineDepth>
</VITIS_LOOP_249_23>
<VITIS_LOOP_256_24>
<Name>VITIS_LOOP_256_24</Name>
<TripCount>undef</TripCount>
<Latency>17 ~ ?</Latency>
<AbsoluteTimeLatency>0.170 us ~ ?</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>17</PipelineDepth>
</VITIS_LOOP_256_24>
</VITIS_LOOP_246_22>
<VITIS_LOOP_267_25>
<Name>VITIS_LOOP_267_25</Name>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_267_25>
<VITIS_LOOP_276_26>
<Name>VITIS_LOOP_276_26</Name>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_276_26>
<VITIS_LOOP_284_27>
<Name>VITIS_LOOP_284_27</Name>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_284_27>
<VITIS_LOOP_293_28>
<Name>VITIS_LOOP_293_28</Name>
<TripCount>255</TripCount>
<Latency>256</Latency>
<AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</VITIS_LOOP_293_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<AVAIL_BRAM>4032</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>1</DSP>
<AVAIL_DSP>9024</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>15035</FF>
<AVAIL_FF>2607360</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>16152</LUT>
<AVAIL_LUT>1303680</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>960</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>decode_rs</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>recd_in_TDATA</name>
<Object>recd_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_in_TVALID</name>
<Object>recd_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_in_TREADY</name>
<Object>recd_in</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_out_TDATA</name>
<Object>recd_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_out_TVALID</name>
<Object>recd_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_out_TREADY</name>
<Object>recd_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_address0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_ce0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_we0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>recd_gf_out_d0</name>
<Object>recd_gf_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>syn_error_out</name>
<Object>syn_error_out</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_address0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_ce0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_we0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>alpha_to_out_d0</name>
<Object>alpha_to_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_address0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_ce0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_we0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>index_of_out_d0</name>
<Object>index_of_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_address0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_ce0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_we0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>gg_out_d0</name>
<Object>gg_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
