Info: Starting: Create simulation model
Info: qsys-generate D:\tag-fpga\TAG_Computer\TAG_Computer.qsys --simulation=VERILOG --output-directory=D:\tag-fpga\TAG_Computer\TAG_Computer\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TAG_Computer/TAG_Computer.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding HEX0_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX4_5
Progress: Adding Interval_Timer [altera_avalon_timer 15.0]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_FPGA_Bridge
Progress: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_HPS_Bridge
Progress: Adding JTAG_UART_For_ARM0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART_For_ARM0
Progress: Adding JTAG_UART_For_ARM1 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART_For_ARM1
Progress: Adding LEDS [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PushButtons [altera_avalon_pio 15.0]
Progress: Parameterizing module PushButtons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TAG_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: TAG_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: TAG_Computer.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: TAG_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: TAG_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: TAG_Computer.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TAG_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TAG_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: TAG_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Warning: TAG_Computer.ARM_A9_HPS: ARM_A9_HPS.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: TAG_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: TAG_Computer: Generating TAG_Computer "TAG_Computer" for SIM_VERILOG
Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "TAG_Computer" instantiated altera_hps "ARM_A9_HPS"
Info: HEX0_1: Starting RTL generation for module 'TAG_Computer_HEX0_1'
Info: HEX0_1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_HEX0_1 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0001_HEX0_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0001_HEX0_1_gen//TAG_Computer_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0001_HEX0_1_gen/  ]
Info: HEX0_1: Done RTL generation for module 'TAG_Computer_HEX0_1'
Info: HEX0_1: "TAG_Computer" instantiated altera_avalon_pio "HEX0_1"
Info: Interval_Timer: Starting RTL generation for module 'TAG_Computer_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TAG_Computer_Interval_Timer --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0002_Interval_Timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0002_Interval_Timer_gen//TAG_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0002_Interval_Timer_gen/  ]
Info: Interval_Timer: Done RTL generation for module 'TAG_Computer_Interval_Timer'
Info: Interval_Timer: "TAG_Computer" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_To_FPGA_Bridge: "TAG_Computer" instantiated altera_jtag_avalon_master "JTAG_To_FPGA_Bridge"
Info: JTAG_UART_For_ARM0: Starting RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0'
Info: JTAG_UART_For_ARM0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TAG_Computer_JTAG_UART_For_ARM0 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0003_JTAG_UART_For_ARM0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0003_JTAG_UART_For_ARM0_gen//TAG_Computer_JTAG_UART_For_ARM0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0003_JTAG_UART_For_ARM0_gen/  ]
Info: JTAG_UART_For_ARM0: Done RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0'
Info: JTAG_UART_For_ARM0: "TAG_Computer" instantiated altera_avalon_jtag_uart "JTAG_UART_For_ARM0"
Info: LEDS: Starting RTL generation for module 'TAG_Computer_LEDS'
Info: LEDS:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_LEDS --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0004_LEDS_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0004_LEDS_gen//TAG_Computer_LEDS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0004_LEDS_gen/  ]
Info: LEDS: Done RTL generation for module 'TAG_Computer_LEDS'
Info: LEDS: "TAG_Computer" instantiated altera_avalon_pio "LEDS"
Info: Onchip_SRAM: Starting RTL generation for module 'TAG_Computer_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TAG_Computer_Onchip_SRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0005_Onchip_SRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0005_Onchip_SRAM_gen//TAG_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0005_Onchip_SRAM_gen/  ]
Info: Onchip_SRAM: Done RTL generation for module 'TAG_Computer_Onchip_SRAM'
Info: Onchip_SRAM: "TAG_Computer" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: PushButtons: Starting RTL generation for module 'TAG_Computer_PushButtons'
Info: PushButtons:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_PushButtons --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0006_PushButtons_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0006_PushButtons_gen//TAG_Computer_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0006_PushButtons_gen/  ]
Info: PushButtons: Done RTL generation for module 'TAG_Computer_PushButtons'
Info: PushButtons: "TAG_Computer" instantiated altera_avalon_pio "PushButtons"
Info: SDRAM: Starting RTL generation for module 'TAG_Computer_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=TAG_Computer_SDRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0007_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0007_SDRAM_gen//TAG_Computer_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0007_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'TAG_Computer_SDRAM'
Info: SDRAM: "TAG_Computer" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'TAG_Computer_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_Slider_Switches --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0008_Slider_Switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0008_Slider_Switches_gen//TAG_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0008_Slider_Switches_gen/  ]
Info: Slider_Switches: Done RTL generation for module 'TAG_Computer_Slider_Switches'
Info: Slider_Switches: "TAG_Computer" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: Generating Verilog simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: SysID: Generated simulation model TAG_Computer_SysID.vo
Info: SysID: "TAG_Computer" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "TAG_Computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TAG_Computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "TAG_Computer" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "TAG_Computer" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "TAG_Computer" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "TAG_Computer" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_To_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_To_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: sys_pll: Generating simgen model
Info: sys_pll: Info: ******************************************************************* Info: Running Quartus II 64-Bit Shell     Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Thu Feb 25 00:22:16 2021 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus II 64-Bit Analysis & Synthesis     Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus II License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Thu Feb 25 00:22:18 2021 Info: Command: quartus_map TAG_Computer_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (20028): Parallel compilation is not licensed and has been disabled Info (12021): Found 1 design units, including 1 entities, in source file tag_computer_system_pll_sys_pll.v     Info (12023): Found entity 1: TAG_Computer_System_PLL_sys_pll Info (12127): Elaborating entity "TAG_Computer_System_PLL_sys_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter:     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3000 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4825 megabytes     Info: Processing ended: Thu Feb 25 00:22:26 2021     Info: Elapsed time: 00:00:08     Info: Total CPU time (on all processors): 00:00:01 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4333 megabytes     Info: Processing ended: Thu Feb 25 00:22:26 2021     Info: Elapsed time: 00:00:10     Info: Total CPU time (on all processors): 00:00:03
Info: sys_pll: Simgen was successful
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: JTAG_To_FPGA_Bridge_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_To_FPGA_Bridge_master_translator"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: JTAG_To_FPGA_Bridge_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_To_FPGA_Bridge_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/verbosity_pkg.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: TAG_Computer: Done "TAG_Computer" with 67 modules, 105 files
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\tag-fpga\TAG_Computer\TAG_Computer\TAG_Computer.spd --output-directory=D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\tag-fpga\TAG_Computer\TAG_Computer\TAG_Computer.spd --output-directory=D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	61 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/tag-fpga/TAG_Computer/TAG_Computer/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\tag-fpga\TAG_Computer\TAG_Computer.qsys --block-symbol-file --output-directory=D:\tag-fpga\TAG_Computer\TAG_Computer --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TAG_Computer/TAG_Computer.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding HEX0_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX4_5
Progress: Adding Interval_Timer [altera_avalon_timer 15.0]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_FPGA_Bridge
Progress: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_HPS_Bridge
Progress: Adding JTAG_UART_For_ARM0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART_For_ARM0
Progress: Adding JTAG_UART_For_ARM1 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART_For_ARM1
Progress: Adding LEDS [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PushButtons [altera_avalon_pio 15.0]
Progress: Parameterizing module PushButtons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TAG_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: TAG_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: TAG_Computer.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: TAG_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: TAG_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: TAG_Computer.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TAG_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TAG_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: TAG_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Warning: TAG_Computer.ARM_A9_HPS: ARM_A9_HPS.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: TAG_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\tag-fpga\TAG_Computer\TAG_Computer.qsys --synthesis=VERILOG --output-directory=D:\tag-fpga\TAG_Computer\TAG_Computer\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading TAG_Computer/TAG_Computer.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding HEX0_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX0_1
Progress: Adding HEX2_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX2_3
Progress: Adding HEX4_5 [altera_avalon_pio 15.0]
Progress: Parameterizing module HEX4_5
Progress: Adding Interval_Timer [altera_avalon_timer 15.0]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_FPGA_Bridge
Progress: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_HPS_Bridge
Progress: Adding JTAG_UART_For_ARM0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART_For_ARM0
Progress: Adding JTAG_UART_For_ARM1 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module JTAG_UART_For_ARM1
Progress: Adding LEDS [altera_avalon_pio 15.0]
Progress: Parameterizing module LEDS
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PushButtons [altera_avalon_pio 15.0]
Progress: Parameterizing module PushButtons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: TAG_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: TAG_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: TAG_Computer.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: TAG_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: TAG_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: TAG_Computer.PushButtons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TAG_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: TAG_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: TAG_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Warning: TAG_Computer.ARM_A9_HPS: ARM_A9_HPS.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: TAG_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: TAG_Computer: Generating TAG_Computer "TAG_Computer" for QUARTUS_SYNTH
Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "TAG_Computer" instantiated altera_hps "ARM_A9_HPS"
Info: HEX0_1: Starting RTL generation for module 'TAG_Computer_HEX0_1'
Info: HEX0_1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_HEX0_1 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0057_HEX0_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0057_HEX0_1_gen//TAG_Computer_HEX0_1_component_configuration.pl  --do_build_sim=0  ]
Info: HEX0_1: Done RTL generation for module 'TAG_Computer_HEX0_1'
Info: HEX0_1: "TAG_Computer" instantiated altera_avalon_pio "HEX0_1"
Info: Interval_Timer: Starting RTL generation for module 'TAG_Computer_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=TAG_Computer_Interval_Timer --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0058_Interval_Timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0058_Interval_Timer_gen//TAG_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'TAG_Computer_Interval_Timer'
Info: Interval_Timer: "TAG_Computer" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_To_FPGA_Bridge: "TAG_Computer" instantiated altera_jtag_avalon_master "JTAG_To_FPGA_Bridge"
Info: JTAG_UART_For_ARM0: Starting RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0'
Info: JTAG_UART_For_ARM0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TAG_Computer_JTAG_UART_For_ARM0 --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0059_JTAG_UART_For_ARM0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0059_JTAG_UART_For_ARM0_gen//TAG_Computer_JTAG_UART_For_ARM0_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART_For_ARM0: Done RTL generation for module 'TAG_Computer_JTAG_UART_For_ARM0'
Info: JTAG_UART_For_ARM0: "TAG_Computer" instantiated altera_avalon_jtag_uart "JTAG_UART_For_ARM0"
Info: LEDS: Starting RTL generation for module 'TAG_Computer_LEDS'
Info: LEDS:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_LEDS --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0060_LEDS_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0060_LEDS_gen//TAG_Computer_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS: Done RTL generation for module 'TAG_Computer_LEDS'
Info: LEDS: "TAG_Computer" instantiated altera_avalon_pio "LEDS"
Info: Onchip_SRAM: Starting RTL generation for module 'TAG_Computer_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TAG_Computer_Onchip_SRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0061_Onchip_SRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0061_Onchip_SRAM_gen//TAG_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'TAG_Computer_Onchip_SRAM'
Info: Onchip_SRAM: "TAG_Computer" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: PushButtons: Starting RTL generation for module 'TAG_Computer_PushButtons'
Info: PushButtons:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_PushButtons --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0062_PushButtons_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0062_PushButtons_gen//TAG_Computer_PushButtons_component_configuration.pl  --do_build_sim=0  ]
Info: PushButtons: Done RTL generation for module 'TAG_Computer_PushButtons'
Info: PushButtons: "TAG_Computer" instantiated altera_avalon_pio "PushButtons"
Info: SDRAM: Starting RTL generation for module 'TAG_Computer_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=TAG_Computer_SDRAM --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0063_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0063_SDRAM_gen//TAG_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'TAG_Computer_SDRAM'
Info: SDRAM: "TAG_Computer" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'TAG_Computer_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TAG_Computer_Slider_Switches --dir=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0064_Slider_Switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8683_3156445017950112233.dir/0064_Slider_Switches_gen//TAG_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'TAG_Computer_Slider_Switches'
Info: Slider_Switches: "TAG_Computer" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: "TAG_Computer" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "TAG_Computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "TAG_Computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "TAG_Computer" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "TAG_Computer" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "TAG_Computer" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "TAG_Computer" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_To_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_To_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: JTAG_To_FPGA_Bridge_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_To_FPGA_Bridge_master_translator"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: JTAG_To_FPGA_Bridge_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_To_FPGA_Bridge_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_010"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag-fpga/TAG_Computer/TAG_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: TAG_Computer: Done "TAG_Computer" with 67 modules, 135 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
