# Integrated systems architecture

#### 2020/21

## Lab 3: Design of a RISC-V-lite processor

Students:
-	Antona Gaspare		275336
-	Barrera Alessandro	275337
-	Liu Huicai		273375

The directories are organized as:
- **./post_place_route**
    contains all the screens from the P&R.
- **./RISC_V**
    contains:
    - **./innovus**
    - **./netlist**
    - **./saif**
    - **./sim**
    - **./src**
    - **./syn**
    - **./tb**
    - **./vcd**

- **./RISC_V_abs**
    contains:
    - **./innovus**
    - **./netlist**
    - **./saif**
    - **./sim**
    - **./src**
    - **./syn**
    - **./tb**
    - **./vcd** 
   
   
- **./sim_screen**
    contains the screens of the simulation taken from ModelSim 
   
- **./image_drawio**:
    contains the drawings of the several stages of the processor 
   
   
   
   
   
   
   
   
   
   
   
   
   
   
