--L1L47 is cpu:inst1|cpu_du:I3|add_185~0 at LC_X20_Y7_N2
--operation mode is arithmetic

L1L47 = L1_acc_c[0][0] $ L1L591;

--L1L67 is cpu:inst1|cpu_du:I3|add_185~0COUT0 at LC_X20_Y7_N2
--operation mode is arithmetic

L1L67_cout_0 = L1_acc_c[0][0] & L1L591;
L1L67 = CARRY(L1L67_cout_0);

--L1L77 is cpu:inst1|cpu_du:I3|add_185~0COUT1 at LC_X20_Y7_N2
--operation mode is arithmetic

L1L77_cout_1 = L1_acc_c[0][0] & L1L591;
L1L77 = CARRY(L1L77_cout_1);


--L1L87 is cpu:inst1|cpu_du:I3|add_185~1 at LC_X20_Y7_N3
--operation mode is arithmetic

L1L87 = L1_acc_c[0][1] $ L1L991 $ L1L67;

--L1L08 is cpu:inst1|cpu_du:I3|add_185~1COUT0 at LC_X20_Y7_N3
--operation mode is arithmetic

L1L08_cout_0 = L1_acc_c[0][1] & !L1L991 & !L1L67 # !L1_acc_c[0][1] & (!L1L67 # !L1L991);
L1L08 = CARRY(L1L08_cout_0);

--L1L18 is cpu:inst1|cpu_du:I3|add_185~1COUT1 at LC_X20_Y7_N3
--operation mode is arithmetic

L1L18_cout_1 = L1_acc_c[0][1] & !L1L991 & !L1L77 # !L1_acc_c[0][1] & (!L1L77 # !L1L991);
L1L18 = CARRY(L1L18_cout_1);


--L1L28 is cpu:inst1|cpu_du:I3|add_185~2 at LC_X20_Y7_N4
--operation mode is arithmetic

L1L28 = L1_acc_c[0][2] $ L1L302 $ !L1L08;

--L1L38 is cpu:inst1|cpu_du:I3|add_185~2COUT at LC_X20_Y7_N4
--operation mode is arithmetic

L1L38 = CARRY(L1_acc_c[0][2] & (L1L302 # !L1L18) # !L1_acc_c[0][2] & L1L302 & !L1L18);


--L1L48 is cpu:inst1|cpu_du:I3|add_185~3 at LC_X20_Y7_N5
--operation mode is arithmetic

L1L48_carry_eqn = L1L38;
L1L48 = L1_acc_c[0][3] $ L1L702 $ L1L48_carry_eqn;

--L1L68 is cpu:inst1|cpu_du:I3|add_185~3COUT0 at LC_X20_Y7_N5
--operation mode is arithmetic

L1L68_cout_0 = L1_acc_c[0][3] & !L1L702 & !L1L38 # !L1_acc_c[0][3] & (!L1L38 # !L1L702);
L1L68 = CARRY(L1L68_cout_0);

--L1L78 is cpu:inst1|cpu_du:I3|add_185~3COUT1 at LC_X20_Y7_N5
--operation mode is arithmetic

L1L78_cout_1 = L1_acc_c[0][3] & !L1L702 & !L1L38 # !L1_acc_c[0][3] & (!L1L38 # !L1L702);
L1L78 = CARRY(L1L78_cout_1);


--L1L88 is cpu:inst1|cpu_du:I3|add_185~4 at LC_X20_Y7_N6
--operation mode is arithmetic

L1L88_carry_eqn = (!L1L38 & L1L68) # (L1L38 & L1L78);
L1L88 = L1_acc_c[0][4] $ L1L112 $ !L1L88_carry_eqn;

--L1L09 is cpu:inst1|cpu_du:I3|add_185~4COUT0 at LC_X20_Y7_N6
--operation mode is arithmetic

L1L09_cout_0 = L1_acc_c[0][4] & (L1L112 # !L1L68) # !L1_acc_c[0][4] & L1L112 & !L1L68;
L1L09 = CARRY(L1L09_cout_0);

--L1L19 is cpu:inst1|cpu_du:I3|add_185~4COUT1 at LC_X20_Y7_N6
--operation mode is arithmetic

L1L19_cout_1 = L1_acc_c[0][4] & (L1L112 # !L1L78) # !L1_acc_c[0][4] & L1L112 & !L1L78;
L1L19 = CARRY(L1L19_cout_1);


--L1L29 is cpu:inst1|cpu_du:I3|add_185~5 at LC_X20_Y7_N7
--operation mode is arithmetic

L1L29_carry_eqn = (!L1L38 & L1L09) # (L1L38 & L1L19);
L1L29 = L1_acc_c[0][5] $ L1L512 $ L1L29_carry_eqn;

--L1L49 is cpu:inst1|cpu_du:I3|add_185~5COUT0 at LC_X20_Y7_N7
--operation mode is arithmetic

L1L49_cout_0 = L1_acc_c[0][5] & !L1L512 & !L1L09 # !L1_acc_c[0][5] & (!L1L09 # !L1L512);
L1L49 = CARRY(L1L49_cout_0);

--L1L59 is cpu:inst1|cpu_du:I3|add_185~5COUT1 at LC_X20_Y7_N7
--operation mode is arithmetic

L1L59_cout_1 = L1_acc_c[0][5] & !L1L512 & !L1L19 # !L1_acc_c[0][5] & (!L1L19 # !L1L512);
L1L59 = CARRY(L1L59_cout_1);


--L1L69 is cpu:inst1|cpu_du:I3|add_185~6 at LC_X20_Y7_N8
--operation mode is arithmetic

L1L69_carry_eqn = (!L1L38 & L1L49) # (L1L38 & L1L59);
L1L69 = L1_acc_c[0][6] $ L1L222 $ !L1L69_carry_eqn;

--L1L89 is cpu:inst1|cpu_du:I3|add_185~6COUT0 at LC_X20_Y7_N8
--operation mode is arithmetic

L1L89_cout_0 = L1_acc_c[0][6] & (L1L222 # !L1L49) # !L1_acc_c[0][6] & L1L222 & !L1L49;
L1L89 = CARRY(L1L89_cout_0);

--L1L99 is cpu:inst1|cpu_du:I3|add_185~6COUT1 at LC_X20_Y7_N8
--operation mode is arithmetic

L1L99_cout_1 = L1_acc_c[0][6] & (L1L222 # !L1L59) # !L1_acc_c[0][6] & L1L222 & !L1L59;
L1L99 = CARRY(L1L99_cout_1);


--L1L001 is cpu:inst1|cpu_du:I3|add_185~7 at LC_X20_Y7_N9
--operation mode is arithmetic

L1L001_carry_eqn = (!L1L38 & L1L89) # (L1L38 & L1L99);
L1L001 = L1_acc_c[0][7] $ L1L622 $ L1L001_carry_eqn;

--L1L101 is cpu:inst1|cpu_du:I3|add_185~7COUT at LC_X20_Y7_N9
--operation mode is arithmetic

L1L101 = CARRY(L1_acc_c[0][7] & !L1L622 & !L1L99 # !L1_acc_c[0][7] & (!L1L99 # !L1L622));


--L1L201 is cpu:inst1|cpu_du:I3|add_185~8 at LC_X20_Y6_N0
--operation mode is arithmetic

L1L201_carry_eqn = L1L101;
L1L201 = L1_acc_c[0][8] $ L1L032 $ !L1L201_carry_eqn;

--L1L401 is cpu:inst1|cpu_du:I3|add_185~8COUT0 at LC_X20_Y6_N0
--operation mode is arithmetic

L1L401_cout_0 = L1_acc_c[0][8] & (L1L032 # !L1L101) # !L1_acc_c[0][8] & L1L032 & !L1L101;
L1L401 = CARRY(L1L401_cout_0);

--L1L501 is cpu:inst1|cpu_du:I3|add_185~8COUT1 at LC_X20_Y6_N0
--operation mode is arithmetic

L1L501_cout_1 = L1_acc_c[0][8] & (L1L032 # !L1L101) # !L1_acc_c[0][8] & L1L032 & !L1L101;
L1L501 = CARRY(L1L501_cout_1);


--L1L601 is cpu:inst1|cpu_du:I3|add_185~9 at LC_X20_Y6_N1
--operation mode is arithmetic

L1L601_carry_eqn = (!L1L101 & L1L401) # (L1L101 & L1L501);
L1L601 = L1_acc_c[0][9] $ L1L732 $ L1L601_carry_eqn;

--L1L801 is cpu:inst1|cpu_du:I3|add_185~9COUT0 at LC_X20_Y6_N1
--operation mode is arithmetic

L1L801_cout_0 = L1_acc_c[0][9] & !L1L732 & !L1L401 # !L1_acc_c[0][9] & (!L1L401 # !L1L732);
L1L801 = CARRY(L1L801_cout_0);

--L1L901 is cpu:inst1|cpu_du:I3|add_185~9COUT1 at LC_X20_Y6_N1
--operation mode is arithmetic

L1L901_cout_1 = L1_acc_c[0][9] & !L1L732 & !L1L501 # !L1_acc_c[0][9] & (!L1L501 # !L1L732);
L1L901 = CARRY(L1L901_cout_1);


--L1L011 is cpu:inst1|cpu_du:I3|add_185~10 at LC_X20_Y6_N2
--operation mode is arithmetic

L1L011_carry_eqn = (!L1L101 & L1L801) # (L1L101 & L1L901);
L1L011 = L1_acc_c[0][10] $ L1L142 $ !L1L011_carry_eqn;

--L1L211 is cpu:inst1|cpu_du:I3|add_185~10COUT0 at LC_X20_Y6_N2
--operation mode is arithmetic

L1L211_cout_0 = L1_acc_c[0][10] & (L1L142 # !L1L801) # !L1_acc_c[0][10] & L1L142 & !L1L801;
L1L211 = CARRY(L1L211_cout_0);

--L1L311 is cpu:inst1|cpu_du:I3|add_185~10COUT1 at LC_X20_Y6_N2
--operation mode is arithmetic

L1L311_cout_1 = L1_acc_c[0][10] & (L1L142 # !L1L901) # !L1_acc_c[0][10] & L1L142 & !L1L901;
L1L311 = CARRY(L1L311_cout_1);


--L1L411 is cpu:inst1|cpu_du:I3|add_185~11 at LC_X20_Y6_N3
--operation mode is arithmetic

L1L411_carry_eqn = (!L1L101 & L1L211) # (L1L101 & L1L311);
L1L411 = L1_acc_c[0][11] $ L1L542 $ L1L411_carry_eqn;

--L1L611 is cpu:inst1|cpu_du:I3|add_185~11COUT0 at LC_X20_Y6_N3
--operation mode is arithmetic

L1L611_cout_0 = L1_acc_c[0][11] & !L1L542 & !L1L211 # !L1_acc_c[0][11] & (!L1L211 # !L1L542);
L1L611 = CARRY(L1L611_cout_0);

--L1L711 is cpu:inst1|cpu_du:I3|add_185~11COUT1 at LC_X20_Y6_N3
--operation mode is arithmetic

L1L711_cout_1 = L1_acc_c[0][11] & !L1L542 & !L1L311 # !L1_acc_c[0][11] & (!L1L311 # !L1L542);
L1L711 = CARRY(L1L711_cout_1);


--L1L811 is cpu:inst1|cpu_du:I3|add_185~12 at LC_X20_Y6_N4
--operation mode is arithmetic

L1L811_carry_eqn = (!L1L101 & L1L611) # (L1L101 & L1L711);
L1L811 = L1_acc_c[0][12] $ L1L742 $ !L1L811_carry_eqn;

--L1L911 is cpu:inst1|cpu_du:I3|add_185~12COUT at LC_X20_Y6_N4
--operation mode is arithmetic

L1L911 = CARRY(L1_acc_c[0][12] & (L1L742 # !L1L711) # !L1_acc_c[0][12] & L1L742 & !L1L711);


--L1L021 is cpu:inst1|cpu_du:I3|add_185~13 at LC_X20_Y6_N5
--operation mode is arithmetic

L1L021_carry_eqn = L1L911;
L1L021 = L1L942 $ L1_acc_c[0][13] $ L1L021_carry_eqn;

--L1L221 is cpu:inst1|cpu_du:I3|add_185~13COUT0 at LC_X20_Y6_N5
--operation mode is arithmetic

L1L221_cout_0 = L1L942 & !L1_acc_c[0][13] & !L1L911 # !L1L942 & (!L1L911 # !L1_acc_c[0][13]);
L1L221 = CARRY(L1L221_cout_0);

--L1L321 is cpu:inst1|cpu_du:I3|add_185~13COUT1 at LC_X20_Y6_N5
--operation mode is arithmetic

L1L321_cout_1 = L1L942 & !L1_acc_c[0][13] & !L1L911 # !L1L942 & (!L1L911 # !L1_acc_c[0][13]);
L1L321 = CARRY(L1L321_cout_1);


--L1L421 is cpu:inst1|cpu_du:I3|add_185~14 at LC_X20_Y6_N6
--operation mode is arithmetic

L1L421_carry_eqn = (!L1L911 & L1L221) # (L1L911 & L1L321);
L1L421 = L1_acc_c[0][14] $ L1L252 $ !L1L421_carry_eqn;

--L1L621 is cpu:inst1|cpu_du:I3|add_185~14COUT0 at LC_X20_Y6_N6
--operation mode is arithmetic

L1L621_cout_0 = L1_acc_c[0][14] & (L1L252 # !L1L221) # !L1_acc_c[0][14] & L1L252 & !L1L221;
L1L621 = CARRY(L1L621_cout_0);

--L1L721 is cpu:inst1|cpu_du:I3|add_185~14COUT1 at LC_X20_Y6_N6
--operation mode is arithmetic

L1L721_cout_1 = L1_acc_c[0][14] & (L1L252 # !L1L321) # !L1_acc_c[0][14] & L1L252 & !L1L321;
L1L721 = CARRY(L1L721_cout_1);


--L1L821 is cpu:inst1|cpu_du:I3|add_185~15 at LC_X20_Y6_N7
--operation mode is arithmetic

L1L821_carry_eqn = (!L1L911 & L1L621) # (L1L911 & L1L721);
L1L821 = L1_acc_c[0][15] $ L1L452 $ L1L821_carry_eqn;

--L1L031 is cpu:inst1|cpu_du:I3|add_185~15COUT0 at LC_X20_Y6_N7
--operation mode is arithmetic

L1L031_cout_0 = L1_acc_c[0][15] & !L1L452 & !L1L621 # !L1_acc_c[0][15] & (!L1L621 # !L1L452);
L1L031 = CARRY(L1L031_cout_0);

--L1L131 is cpu:inst1|cpu_du:I3|add_185~15COUT1 at LC_X20_Y6_N7
--operation mode is arithmetic

L1L131_cout_1 = L1_acc_c[0][15] & !L1L452 & !L1L721 # !L1_acc_c[0][15] & (!L1L721 # !L1L452);
L1L131 = CARRY(L1L131_cout_1);


--L1L231 is cpu:inst1|cpu_du:I3|add_185~16 at LC_X20_Y6_N8
--operation mode is normal

L1L231_carry_eqn = (!L1L911 & L1L031) # (L1L911 & L1L131);
L1L231 = !L1L231_carry_eqn;


--L1L331 is cpu:inst1|cpu_du:I3|add_225~1 at LC_X21_Y7_N2
--operation mode is arithmetic

L1L331 = L1_acc_c[0][0] $ L1L591;

--L1L531 is cpu:inst1|cpu_du:I3|add_225~1COUT0 at LC_X21_Y7_N2
--operation mode is arithmetic

L1L531_cout_0 = L1_acc_c[0][0] # !L1L591;
L1L531 = CARRY(L1L531_cout_0);

--L1L631 is cpu:inst1|cpu_du:I3|add_225~1COUT1 at LC_X21_Y7_N2
--operation mode is arithmetic

L1L631_cout_1 = L1_acc_c[0][0] # !L1L591;
L1L631 = CARRY(L1L631_cout_1);


--L1L731 is cpu:inst1|cpu_du:I3|add_225~2 at LC_X21_Y7_N3
--operation mode is arithmetic

L1L731 = L1_acc_c[0][1] $ L1L991 $ !L1L531;

--L1L931 is cpu:inst1|cpu_du:I3|add_225~2COUT0 at LC_X21_Y7_N3
--operation mode is arithmetic

L1L931_cout_0 = L1_acc_c[0][1] & L1L991 & !L1L531 # !L1_acc_c[0][1] & (L1L991 # !L1L531);
L1L931 = CARRY(L1L931_cout_0);

--L1L041 is cpu:inst1|cpu_du:I3|add_225~2COUT1 at LC_X21_Y7_N3
--operation mode is arithmetic

L1L041_cout_1 = L1_acc_c[0][1] & L1L991 & !L1L631 # !L1_acc_c[0][1] & (L1L991 # !L1L631);
L1L041 = CARRY(L1L041_cout_1);


--L1L141 is cpu:inst1|cpu_du:I3|add_225~3 at LC_X21_Y7_N4
--operation mode is arithmetic

L1L141 = L1_acc_c[0][2] $ L1L302 $ L1L931;

--L1L241 is cpu:inst1|cpu_du:I3|add_225~3COUT at LC_X21_Y7_N4
--operation mode is arithmetic

L1L241 = CARRY(L1_acc_c[0][2] & (!L1L041 # !L1L302) # !L1_acc_c[0][2] & !L1L302 & !L1L041);


--L1L341 is cpu:inst1|cpu_du:I3|add_225~4 at LC_X21_Y7_N5
--operation mode is arithmetic

L1L341_carry_eqn = L1L241;
L1L341 = L1_acc_c[0][3] $ L1L702 $ !L1L341_carry_eqn;

--L1L541 is cpu:inst1|cpu_du:I3|add_225~4COUT0 at LC_X21_Y7_N5
--operation mode is arithmetic

L1L541_cout_0 = L1_acc_c[0][3] & L1L702 & !L1L241 # !L1_acc_c[0][3] & (L1L702 # !L1L241);
L1L541 = CARRY(L1L541_cout_0);

--L1L641 is cpu:inst1|cpu_du:I3|add_225~4COUT1 at LC_X21_Y7_N5
--operation mode is arithmetic

L1L641_cout_1 = L1_acc_c[0][3] & L1L702 & !L1L241 # !L1_acc_c[0][3] & (L1L702 # !L1L241);
L1L641 = CARRY(L1L641_cout_1);


--L1L741 is cpu:inst1|cpu_du:I3|add_225~5 at LC_X21_Y7_N6
--operation mode is arithmetic

L1L741_carry_eqn = (!L1L241 & L1L541) # (L1L241 & L1L641);
L1L741 = L1_acc_c[0][4] $ L1L112 $ L1L741_carry_eqn;

--L1L941 is cpu:inst1|cpu_du:I3|add_225~5COUT0 at LC_X21_Y7_N6
--operation mode is arithmetic

L1L941_cout_0 = L1_acc_c[0][4] & (!L1L541 # !L1L112) # !L1_acc_c[0][4] & !L1L112 & !L1L541;
L1L941 = CARRY(L1L941_cout_0);

--L1L051 is cpu:inst1|cpu_du:I3|add_225~5COUT1 at LC_X21_Y7_N6
--operation mode is arithmetic

L1L051_cout_1 = L1_acc_c[0][4] & (!L1L641 # !L1L112) # !L1_acc_c[0][4] & !L1L112 & !L1L641;
L1L051 = CARRY(L1L051_cout_1);


--L1L151 is cpu:inst1|cpu_du:I3|add_225~6 at LC_X21_Y7_N7
--operation mode is arithmetic

L1L151_carry_eqn = (!L1L241 & L1L941) # (L1L241 & L1L051);
L1L151 = L1_acc_c[0][5] $ L1L512 $ !L1L151_carry_eqn;

--L1L351 is cpu:inst1|cpu_du:I3|add_225~6COUT0 at LC_X21_Y7_N7
--operation mode is arithmetic

L1L351_cout_0 = L1_acc_c[0][5] & L1L512 & !L1L941 # !L1_acc_c[0][5] & (L1L512 # !L1L941);
L1L351 = CARRY(L1L351_cout_0);

--L1L451 is cpu:inst1|cpu_du:I3|add_225~6COUT1 at LC_X21_Y7_N7
--operation mode is arithmetic

L1L451_cout_1 = L1_acc_c[0][5] & L1L512 & !L1L051 # !L1_acc_c[0][5] & (L1L512 # !L1L051);
L1L451 = CARRY(L1L451_cout_1);


--L1L551 is cpu:inst1|cpu_du:I3|add_225~7 at LC_X21_Y7_N8
--operation mode is arithmetic

L1L551_carry_eqn = (!L1L241 & L1L351) # (L1L241 & L1L451);
L1L551 = L1_acc_c[0][6] $ L1L222 $ L1L551_carry_eqn;

--L1L751 is cpu:inst1|cpu_du:I3|add_225~7COUT0 at LC_X21_Y7_N8
--operation mode is arithmetic

L1L751_cout_0 = L1_acc_c[0][6] & (!L1L351 # !L1L222) # !L1_acc_c[0][6] & !L1L222 & !L1L351;
L1L751 = CARRY(L1L751_cout_0);

--L1L851 is cpu:inst1|cpu_du:I3|add_225~7COUT1 at LC_X21_Y7_N8
--operation mode is arithmetic

L1L851_cout_1 = L1_acc_c[0][6] & (!L1L451 # !L1L222) # !L1_acc_c[0][6] & !L1L222 & !L1L451;
L1L851 = CARRY(L1L851_cout_1);


--L1L951 is cpu:inst1|cpu_du:I3|add_225~8 at LC_X21_Y7_N9
--operation mode is arithmetic

L1L951_carry_eqn = (!L1L241 & L1L751) # (L1L241 & L1L851);
L1L951 = L1_acc_c[0][7] $ L1L622 $ !L1L951_carry_eqn;

--L1L061 is cpu:inst1|cpu_du:I3|add_225~8COUT at LC_X21_Y7_N9
--operation mode is arithmetic

L1L061 = CARRY(L1_acc_c[0][7] & L1L622 & !L1L851 # !L1_acc_c[0][7] & (L1L622 # !L1L851));


--L1L161 is cpu:inst1|cpu_du:I3|add_225~9 at LC_X21_Y6_N0
--operation mode is arithmetic

L1L161_carry_eqn = L1L061;
L1L161 = L1_acc_c[0][8] $ L1L032 $ L1L161_carry_eqn;

--L1L361 is cpu:inst1|cpu_du:I3|add_225~9COUT0 at LC_X21_Y6_N0
--operation mode is arithmetic

L1L361_cout_0 = L1_acc_c[0][8] & (!L1L061 # !L1L032) # !L1_acc_c[0][8] & !L1L032 & !L1L061;
L1L361 = CARRY(L1L361_cout_0);

--L1L461 is cpu:inst1|cpu_du:I3|add_225~9COUT1 at LC_X21_Y6_N0
--operation mode is arithmetic

L1L461_cout_1 = L1_acc_c[0][8] & (!L1L061 # !L1L032) # !L1_acc_c[0][8] & !L1L032 & !L1L061;
L1L461 = CARRY(L1L461_cout_1);


--L1L561 is cpu:inst1|cpu_du:I3|add_225~10 at LC_X21_Y6_N1
--operation mode is arithmetic

L1L561_carry_eqn = (!L1L061 & L1L361) # (L1L061 & L1L461);
L1L561 = L1_acc_c[0][9] $ L1L732 $ !L1L561_carry_eqn;

--L1L761 is cpu:inst1|cpu_du:I3|add_225~10COUT0 at LC_X21_Y6_N1
--operation mode is arithmetic

L1L761_cout_0 = L1_acc_c[0][9] & L1L732 & !L1L361 # !L1_acc_c[0][9] & (L1L732 # !L1L361);
L1L761 = CARRY(L1L761_cout_0);

--L1L861 is cpu:inst1|cpu_du:I3|add_225~10COUT1 at LC_X21_Y6_N1
--operation mode is arithmetic

L1L861_cout_1 = L1_acc_c[0][9] & L1L732 & !L1L461 # !L1_acc_c[0][9] & (L1L732 # !L1L461);
L1L861 = CARRY(L1L861_cout_1);


--L1L961 is cpu:inst1|cpu_du:I3|add_225~11 at LC_X21_Y6_N2
--operation mode is arithmetic

L1L961_carry_eqn = (!L1L061 & L1L761) # (L1L061 & L1L861);
L1L961 = L1_acc_c[0][10] $ L1L142 $ L1L961_carry_eqn;

--L1L171 is cpu:inst1|cpu_du:I3|add_225~11COUT0 at LC_X21_Y6_N2
--operation mode is arithmetic

L1L171_cout_0 = L1_acc_c[0][10] & (!L1L761 # !L1L142) # !L1_acc_c[0][10] & !L1L142 & !L1L761;
L1L171 = CARRY(L1L171_cout_0);

--L1L271 is cpu:inst1|cpu_du:I3|add_225~11COUT1 at LC_X21_Y6_N2
--operation mode is arithmetic

L1L271_cout_1 = L1_acc_c[0][10] & (!L1L861 # !L1L142) # !L1_acc_c[0][10] & !L1L142 & !L1L861;
L1L271 = CARRY(L1L271_cout_1);


--L1L371 is cpu:inst1|cpu_du:I3|add_225~12 at LC_X21_Y6_N3
--operation mode is arithmetic

L1L371_carry_eqn = (!L1L061 & L1L171) # (L1L061 & L1L271);
L1L371 = L1_acc_c[0][11] $ L1L542 $ !L1L371_carry_eqn;

--L1L571 is cpu:inst1|cpu_du:I3|add_225~12COUT0 at LC_X21_Y6_N3
--operation mode is arithmetic

L1L571_cout_0 = L1_acc_c[0][11] & L1L542 & !L1L171 # !L1_acc_c[0][11] & (L1L542 # !L1L171);
L1L571 = CARRY(L1L571_cout_0);

--L1L671 is cpu:inst1|cpu_du:I3|add_225~12COUT1 at LC_X21_Y6_N3
--operation mode is arithmetic

L1L671_cout_1 = L1_acc_c[0][11] & L1L542 & !L1L271 # !L1_acc_c[0][11] & (L1L542 # !L1L271);
L1L671 = CARRY(L1L671_cout_1);


--L1L771 is cpu:inst1|cpu_du:I3|add_225~13 at LC_X21_Y6_N4
--operation mode is arithmetic

L1L771_carry_eqn = (!L1L061 & L1L571) # (L1L061 & L1L671);
L1L771 = L1_acc_c[0][12] $ L1L742 $ L1L771_carry_eqn;

--L1L871 is cpu:inst1|cpu_du:I3|add_225~13COUT at LC_X21_Y6_N4
--operation mode is arithmetic

L1L871 = CARRY(L1_acc_c[0][12] & (!L1L671 # !L1L742) # !L1_acc_c[0][12] & !L1L742 & !L1L671);


--L1L971 is cpu:inst1|cpu_du:I3|add_225~14 at LC_X21_Y6_N5
--operation mode is arithmetic

L1L971_carry_eqn = L1L871;
L1L971 = L1_acc_c[0][13] $ L1L942 $ !L1L971_carry_eqn;

--L1L181 is cpu:inst1|cpu_du:I3|add_225~14COUT0 at LC_X21_Y6_N5
--operation mode is arithmetic

L1L181_cout_0 = L1_acc_c[0][13] & L1L942 & !L1L871 # !L1_acc_c[0][13] & (L1L942 # !L1L871);
L1L181 = CARRY(L1L181_cout_0);

--L1L281 is cpu:inst1|cpu_du:I3|add_225~14COUT1 at LC_X21_Y6_N5
--operation mode is arithmetic

L1L281_cout_1 = L1_acc_c[0][13] & L1L942 & !L1L871 # !L1_acc_c[0][13] & (L1L942 # !L1L871);
L1L281 = CARRY(L1L281_cout_1);


--L1L381 is cpu:inst1|cpu_du:I3|add_225~15 at LC_X21_Y6_N6
--operation mode is arithmetic

L1L381_carry_eqn = (!L1L871 & L1L181) # (L1L871 & L1L281);
L1L381 = L1_acc_c[0][14] $ L1L252 $ L1L381_carry_eqn;

--L1L581 is cpu:inst1|cpu_du:I3|add_225~15COUT0 at LC_X21_Y6_N6
--operation mode is arithmetic

L1L581_cout_0 = L1_acc_c[0][14] & (!L1L181 # !L1L252) # !L1_acc_c[0][14] & !L1L252 & !L1L181;
L1L581 = CARRY(L1L581_cout_0);

--L1L681 is cpu:inst1|cpu_du:I3|add_225~15COUT1 at LC_X21_Y6_N6
--operation mode is arithmetic

L1L681_cout_1 = L1_acc_c[0][14] & (!L1L281 # !L1L252) # !L1_acc_c[0][14] & !L1L252 & !L1L281;
L1L681 = CARRY(L1L681_cout_1);


--L1L781 is cpu:inst1|cpu_du:I3|add_225~16 at LC_X21_Y6_N7
--operation mode is arithmetic

L1L781_carry_eqn = (!L1L871 & L1L581) # (L1L871 & L1L681);
L1L781 = L1_acc_c[0][15] $ L1L452 $ !L1L781_carry_eqn;

--L1L981 is cpu:inst1|cpu_du:I3|add_225~16COUT0 at LC_X21_Y6_N7
--operation mode is arithmetic

L1L981_cout_0 = L1_acc_c[0][15] & L1L452 & !L1L581 # !L1_acc_c[0][15] & (L1L452 # !L1L581);
L1L981 = CARRY(L1L981_cout_0);

--L1L091 is cpu:inst1|cpu_du:I3|add_225~16COUT1 at LC_X21_Y6_N7
--operation mode is arithmetic

L1L091_cout_1 = L1_acc_c[0][15] & L1L452 & !L1L681 # !L1_acc_c[0][15] & (L1L452 # !L1L681);
L1L091 = CARRY(L1L091_cout_1);


--L1L191 is cpu:inst1|cpu_du:I3|add_225~17 at LC_X21_Y6_N8
--operation mode is normal

L1L191_carry_eqn = (!L1L871 & L1L981) # (L1L871 & L1L091);
L1L191 = !L1L191_carry_eqn;


--M1L52 is cpu:inst1|cpu_oa:I4|add_205~0 at LC_X18_Y5_N4
--operation mode is arithmetic

M1L52 = M1_iinc_c[0] $ M1_ireg_c[0];

--M1L62 is cpu:inst1|cpu_oa:I4|add_205~0COUT at LC_X18_Y5_N4
--operation mode is arithmetic

M1L62 = CARRY(M1_iinc_c[0] & M1_ireg_c[0]);


--M1L72 is cpu:inst1|cpu_oa:I4|add_205~1 at LC_X18_Y5_N5
--operation mode is arithmetic

M1L72_carry_eqn = M1L62;
M1L72 = M1_iinc_c[1] $ M1_ireg_c[1] $ M1L72_carry_eqn;

--M1L92 is cpu:inst1|cpu_oa:I4|add_205~1COUT0 at LC_X18_Y5_N5
--operation mode is arithmetic

M1L92_cout_0 = M1_iinc_c[1] & !M1_ireg_c[1] & !M1L62 # !M1_iinc_c[1] & (!M1L62 # !M1_ireg_c[1]);
M1L92 = CARRY(M1L92_cout_0);

--M1L03 is cpu:inst1|cpu_oa:I4|add_205~1COUT1 at LC_X18_Y5_N5
--operation mode is arithmetic

M1L03_cout_1 = M1_iinc_c[1] & !M1_ireg_c[1] & !M1L62 # !M1_iinc_c[1] & (!M1L62 # !M1_ireg_c[1]);
M1L03 = CARRY(M1L03_cout_1);


--M1L13 is cpu:inst1|cpu_oa:I4|add_205~2 at LC_X18_Y5_N6
--operation mode is arithmetic

M1L13_carry_eqn = (!M1L62 & M1L92) # (M1L62 & M1L03);
M1L13 = M1_iinc_c[2] $ M1_ireg_c[2] $ !M1L13_carry_eqn;

--M1L33 is cpu:inst1|cpu_oa:I4|add_205~2COUT0 at LC_X18_Y5_N6
--operation mode is arithmetic

M1L33_cout_0 = M1_iinc_c[2] & (M1_ireg_c[2] # !M1L92) # !M1_iinc_c[2] & M1_ireg_c[2] & !M1L92;
M1L33 = CARRY(M1L33_cout_0);

--M1L43 is cpu:inst1|cpu_oa:I4|add_205~2COUT1 at LC_X18_Y5_N6
--operation mode is arithmetic

M1L43_cout_1 = M1_iinc_c[2] & (M1_ireg_c[2] # !M1L03) # !M1_iinc_c[2] & M1_ireg_c[2] & !M1L03;
M1L43 = CARRY(M1L43_cout_1);


--M1L53 is cpu:inst1|cpu_oa:I4|add_205~3 at LC_X18_Y5_N7
--operation mode is arithmetic

M1L53_carry_eqn = (!M1L62 & M1L33) # (M1L62 & M1L43);
M1L53 = M1_ireg_c[3] $ M1_iinc_c[3] $ M1L53_carry_eqn;

--M1L73 is cpu:inst1|cpu_oa:I4|add_205~3COUT0 at LC_X18_Y5_N7
--operation mode is arithmetic

M1L73_cout_0 = M1_ireg_c[3] & !M1_iinc_c[3] & !M1L33 # !M1_ireg_c[3] & (!M1L33 # !M1_iinc_c[3]);
M1L73 = CARRY(M1L73_cout_0);

--M1L83 is cpu:inst1|cpu_oa:I4|add_205~3COUT1 at LC_X18_Y5_N7
--operation mode is arithmetic

M1L83_cout_1 = M1_ireg_c[3] & !M1_iinc_c[3] & !M1L43 # !M1_ireg_c[3] & (!M1L43 # !M1_iinc_c[3]);
M1L83 = CARRY(M1L83_cout_1);


--M1L93 is cpu:inst1|cpu_oa:I4|add_205~4 at LC_X18_Y5_N8
--operation mode is arithmetic

M1L93_carry_eqn = (!M1L62 & M1L73) # (M1L62 & M1L83);
M1L93 = M1_ireg_c[4] $ M1_iinc_c[4] $ !M1L93_carry_eqn;

--M1L14 is cpu:inst1|cpu_oa:I4|add_205~4COUT0 at LC_X18_Y5_N8
--operation mode is arithmetic

M1L14_cout_0 = M1_ireg_c[4] & (M1_iinc_c[4] # !M1L73) # !M1_ireg_c[4] & M1_iinc_c[4] & !M1L73;
M1L14 = CARRY(M1L14_cout_0);

--M1L24 is cpu:inst1|cpu_oa:I4|add_205~4COUT1 at LC_X18_Y5_N8
--operation mode is arithmetic

M1L24_cout_1 = M1_ireg_c[4] & (M1_iinc_c[4] # !M1L83) # !M1_ireg_c[4] & M1_iinc_c[4] & !M1L83;
M1L24 = CARRY(M1L24_cout_1);


--M1L34 is cpu:inst1|cpu_oa:I4|add_205~5 at LC_X18_Y5_N9
--operation mode is arithmetic

M1L34_carry_eqn = (!M1L62 & M1L14) # (M1L62 & M1L24);
M1L34 = M1_iinc_c[5] $ M1_ireg_c[5] $ M1L34_carry_eqn;

--M1L44 is cpu:inst1|cpu_oa:I4|add_205~5COUT at LC_X18_Y5_N9
--operation mode is arithmetic

M1L44 = CARRY(M1_iinc_c[5] & !M1_ireg_c[5] & !M1L24 # !M1_iinc_c[5] & (!M1L24 # !M1_ireg_c[5]));


--M1L54 is cpu:inst1|cpu_oa:I4|add_205~6 at LC_X18_Y4_N0
--operation mode is arithmetic

M1L54_carry_eqn = M1L44;
M1L54 = M1_iinc_c[6] $ M1_ireg_c[6] $ !M1L54_carry_eqn;

--M1L74 is cpu:inst1|cpu_oa:I4|add_205~6COUT0 at LC_X18_Y4_N0
--operation mode is arithmetic

M1L74_cout_0 = M1_iinc_c[6] & (M1_ireg_c[6] # !M1L44) # !M1_iinc_c[6] & M1_ireg_c[6] & !M1L44;
M1L74 = CARRY(M1L74_cout_0);

--M1L84 is cpu:inst1|cpu_oa:I4|add_205~6COUT1 at LC_X18_Y4_N0
--operation mode is arithmetic

M1L84_cout_1 = M1_iinc_c[6] & (M1_ireg_c[6] # !M1L44) # !M1_iinc_c[6] & M1_ireg_c[6] & !M1L44;
M1L84 = CARRY(M1L84_cout_1);


--M1L94 is cpu:inst1|cpu_oa:I4|add_205~7 at LC_X18_Y4_N1
--operation mode is arithmetic

M1L94_carry_eqn = (!M1L44 & M1L74) # (M1L44 & M1L84);
M1L94 = M1_ireg_c[7] $ M1_iinc_c[7] $ M1L94_carry_eqn;

--M1L15 is cpu:inst1|cpu_oa:I4|add_205~7COUT0 at LC_X18_Y4_N1
--operation mode is arithmetic

M1L15_cout_0 = M1_ireg_c[7] & !M1_iinc_c[7] & !M1L74 # !M1_ireg_c[7] & (!M1L74 # !M1_iinc_c[7]);
M1L15 = CARRY(M1L15_cout_0);

--M1L25 is cpu:inst1|cpu_oa:I4|add_205~7COUT1 at LC_X18_Y4_N1
--operation mode is arithmetic

M1L25_cout_1 = M1_ireg_c[7] & !M1_iinc_c[7] & !M1L84 # !M1_ireg_c[7] & (!M1L84 # !M1_iinc_c[7]);
M1L25 = CARRY(M1L25_cout_1);


--M1L35 is cpu:inst1|cpu_oa:I4|add_205~8 at LC_X18_Y4_N2
--operation mode is arithmetic

M1L35_carry_eqn = (!M1L44 & M1L15) # (M1L44 & M1L25);
M1L35 = M1_iinc_c[8] $ M1_ireg_c[8] $ !M1L35_carry_eqn;

--M1L55 is cpu:inst1|cpu_oa:I4|add_205~8COUT0 at LC_X18_Y4_N2
--operation mode is arithmetic

M1L55_cout_0 = M1_iinc_c[8] & (M1_ireg_c[8] # !M1L15) # !M1_iinc_c[8] & M1_ireg_c[8] & !M1L15;
M1L55 = CARRY(M1L55_cout_0);

--M1L65 is cpu:inst1|cpu_oa:I4|add_205~8COUT1 at LC_X18_Y4_N2
--operation mode is arithmetic

M1L65_cout_1 = M1_iinc_c[8] & (M1_ireg_c[8] # !M1L25) # !M1_iinc_c[8] & M1_ireg_c[8] & !M1L25;
M1L65 = CARRY(M1L65_cout_1);


--M1L75 is cpu:inst1|cpu_oa:I4|add_205~9 at LC_X18_Y4_N3
--operation mode is arithmetic

M1L75_carry_eqn = (!M1L44 & M1L55) # (M1L44 & M1L65);
M1L75 = M1_iinc_c[9] $ M1_ireg_c[9] $ M1L75_carry_eqn;

--M1L95 is cpu:inst1|cpu_oa:I4|add_205~9COUT0 at LC_X18_Y4_N3
--operation mode is arithmetic

M1L95_cout_0 = M1_iinc_c[9] & !M1_ireg_c[9] & !M1L55 # !M1_iinc_c[9] & (!M1L55 # !M1_ireg_c[9]);
M1L95 = CARRY(M1L95_cout_0);

--M1L06 is cpu:inst1|cpu_oa:I4|add_205~9COUT1 at LC_X18_Y4_N3
--operation mode is arithmetic

M1L06_cout_1 = M1_iinc_c[9] & !M1_ireg_c[9] & !M1L65 # !M1_iinc_c[9] & (!M1L65 # !M1_ireg_c[9]);
M1L06 = CARRY(M1L06_cout_1);


--M1L16 is cpu:inst1|cpu_oa:I4|add_205~10 at LC_X18_Y4_N4
--operation mode is arithmetic

M1L16_carry_eqn = (!M1L44 & M1L95) # (M1L44 & M1L06);
M1L16 = M1_ireg_c[10] $ M1_iinc_c[10] $ !M1L16_carry_eqn;

--M1L26 is cpu:inst1|cpu_oa:I4|add_205~10COUT at LC_X18_Y4_N4
--operation mode is arithmetic

M1L26 = CARRY(M1_ireg_c[10] & (M1_iinc_c[10] # !M1L06) # !M1_ireg_c[10] & M1_iinc_c[10] & !M1L06);


--M1L36 is cpu:inst1|cpu_oa:I4|add_205~11 at LC_X18_Y4_N5
--operation mode is normal

M1L36_carry_eqn = M1L26;
M1L36 = M1_ireg_c[11] $ M1_iinc_c[11] $ M1L36_carry_eqn;


--F1_nwait_c[0] is waitstategen:inst4|nwait_c[0] at LC_X11_Y10_N0
--operation mode is arithmetic

F1_nwait_c[0]_lut_out = !F1_nwait_c[0];
F1_nwait_c[0]_sload_eqn = (F1L53 & VCC) # (!F1L53 & F1_nwait_c[0]_lut_out);
F1_nwait_c[0] = DFFEA(F1_nwait_c[0]_sload_eqn, GLOBAL(clk_in), VCC, , , VCC, !GLOBAL(nreset_in));

--F1L14 is waitstategen:inst4|nwait_c[0]~COUT0 at LC_X11_Y10_N0
--operation mode is arithmetic

F1L14_cout_0 = F1_nwait_c[0];
F1L14 = CARRY(F1L14_cout_0);

--F1L24 is waitstategen:inst4|nwait_c[0]~COUT1 at LC_X11_Y10_N0
--operation mode is arithmetic

F1L24_cout_1 = F1_nwait_c[0];
F1L24 = CARRY(F1L24_cout_1);


--F1_nwait_c[1] is waitstategen:inst4|nwait_c[1] at LC_X11_Y10_N1
--operation mode is arithmetic

F1_nwait_c[1]_lut_out = F1_nwait_c[1] $ !F1L14;
F1_nwait_c[1]_sload_eqn = (F1L53 & VCC) # (!F1L53 & F1_nwait_c[1]_lut_out);
F1_nwait_c[1] = DFFEA(F1_nwait_c[1]_sload_eqn, GLOBAL(clk_in), VCC, , , VCC, !GLOBAL(nreset_in));

--F1L54 is waitstategen:inst4|nwait_c[1]~COUT0 at LC_X11_Y10_N1
--operation mode is arithmetic

F1L54_cout_0 = !F1_nwait_c[1] & !F1L14;
F1L54 = CARRY(F1L54_cout_0);

--F1L64 is waitstategen:inst4|nwait_c[1]~COUT1 at LC_X11_Y10_N1
--operation mode is arithmetic

F1L64_cout_1 = !F1_nwait_c[1] & !F1L24;
F1L64 = CARRY(F1L64_cout_1);


--F1_nwait_c[2] is waitstategen:inst4|nwait_c[2] at LC_X11_Y10_N2
--operation mode is arithmetic

F1_nwait_c[2]_lut_out = F1_nwait_c[2] $ F1L54;
F1_nwait_c[2]_sload_eqn = (F1L53 & VCC) # (!F1L53 & F1_nwait_c[2]_lut_out);
F1_nwait_c[2] = DFFEA(F1_nwait_c[2]_sload_eqn, GLOBAL(clk_in), VCC, , , VCC, !GLOBAL(nreset_in));

--F1L94 is waitstategen:inst4|nwait_c[2]~COUT0 at LC_X11_Y10_N2
--operation mode is arithmetic

F1L94_cout_0 = F1_nwait_c[2] # !F1L54;
F1L94 = CARRY(F1L94_cout_0);

--F1L05 is waitstategen:inst4|nwait_c[2]~COUT1 at LC_X11_Y10_N2
--operation mode is arithmetic

F1L05_cout_1 = F1_nwait_c[2] # !F1L64;
F1L05 = CARRY(F1L05_cout_1);


--F1_nwait_c[3] is waitstategen:inst4|nwait_c[3] at LC_X11_Y10_N3
--operation mode is arithmetic

F1_nwait_c[3]_lut_out = F1_nwait_c[3] $ !F1L94;
F1_nwait_c[3]_sload_eqn = (F1L53 & ~GND) # (!F1L53 & F1_nwait_c[3]_lut_out);
F1_nwait_c[3] = DFFEA(F1_nwait_c[3]_sload_eqn, GLOBAL(clk_in), VCC, , , ~GND, !GLOBAL(nreset_in));

--F1L35 is waitstategen:inst4|nwait_c[3]~COUT0 at LC_X11_Y10_N3
--operation mode is arithmetic

F1L35_cout_0 = !F1_nwait_c[3] & !F1L94;
F1L35 = CARRY(F1L35_cout_0);

--F1L45 is waitstategen:inst4|nwait_c[3]~COUT1 at LC_X11_Y10_N3
--operation mode is arithmetic

F1L45_cout_1 = !F1_nwait_c[3] & !F1L05;
F1L45 = CARRY(F1L45_cout_1);


--F1_nwait_c[4] is waitstategen:inst4|nwait_c[4] at LC_X11_Y10_N4
--operation mode is arithmetic

F1_nwait_c[4]_lut_out = F1_nwait_c[4] $ F1L35;
F1_nwait_c[4]_sload_eqn = (F1L53 & ~GND) # (!F1L53 & F1_nwait_c[4]_lut_out);
F1_nwait_c[4] = DFFEA(F1_nwait_c[4]_sload_eqn, GLOBAL(clk_in), VCC, , , ~GND, !GLOBAL(nreset_in));

--F1L65 is waitstategen:inst4|nwait_c[4]~COUT at LC_X11_Y10_N4
--operation mode is arithmetic

F1L65 = F1L75;


--F1_nwait_c[5] is waitstategen:inst4|nwait_c[5] at LC_X11_Y10_N5
--operation mode is arithmetic

F1_nwait_c[5]_carry_eqn = (!F1L65 & GND) # (F1L65 & VCC);
F1_nwait_c[5]_lut_out = F1_nwait_c[5] $ !F1_nwait_c[5]_carry_eqn;
F1_nwait_c[5]_sload_eqn = (F1L53 & ~GND) # (!F1L53 & F1_nwait_c[5]_lut_out);
F1_nwait_c[5] = DFFEA(F1_nwait_c[5]_sload_eqn, GLOBAL(clk_in), VCC, , , ~GND, !GLOBAL(nreset_in));

--F1L16 is waitstategen:inst4|nwait_c[5]~COUT0 at LC_X11_Y10_N5
--operation mode is arithmetic

F1L16_cout_0 = !F1_nwait_c[5] & !F1L65;
F1L16 = CARRY(F1L16_cout_0);

--F1L26 is waitstategen:inst4|nwait_c[5]~COUT1 at LC_X11_Y10_N5
--operation mode is arithmetic

F1L26_cout_1 = !F1_nwait_c[5] & !F1L65;
F1L26 = CARRY(F1L26_cout_1);


--F1_nwait_c[6] is waitstategen:inst4|nwait_c[6] at LC_X11_Y10_N6
--operation mode is arithmetic

F1_nwait_c[6]_carry_eqn = (!F1L65 & F1L16) # (F1L65 & F1L26);
F1_nwait_c[6]_lut_out = F1_nwait_c[6] $ F1_nwait_c[6]_carry_eqn;
F1_nwait_c[6]_sload_eqn = (F1L53 & ~GND) # (!F1L53 & F1_nwait_c[6]_lut_out);
F1_nwait_c[6] = DFFEA(F1_nwait_c[6]_sload_eqn, GLOBAL(clk_in), VCC, , , ~GND, !GLOBAL(nreset_in));

--F1L56 is waitstategen:inst4|nwait_c[6]~COUT0 at LC_X11_Y10_N6
--operation mode is arithmetic

F1L56_cout_0 = F1_nwait_c[6] # !F1L16;
F1L56 = CARRY(F1L56_cout_0);

--F1L66 is waitstategen:inst4|nwait_c[6]~COUT1 at LC_X11_Y10_N6
--operation mode is arithmetic

F1L66_cout_1 = F1_nwait_c[6] # !F1L26;
F1L66 = CARRY(F1L66_cout_1);


--F1_nwait_c[7] is waitstategen:inst4|nwait_c[7] at LC_X11_Y10_N7
--operation mode is normal

F1_nwait_c[7]_carry_eqn = (!F1L65 & F1L56) # (F1L65 & F1L66);
F1_nwait_c[7]_lut_out = F1_nwait_c[7] $ !F1_nwait_c[7]_carry_eqn;
F1_nwait_c[7]_sload_eqn = (F1L53 & ~GND) # (!F1L53 & F1_nwait_c[7]_lut_out);
F1_nwait_c[7] = DFFEA(F1_nwait_c[7]_sload_eqn, GLOBAL(clk_in), VCC, , , ~GND, !GLOBAL(nreset_in));


--J1L1 is cpu:inst1|cpu_iu:I1|add_27~0 at LC_X11_Y7_N0
--operation mode is arithmetic

J1L1 = !J1_pc[0];

--J1L3 is cpu:inst1|cpu_iu:I1|add_27~0COUT0 at LC_X11_Y7_N0
--operation mode is arithmetic

J1L3_cout_0 = J1_pc[0];
J1L3 = CARRY(J1L3_cout_0);

--J1L4 is cpu:inst1|cpu_iu:I1|add_27~0COUT1 at LC_X11_Y7_N0
--operation mode is arithmetic

J1L4_cout_1 = J1_pc[0];
J1L4 = CARRY(J1L4_cout_1);


--J1L5 is cpu:inst1|cpu_iu:I1|add_27~1 at LC_X11_Y7_N1
--operation mode is arithmetic

J1L5 = J1_pc[1] $ J1L3;

--J1L7 is cpu:inst1|cpu_iu:I1|add_27~1COUT0 at LC_X11_Y7_N1
--operation mode is arithmetic

J1L7_cout_0 = !J1L3 # !J1_pc[1];
J1L7 = CARRY(J1L7_cout_0);

--J1L8 is cpu:inst1|cpu_iu:I1|add_27~1COUT1 at LC_X11_Y7_N1
--operation mode is arithmetic

J1L8_cout_1 = !J1L4 # !J1_pc[1];
J1L8 = CARRY(J1L8_cout_1);


--J1L9 is cpu:inst1|cpu_iu:I1|add_27~2 at LC_X11_Y7_N2
--operation mode is arithmetic

J1L9 = J1_pc[2] $ !J1L7;

--J1L11 is cpu:inst1|cpu_iu:I1|add_27~2COUT0 at LC_X11_Y7_N2
--operation mode is arithmetic

J1L11_cout_0 = J1_pc[2] & !J1L7;
J1L11 = CARRY(J1L11_cout_0);

--J1L21 is cpu:inst1|cpu_iu:I1|add_27~2COUT1 at LC_X11_Y7_N2
--operation mode is arithmetic

J1L21_cout_1 = J1_pc[2] & !J1L8;
J1L21 = CARRY(J1L21_cout_1);


--J1L31 is cpu:inst1|cpu_iu:I1|add_27~3 at LC_X11_Y7_N3
--operation mode is arithmetic

J1L31 = J1_pc[3] $ J1L11;

--J1L51 is cpu:inst1|cpu_iu:I1|add_27~3COUT0 at LC_X11_Y7_N3
--operation mode is arithmetic

J1L51_cout_0 = !J1L11 # !J1_pc[3];
J1L51 = CARRY(J1L51_cout_0);

--J1L61 is cpu:inst1|cpu_iu:I1|add_27~3COUT1 at LC_X11_Y7_N3
--operation mode is arithmetic

J1L61_cout_1 = !J1L21 # !J1_pc[3];
J1L61 = CARRY(J1L61_cout_1);


--J1L71 is cpu:inst1|cpu_iu:I1|add_27~4 at LC_X11_Y7_N4
--operation mode is arithmetic

J1L71 = J1_pc[4] $ !J1L51;

--J1L81 is cpu:inst1|cpu_iu:I1|add_27~4COUT at LC_X11_Y7_N4
--operation mode is arithmetic

J1L81 = CARRY(J1_pc[4] & !J1L61);


--J1L91 is cpu:inst1|cpu_iu:I1|add_27~5 at LC_X11_Y7_N5
--operation mode is arithmetic

J1L91_carry_eqn = J1L81;
J1L91 = J1_pc[5] $ J1L91_carry_eqn;

--J1L12 is cpu:inst1|cpu_iu:I1|add_27~5COUT0 at LC_X11_Y7_N5
--operation mode is arithmetic

J1L12_cout_0 = !J1L81 # !J1_pc[5];
J1L12 = CARRY(J1L12_cout_0);

--J1L22 is cpu:inst1|cpu_iu:I1|add_27~5COUT1 at LC_X11_Y7_N5
--operation mode is arithmetic

J1L22_cout_1 = !J1L81 # !J1_pc[5];
J1L22 = CARRY(J1L22_cout_1);


--J1L32 is cpu:inst1|cpu_iu:I1|add_27~6 at LC_X11_Y7_N6
--operation mode is arithmetic

J1L32_carry_eqn = (!J1L81 & J1L12) # (J1L81 & J1L22);
J1L32 = J1_pc[6] $ !J1L32_carry_eqn;

--J1L52 is cpu:inst1|cpu_iu:I1|add_27~6COUT0 at LC_X11_Y7_N6
--operation mode is arithmetic

J1L52_cout_0 = J1_pc[6] & !J1L12;
J1L52 = CARRY(J1L52_cout_0);

--J1L62 is cpu:inst1|cpu_iu:I1|add_27~6COUT1 at LC_X11_Y7_N6
--operation mode is arithmetic

J1L62_cout_1 = J1_pc[6] & !J1L22;
J1L62 = CARRY(J1L62_cout_1);


--J1L72 is cpu:inst1|cpu_iu:I1|add_27~7 at LC_X11_Y7_N7
--operation mode is arithmetic

J1L72_carry_eqn = (!J1L81 & J1L52) # (J1L81 & J1L62);
J1L72 = J1_pc[7] $ J1L72_carry_eqn;

--J1L92 is cpu:inst1|cpu_iu:I1|add_27~7COUT0 at LC_X11_Y7_N7
--operation mode is arithmetic

J1L92_cout_0 = !J1L52 # !J1_pc[7];
J1L92 = CARRY(J1L92_cout_0);

--J1L03 is cpu:inst1|cpu_iu:I1|add_27~7COUT1 at LC_X11_Y7_N7
--operation mode is arithmetic

J1L03_cout_1 = !J1L62 # !J1_pc[7];
J1L03 = CARRY(J1L03_cout_1);


--J1L13 is cpu:inst1|cpu_iu:I1|add_27~8 at LC_X11_Y7_N8
--operation mode is arithmetic

J1L13_carry_eqn = (!J1L81 & J1L92) # (J1L81 & J1L03);
J1L13 = J1_pc[8] $ !J1L13_carry_eqn;

--J1L33 is cpu:inst1|cpu_iu:I1|add_27~8COUT0 at LC_X11_Y7_N8
--operation mode is arithmetic

J1L33_cout_0 = J1_pc[8] & !J1L92;
J1L33 = CARRY(J1L33_cout_0);

--J1L43 is cpu:inst1|cpu_iu:I1|add_27~8COUT1 at LC_X11_Y7_N8
--operation mode is arithmetic

J1L43_cout_1 = J1_pc[8] & !J1L03;
J1L43 = CARRY(J1L43_cout_1);


--J1L53 is cpu:inst1|cpu_iu:I1|add_27~9 at LC_X11_Y7_N9
--operation mode is normal

J1L53_carry_eqn = (!J1L81 & J1L33) # (J1L81 & J1L43);
J1L53 = J1L53_carry_eqn $ J1_pc[9];


--S1L11 is stack:inst11|stack_if:inst8|add_15~0COUT0 at LC_X8_Y5_N0
--operation mode is arithmetic

S1L11_cout_0 = !S1_addr_c[0];
S1L11 = CARRY(S1L11_cout_0);

--S1L21 is stack:inst11|stack_if:inst8|add_15~0COUT1 at LC_X8_Y5_N0
--operation mode is arithmetic

S1L21_cout_1 = !S1_addr_c[0];
S1L21 = CARRY(S1L21_cout_1);


--S1L31 is stack:inst11|stack_if:inst8|add_15~1 at LC_X8_Y5_N1
--operation mode is arithmetic

S1L31 = S1_addr_c[1] $ !S1L11;

--S1L51 is stack:inst11|stack_if:inst8|add_15~1COUT0 at LC_X8_Y5_N1
--operation mode is arithmetic

S1L51_cout_0 = S1_addr_c[1] # !S1L11;
S1L51 = CARRY(S1L51_cout_0);

--S1L61 is stack:inst11|stack_if:inst8|add_15~1COUT1 at LC_X8_Y5_N1
--operation mode is arithmetic

S1L61_cout_1 = S1_addr_c[1] # !S1L21;
S1L61 = CARRY(S1L61_cout_1);


--S1L71 is stack:inst11|stack_if:inst8|add_15~2 at LC_X8_Y5_N2
--operation mode is arithmetic

S1L71 = S1_addr_c[2] $ S1L51;

--S1L91 is stack:inst11|stack_if:inst8|add_15~2COUT0 at LC_X8_Y5_N2
--operation mode is arithmetic

S1L91_cout_0 = !S1_addr_c[2] & !S1L51;
S1L91 = CARRY(S1L91_cout_0);

--S1L02 is stack:inst11|stack_if:inst8|add_15~2COUT1 at LC_X8_Y5_N2
--operation mode is arithmetic

S1L02_cout_1 = !S1_addr_c[2] & !S1L61;
S1L02 = CARRY(S1L02_cout_1);


--S1L12 is stack:inst11|stack_if:inst8|add_15~3 at LC_X8_Y5_N3
--operation mode is arithmetic

S1L12 = S1_addr_c[3] $ !S1L91;

--S1L32 is stack:inst11|stack_if:inst8|add_15~3COUT0 at LC_X8_Y5_N3
--operation mode is arithmetic

S1L32_cout_0 = S1_addr_c[3] # !S1L91;
S1L32 = CARRY(S1L32_cout_0);

--S1L42 is stack:inst11|stack_if:inst8|add_15~3COUT1 at LC_X8_Y5_N3
--operation mode is arithmetic

S1L42_cout_1 = S1_addr_c[3] # !S1L02;
S1L42 = CARRY(S1L42_cout_1);


--S1L52 is stack:inst11|stack_if:inst8|add_15~4 at LC_X8_Y5_N4
--operation mode is arithmetic

S1L52 = S1_addr_c[4] $ S1L32;

--S1L62 is stack:inst11|stack_if:inst8|add_15~4COUT at LC_X8_Y5_N4
--operation mode is arithmetic

S1L62 = S1L72;


--S1L92 is stack:inst11|stack_if:inst8|add_15~5 at LC_X8_Y5_N5
--operation mode is arithmetic

S1L92_carry_eqn = (!S1L62 & GND) # (S1L62 & VCC);
S1L92 = S1_addr_c[5] $ !S1L92_carry_eqn;

--S1L13 is stack:inst11|stack_if:inst8|add_15~5COUT0 at LC_X8_Y5_N5
--operation mode is arithmetic

S1L13_cout_0 = S1_addr_c[5] # !S1L62;
S1L13 = CARRY(S1L13_cout_0);

--S1L23 is stack:inst11|stack_if:inst8|add_15~5COUT1 at LC_X8_Y5_N5
--operation mode is arithmetic

S1L23_cout_1 = S1_addr_c[5] # !S1L62;
S1L23 = CARRY(S1L23_cout_1);


--S1L33 is stack:inst11|stack_if:inst8|add_15~6 at LC_X8_Y5_N6
--operation mode is arithmetic

S1L33_carry_eqn = (!S1L62 & S1L13) # (S1L62 & S1L23);
S1L33 = S1_addr_c[6] $ S1L33_carry_eqn;

--S1L53 is stack:inst11|stack_if:inst8|add_15~6COUT0 at LC_X8_Y5_N6
--operation mode is arithmetic

S1L53_cout_0 = !S1_addr_c[6] & !S1L13;
S1L53 = CARRY(S1L53_cout_0);

--S1L63 is stack:inst11|stack_if:inst8|add_15~6COUT1 at LC_X8_Y5_N6
--operation mode is arithmetic

S1L63_cout_1 = !S1_addr_c[6] & !S1L23;
S1L63 = CARRY(S1L63_cout_1);


--S1L73 is stack:inst11|stack_if:inst8|add_15~7 at LC_X8_Y5_N7
--operation mode is normal

S1L73_carry_eqn = (!S1L62 & S1L53) # (S1L62 & S1L63);
S1L73 = S1L73_carry_eqn $ !S1_addr_c[7];


--S1L83 is stack:inst11|stack_if:inst8|add_17_rtl_0~0 at LC_X8_Y6_N0
--operation mode is arithmetic

S1L83 = S1_addr_c[0] $ !J1L17;

--S1L04 is stack:inst11|stack_if:inst8|add_17_rtl_0~0COUT0 at LC_X8_Y6_N0
--operation mode is arithmetic

S1L04_cout_0 = !S1_addr_c[0] & J1L17;
S1L04 = CARRY(S1L04_cout_0);

--S1L14 is stack:inst11|stack_if:inst8|add_17_rtl_0~0COUT1 at LC_X8_Y6_N0
--operation mode is arithmetic

S1L14_cout_1 = !S1_addr_c[0] & J1L17;
S1L14 = CARRY(S1L14_cout_1);


--S1L24 is stack:inst11|stack_if:inst8|add_17_rtl_0~1 at LC_X8_Y6_N1
--operation mode is arithmetic

S1L24 = S1_addr_c[1] $ J1L17 $ !S1L04;

--S1L44 is stack:inst11|stack_if:inst8|add_17_rtl_0~1COUT0 at LC_X8_Y6_N1
--operation mode is arithmetic

S1L44_cout_0 = S1_addr_c[1] & (!S1L04 # !J1L17) # !S1_addr_c[1] & !J1L17 & !S1L04;
S1L44 = CARRY(S1L44_cout_0);

--S1L54 is stack:inst11|stack_if:inst8|add_17_rtl_0~1COUT1 at LC_X8_Y6_N1
--operation mode is arithmetic

S1L54_cout_1 = S1_addr_c[1] & (!S1L14 # !J1L17) # !S1_addr_c[1] & !J1L17 & !S1L14;
S1L54 = CARRY(S1L54_cout_1);


--S1L64 is stack:inst11|stack_if:inst8|add_17_rtl_0~2 at LC_X8_Y6_N2
--operation mode is arithmetic

S1L64 = S1_addr_c[2] $ J1L17 $ S1L44;

--S1L84 is stack:inst11|stack_if:inst8|add_17_rtl_0~2COUT0 at LC_X8_Y6_N2
--operation mode is arithmetic

S1L84_cout_0 = S1_addr_c[2] & J1L17 & !S1L44 # !S1_addr_c[2] & (J1L17 # !S1L44);
S1L84 = CARRY(S1L84_cout_0);

--S1L94 is stack:inst11|stack_if:inst8|add_17_rtl_0~2COUT1 at LC_X8_Y6_N2
--operation mode is arithmetic

S1L94_cout_1 = S1_addr_c[2] & J1L17 & !S1L54 # !S1_addr_c[2] & (J1L17 # !S1L54);
S1L94 = CARRY(S1L94_cout_1);


--S1L05 is stack:inst11|stack_if:inst8|add_17_rtl_0~3 at LC_X8_Y6_N3
--operation mode is arithmetic

S1L05 = S1_addr_c[3] $ J1L17 $ !S1L84;

--S1L25 is stack:inst11|stack_if:inst8|add_17_rtl_0~3COUT0 at LC_X8_Y6_N3
--operation mode is arithmetic

S1L25_cout_0 = S1_addr_c[3] & (!S1L84 # !J1L17) # !S1_addr_c[3] & !J1L17 & !S1L84;
S1L25 = CARRY(S1L25_cout_0);

--S1L35 is stack:inst11|stack_if:inst8|add_17_rtl_0~3COUT1 at LC_X8_Y6_N3
--operation mode is arithmetic

S1L35_cout_1 = S1_addr_c[3] & (!S1L94 # !J1L17) # !S1_addr_c[3] & !J1L17 & !S1L94;
S1L35 = CARRY(S1L35_cout_1);


--S1L45 is stack:inst11|stack_if:inst8|add_17_rtl_0~4 at LC_X8_Y6_N4
--operation mode is arithmetic

S1L45 = S1_addr_c[4] $ J1L17 $ S1L25;

--S1L55 is stack:inst11|stack_if:inst8|add_17_rtl_0~4COUT at LC_X8_Y6_N4
--operation mode is arithmetic

S1L55 = S1L65;


--S1L85 is stack:inst11|stack_if:inst8|add_17_rtl_0~5 at LC_X8_Y6_N5
--operation mode is arithmetic

S1L85_carry_eqn = (!S1L55 & GND) # (S1L55 & VCC);
S1L85 = S1_addr_c[5] $ J1L17 $ !S1L85_carry_eqn;

--S1L06 is stack:inst11|stack_if:inst8|add_17_rtl_0~5COUT0 at LC_X8_Y6_N5
--operation mode is arithmetic

S1L06_cout_0 = S1_addr_c[5] & (!S1L55 # !J1L17) # !S1_addr_c[5] & !J1L17 & !S1L55;
S1L06 = CARRY(S1L06_cout_0);

--S1L16 is stack:inst11|stack_if:inst8|add_17_rtl_0~5COUT1 at LC_X8_Y6_N5
--operation mode is arithmetic

S1L16_cout_1 = S1_addr_c[5] & (!S1L55 # !J1L17) # !S1_addr_c[5] & !J1L17 & !S1L55;
S1L16 = CARRY(S1L16_cout_1);


--S1L26 is stack:inst11|stack_if:inst8|add_17_rtl_0~6 at LC_X8_Y6_N6
--operation mode is arithmetic

S1L26_carry_eqn = (!S1L55 & S1L06) # (S1L55 & S1L16);
S1L26 = S1_addr_c[6] $ J1L17 $ S1L26_carry_eqn;

--S1L46 is stack:inst11|stack_if:inst8|add_17_rtl_0~6COUT0 at LC_X8_Y6_N6
--operation mode is arithmetic

S1L46_cout_0 = S1_addr_c[6] & J1L17 & !S1L06 # !S1_addr_c[6] & (J1L17 # !S1L06);
S1L46 = CARRY(S1L46_cout_0);

--S1L56 is stack:inst11|stack_if:inst8|add_17_rtl_0~6COUT1 at LC_X8_Y6_N6
--operation mode is arithmetic

S1L56_cout_1 = S1_addr_c[6] & J1L17 & !S1L16 # !S1_addr_c[6] & (J1L17 # !S1L16);
S1L56 = CARRY(S1L56_cout_1);


--S1L66 is stack:inst11|stack_if:inst8|add_17_rtl_0~7 at LC_X8_Y6_N7
--operation mode is normal

S1L66_carry_eqn = (!S1L55 & S1L46) # (S1L55 & S1L56);
S1L66 = S1_addr_c[7] $ S1L66_carry_eqn $ !J1L17;


--Q1_safe_q[1] is cpu:inst1|cpu_iu:I1|lpm_counter:nreset_v_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X9_Y7_N1
--operation mode is normal

Q1_safe_q[1]_lut_out = Q1_safe_q[1] $ Q1L7 # !J1L27;
Q1_safe_q[1] = DFFEA(Q1_safe_q[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--Q1_safe_q[0] is cpu:inst1|cpu_iu:I1|lpm_counter:nreset_v_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X9_Y7_N0
--operation mode is arithmetic

Q1_safe_q[0]_lut_out = !Q1_safe_q[0] # !J1L27;
Q1_safe_q[0] = DFFEA(Q1_safe_q[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );

--Q1L7 is cpu:inst1|cpu_iu:I1|lpm_counter:nreset_v_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X9_Y7_N0
--operation mode is arithmetic

Q1L7_cout_0 = Q1_safe_q[0];
Q1L7 = CARRY(Q1L7_cout_0);

--Q1L8 is cpu:inst1|cpu_iu:I1|lpm_counter:nreset_v_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X9_Y7_N0
--operation mode is arithmetic

Q1L8_cout_1 = Q1_safe_q[0];
Q1L8 = CARRY(Q1L8_cout_1);


--Q4_safe_q[1] is cpu:inst1|cpu_oa:I4|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X15_Y9_N1
--operation mode is normal

Q4_safe_q[1]_lut_out = Q4L7 $ Q4_safe_q[1] # !M1L702;
Q4_safe_q[1] = DFFEA(Q4_safe_q[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--Q4_safe_q[0] is cpu:inst1|cpu_oa:I4|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X15_Y9_N0
--operation mode is arithmetic

Q4_safe_q[0]_lut_out = !M1L702 # !Q4_safe_q[0];
Q4_safe_q[0] = DFFEA(Q4_safe_q[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );

--Q4L7 is cpu:inst1|cpu_oa:I4|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X15_Y9_N0
--operation mode is arithmetic

Q4L7_cout_0 = Q4_safe_q[0];
Q4L7 = CARRY(Q4L7_cout_0);

--Q4L8 is cpu:inst1|cpu_oa:I4|lpm_counter:nreset_v_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X15_Y9_N0
--operation mode is arithmetic

Q4L8_cout_1 = Q4_safe_q[0];
Q4L8 = CARRY(Q4L8_cout_1);


--Q3_safe_q[1] is cpu:inst1|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X17_Y11_N8
--operation mode is normal

Q3_safe_q[1]_lut_out = L1L652 # Q3_safe_q[1] $ Q3L7;
Q3_safe_q[1] = DFFEA(Q3_safe_q[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--Q3_safe_q[0] is cpu:inst1|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X17_Y11_N7
--operation mode is arithmetic

Q3_safe_q[0]_lut_out = L1L652 # !Q3_safe_q[0];
Q3_safe_q[0] = DFFEA(Q3_safe_q[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );

--Q3L7 is cpu:inst1|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X17_Y11_N7
--operation mode is arithmetic

Q3L7_cout_0 = Q3_safe_q[0];
Q3L7 = CARRY(Q3L7_cout_0);

--Q3L8 is cpu:inst1|cpu_du:I3|lpm_counter:nreset_v_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X17_Y11_N7
--operation mode is arithmetic

Q3L8_cout_1 = Q3_safe_q[0];
Q3L8 = CARRY(Q3L8_cout_1);


--Q2_safe_q[1] is cpu:inst1|cpu_cu:I2|lpm_counter:nreset_v_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X17_Y11_N1
--operation mode is normal

Q2_safe_q[1]_lut_out = Q2_safe_q[1] $ Q2L7 # !K1L25;
Q2_safe_q[1] = DFFEA(Q2_safe_q[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--Q2_safe_q[0] is cpu:inst1|cpu_cu:I2|lpm_counter:nreset_v_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X17_Y11_N0
--operation mode is arithmetic

Q2_safe_q[0]_lut_out = !Q2_safe_q[0] # !K1L25;
Q2_safe_q[0] = DFFEA(Q2_safe_q[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );

--Q2L7 is cpu:inst1|cpu_cu:I2|lpm_counter:nreset_v_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X17_Y11_N0
--operation mode is arithmetic

Q2L7_cout_0 = Q2_safe_q[0];
Q2L7 = CARRY(Q2L7_cout_0);

--Q2L8 is cpu:inst1|cpu_cu:I2|lpm_counter:nreset_v_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X17_Y11_N0
--operation mode is arithmetic

Q2L8_cout_1 = Q2_safe_q[0];
Q2L8 = CARRY(Q2L8_cout_1);


--F1_ndre_c is waitstategen:inst4|ndre_c at LC_X9_Y9_N6
--operation mode is normal

F1_ndre_c_lut_out = !M1L802;
F1_ndre_c = DFFEA(F1_ndre_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L32 is waitstategen:inst4|i~88 at LC_X9_Y9_N5
--operation mode is normal

F1L32 = !F1_ndre_c # !nreset_in;


--F1_ndwe_c is waitstategen:inst4|ndwe_c at LC_X11_Y9_N3
--operation mode is normal

F1_ndwe_c_lut_out = !M1L902;
F1_ndwe_c = DFFEA(F1_ndwe_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--M1L791 is cpu:inst1|cpu_oa:I4|i~38 at LC_X17_Y9_N3
--operation mode is normal

M1L791 = nreset_in & Q4_safe_q[1];


--H1_q_a[13] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[13] at M4K_X13_Y5
H1_q_a[13]_PORT_A_data_in = BUS(M1L711, M1L311, M1L611, M1L411);
H1_q_a[13]_PORT_A_data_in_reg = DFFE(H1_q_a[13]_PORT_A_data_in, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[13]_PORT_A_address_reg = DFFE(H1_q_a[13]_PORT_A_address, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[13]_PORT_A_write_enable_reg = DFFE(H1_q_a[13]_PORT_A_write_enable, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_clock_0 = GLOBAL(clk_in);
H1_q_a[13]_clock_enable_0 = VCC;
H1_q_a[13]_PORT_A_data_out = MEMORY(H1_q_a[13]_PORT_A_data_in_reg, , H1_q_a[13]_PORT_A_address_reg, , H1_q_a[13]_PORT_A_write_enable_reg, , , , H1_q_a[13]_clock_0, , H1_q_a[13]_clock_enable_0, , , );
H1_q_a[13] = H1_q_a[13]_PORT_A_data_out[0];

--H1_q_a[10] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[10] at M4K_X13_Y5
H1_q_a[13]_PORT_A_data_in = BUS(M1L711, M1L311, M1L611, M1L411);
H1_q_a[13]_PORT_A_data_in_reg = DFFE(H1_q_a[13]_PORT_A_data_in, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[13]_PORT_A_address_reg = DFFE(H1_q_a[13]_PORT_A_address, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[13]_PORT_A_write_enable_reg = DFFE(H1_q_a[13]_PORT_A_write_enable, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_clock_0 = GLOBAL(clk_in);
H1_q_a[13]_clock_enable_0 = VCC;
H1_q_a[13]_PORT_A_data_out = MEMORY(H1_q_a[13]_PORT_A_data_in_reg, , H1_q_a[13]_PORT_A_address_reg, , H1_q_a[13]_PORT_A_write_enable_reg, , , , H1_q_a[13]_clock_0, , H1_q_a[13]_clock_enable_0, , , );
H1_q_a[10] = H1_q_a[13]_PORT_A_data_out[3];

--H1_q_a[12] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[12] at M4K_X13_Y5
H1_q_a[13]_PORT_A_data_in = BUS(M1L711, M1L311, M1L611, M1L411);
H1_q_a[13]_PORT_A_data_in_reg = DFFE(H1_q_a[13]_PORT_A_data_in, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[13]_PORT_A_address_reg = DFFE(H1_q_a[13]_PORT_A_address, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[13]_PORT_A_write_enable_reg = DFFE(H1_q_a[13]_PORT_A_write_enable, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_clock_0 = GLOBAL(clk_in);
H1_q_a[13]_clock_enable_0 = VCC;
H1_q_a[13]_PORT_A_data_out = MEMORY(H1_q_a[13]_PORT_A_data_in_reg, , H1_q_a[13]_PORT_A_address_reg, , H1_q_a[13]_PORT_A_write_enable_reg, , , , H1_q_a[13]_clock_0, , H1_q_a[13]_clock_enable_0, , , );
H1_q_a[12] = H1_q_a[13]_PORT_A_data_out[2];

--H1_q_a[9] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[9] at M4K_X13_Y5
H1_q_a[13]_PORT_A_data_in = BUS(M1L711, M1L311, M1L611, M1L411);
H1_q_a[13]_PORT_A_data_in_reg = DFFE(H1_q_a[13]_PORT_A_data_in, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[13]_PORT_A_address_reg = DFFE(H1_q_a[13]_PORT_A_address, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[13]_PORT_A_write_enable_reg = DFFE(H1_q_a[13]_PORT_A_write_enable, H1_q_a[13]_clock_0, , , H1_q_a[13]_clock_enable_0);
H1_q_a[13]_clock_0 = GLOBAL(clk_in);
H1_q_a[13]_clock_enable_0 = VCC;
H1_q_a[13]_PORT_A_data_out = MEMORY(H1_q_a[13]_PORT_A_data_in_reg, , H1_q_a[13]_PORT_A_address_reg, , H1_q_a[13]_PORT_A_write_enable_reg, , , , H1_q_a[13]_clock_0, , H1_q_a[13]_clock_enable_0, , , );
H1_q_a[9] = H1_q_a[13]_PORT_A_data_out[1];


--K1L2 is cpu:inst1|cpu_cu:I2|C_raw~32 at LC_X17_Y8_N6
--operation mode is normal

K1_TC_c[0]_qfbk = K1_TC_c[0];
K1L2 = !K1_TC_c[2] & K1_TC_c[0]_qfbk & !K1_skip_c;

--K1_TC_c[0] is cpu:inst1|cpu_cu:I2|TC_c[0] at LC_X17_Y8_N6
--operation mode is normal

K1_TC_c[0]_sload_eqn = K1L48;
K1_TC_c[0] = DFFEA(K1_TC_c[0]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L15 is cpu:inst1|cpu_cu:I2|i~413 at LC_X17_Y11_N6
--operation mode is normal

K1L15 = nreset_in & Q2_safe_q[1];


--F1_dwait_c is waitstategen:inst4|dwait_c at LC_X9_Y8_N8
--operation mode is normal

F1_dwait_c_lut_out = !F1L53;
F1_dwait_c = DFFEA(F1_dwait_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L74 is cpu:inst1|cpu_cu:I2|i~219 at LC_X17_Y8_N7
--operation mode is normal

K1L81Q_qfbk = K1L81Q;
K1L74 = F1_dwait_c & K1L15 & !K1L81Q_qfbk & K1L2;

--K1L81Q is cpu:inst1|cpu_cu:I2|E_c~10 at LC_X17_Y8_N7
--operation mode is normal

K1L81Q_sload_eqn = K1L22;
K1L81Q = DFFEA(K1L81Q_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L91 is cpu:inst1|cpu_cu:I2|E_x.dwait_e~0 at LC_X17_Y8_N5
--operation mode is normal

K1L91 = nreset_in & K1L74 & Q2_safe_q[1];


--K1L14 is cpu:inst1|cpu_cu:I2|idata_x[13]~42 at LC_X15_Y5_N5
--operation mode is normal

K1_data_is_c[9]_qfbk = K1_data_is_c[9];
K1L14 = H1_q_a[13] & (K1_data_is_c[9]_qfbk # !K1L91) # !H1_q_a[13] & K1_data_is_c[9]_qfbk & K1L91;

--K1_data_is_c[9] is cpu:inst1|cpu_cu:I2|data_is_c[9] at LC_X15_Y5_N5
--operation mode is normal

K1_data_is_c[9] = DFFEA(K1L14, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1_ireg_c[9] is cpu:inst1|cpu_oa:I4|ireg_c[9] at LC_X19_Y3_N8
--operation mode is normal

M1_ireg_c[9]_lut_out = M1_ireg_i[9] & (K1L44 # M1L2) # !M1_ireg_i[9] & !K1L44 & M1L2;
M1_ireg_c[9] = DFFEA(M1_ireg_c[9]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--H1_q_a[7] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[7] at M4K_X13_Y8
H1_q_a[7]_PORT_A_data_in = BUS(M1L111, M1L211, M1L011, M1L801);
H1_q_a[7]_PORT_A_data_in_reg = DFFE(H1_q_a[7]_PORT_A_data_in, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[7]_PORT_A_address_reg = DFFE(H1_q_a[7]_PORT_A_address, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[7]_PORT_A_write_enable_reg = DFFE(H1_q_a[7]_PORT_A_write_enable, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_clock_0 = GLOBAL(clk_in);
H1_q_a[7]_clock_enable_0 = VCC;
H1_q_a[7]_PORT_A_data_out = MEMORY(H1_q_a[7]_PORT_A_data_in_reg, , H1_q_a[7]_PORT_A_address_reg, , H1_q_a[7]_PORT_A_write_enable_reg, , , , H1_q_a[7]_clock_0, , H1_q_a[7]_clock_enable_0, , , );
H1_q_a[7] = H1_q_a[7]_PORT_A_data_out[0];

--H1_q_a[4] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[4] at M4K_X13_Y8
H1_q_a[7]_PORT_A_data_in = BUS(M1L111, M1L211, M1L011, M1L801);
H1_q_a[7]_PORT_A_data_in_reg = DFFE(H1_q_a[7]_PORT_A_data_in, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[7]_PORT_A_address_reg = DFFE(H1_q_a[7]_PORT_A_address, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[7]_PORT_A_write_enable_reg = DFFE(H1_q_a[7]_PORT_A_write_enable, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_clock_0 = GLOBAL(clk_in);
H1_q_a[7]_clock_enable_0 = VCC;
H1_q_a[7]_PORT_A_data_out = MEMORY(H1_q_a[7]_PORT_A_data_in_reg, , H1_q_a[7]_PORT_A_address_reg, , H1_q_a[7]_PORT_A_write_enable_reg, , , , H1_q_a[7]_clock_0, , H1_q_a[7]_clock_enable_0, , , );
H1_q_a[4] = H1_q_a[7]_PORT_A_data_out[3];

--H1_q_a[6] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[6] at M4K_X13_Y8
H1_q_a[7]_PORT_A_data_in = BUS(M1L111, M1L211, M1L011, M1L801);
H1_q_a[7]_PORT_A_data_in_reg = DFFE(H1_q_a[7]_PORT_A_data_in, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[7]_PORT_A_address_reg = DFFE(H1_q_a[7]_PORT_A_address, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[7]_PORT_A_write_enable_reg = DFFE(H1_q_a[7]_PORT_A_write_enable, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_clock_0 = GLOBAL(clk_in);
H1_q_a[7]_clock_enable_0 = VCC;
H1_q_a[7]_PORT_A_data_out = MEMORY(H1_q_a[7]_PORT_A_data_in_reg, , H1_q_a[7]_PORT_A_address_reg, , H1_q_a[7]_PORT_A_write_enable_reg, , , , H1_q_a[7]_clock_0, , H1_q_a[7]_clock_enable_0, , , );
H1_q_a[6] = H1_q_a[7]_PORT_A_data_out[2];

--H1_q_a[8] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[8] at M4K_X13_Y8
H1_q_a[7]_PORT_A_data_in = BUS(M1L111, M1L211, M1L011, M1L801);
H1_q_a[7]_PORT_A_data_in_reg = DFFE(H1_q_a[7]_PORT_A_data_in, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[7]_PORT_A_address_reg = DFFE(H1_q_a[7]_PORT_A_address, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[7]_PORT_A_write_enable_reg = DFFE(H1_q_a[7]_PORT_A_write_enable, H1_q_a[7]_clock_0, , , H1_q_a[7]_clock_enable_0);
H1_q_a[7]_clock_0 = GLOBAL(clk_in);
H1_q_a[7]_clock_enable_0 = VCC;
H1_q_a[7]_PORT_A_data_out = MEMORY(H1_q_a[7]_PORT_A_data_in_reg, , H1_q_a[7]_PORT_A_address_reg, , H1_q_a[7]_PORT_A_write_enable_reg, , , , H1_q_a[7]_clock_0, , H1_q_a[7]_clock_enable_0, , , );
H1_q_a[8] = H1_q_a[7]_PORT_A_data_out[1];


--K1L53 is cpu:inst1|cpu_cu:I2|idata_x[7]~33 at LC_X18_Y8_N4
--operation mode is normal

K1_data_is_c[3]_qfbk = K1_data_is_c[3];
K1L53 = K1L91 & K1_data_is_c[3]_qfbk # !K1L91 & H1_q_a[7];

--K1_data_is_c[3] is cpu:inst1|cpu_cu:I2|data_is_c[3] at LC_X18_Y8_N4
--operation mode is normal

K1_data_is_c[3] = DFFEA(K1L53, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L73 is cpu:inst1|cpu_cu:I2|idata_x[9]~60 at LC_X15_Y5_N4
--operation mode is normal

K1_data_is_c[5]_qfbk = K1_data_is_c[5];
K1L73 = K1L91 & K1_data_is_c[5]_qfbk # !K1L91 & H1_q_a[9];

--K1_data_is_c[5] is cpu:inst1|cpu_cu:I2|data_is_c[5] at LC_X15_Y5_N4
--operation mode is normal

K1_data_is_c[5] = DFFEA(K1L73, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--H1_q_a[11] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[11] at M4K_X13_Y4
H1_q_a[11]_PORT_A_data_in = BUS(M1L511, M1L911, M1L811, M1L901);
H1_q_a[11]_PORT_A_data_in_reg = DFFE(H1_q_a[11]_PORT_A_data_in, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[11]_PORT_A_address_reg = DFFE(H1_q_a[11]_PORT_A_address, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[11]_PORT_A_write_enable_reg = DFFE(H1_q_a[11]_PORT_A_write_enable, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_clock_0 = GLOBAL(clk_in);
H1_q_a[11]_clock_enable_0 = VCC;
H1_q_a[11]_PORT_A_data_out = MEMORY(H1_q_a[11]_PORT_A_data_in_reg, , H1_q_a[11]_PORT_A_address_reg, , H1_q_a[11]_PORT_A_write_enable_reg, , , , H1_q_a[11]_clock_0, , H1_q_a[11]_clock_enable_0, , , );
H1_q_a[11] = H1_q_a[11]_PORT_A_data_out[0];

--H1_q_a[5] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[5] at M4K_X13_Y4
H1_q_a[11]_PORT_A_data_in = BUS(M1L511, M1L911, M1L811, M1L901);
H1_q_a[11]_PORT_A_data_in_reg = DFFE(H1_q_a[11]_PORT_A_data_in, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[11]_PORT_A_address_reg = DFFE(H1_q_a[11]_PORT_A_address, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[11]_PORT_A_write_enable_reg = DFFE(H1_q_a[11]_PORT_A_write_enable, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_clock_0 = GLOBAL(clk_in);
H1_q_a[11]_clock_enable_0 = VCC;
H1_q_a[11]_PORT_A_data_out = MEMORY(H1_q_a[11]_PORT_A_data_in_reg, , H1_q_a[11]_PORT_A_address_reg, , H1_q_a[11]_PORT_A_write_enable_reg, , , , H1_q_a[11]_clock_0, , H1_q_a[11]_clock_enable_0, , , );
H1_q_a[5] = H1_q_a[11]_PORT_A_data_out[3];

--H1_q_a[14] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[14] at M4K_X13_Y4
H1_q_a[11]_PORT_A_data_in = BUS(M1L511, M1L911, M1L811, M1L901);
H1_q_a[11]_PORT_A_data_in_reg = DFFE(H1_q_a[11]_PORT_A_data_in, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[11]_PORT_A_address_reg = DFFE(H1_q_a[11]_PORT_A_address, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[11]_PORT_A_write_enable_reg = DFFE(H1_q_a[11]_PORT_A_write_enable, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_clock_0 = GLOBAL(clk_in);
H1_q_a[11]_clock_enable_0 = VCC;
H1_q_a[11]_PORT_A_data_out = MEMORY(H1_q_a[11]_PORT_A_data_in_reg, , H1_q_a[11]_PORT_A_address_reg, , H1_q_a[11]_PORT_A_write_enable_reg, , , , H1_q_a[11]_clock_0, , H1_q_a[11]_clock_enable_0, , , );
H1_q_a[14] = H1_q_a[11]_PORT_A_data_out[2];

--H1_q_a[15] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[15] at M4K_X13_Y4
H1_q_a[11]_PORT_A_data_in = BUS(M1L511, M1L911, M1L811, M1L901);
H1_q_a[11]_PORT_A_data_in_reg = DFFE(H1_q_a[11]_PORT_A_data_in, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[11]_PORT_A_address_reg = DFFE(H1_q_a[11]_PORT_A_address, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[11]_PORT_A_write_enable_reg = DFFE(H1_q_a[11]_PORT_A_write_enable, H1_q_a[11]_clock_0, , , H1_q_a[11]_clock_enable_0);
H1_q_a[11]_clock_0 = GLOBAL(clk_in);
H1_q_a[11]_clock_enable_0 = VCC;
H1_q_a[11]_PORT_A_data_out = MEMORY(H1_q_a[11]_PORT_A_data_in_reg, , H1_q_a[11]_PORT_A_address_reg, , H1_q_a[11]_PORT_A_write_enable_reg, , , , H1_q_a[11]_clock_0, , H1_q_a[11]_clock_enable_0, , , );
H1_q_a[15] = H1_q_a[11]_PORT_A_data_out[1];


--K1L93 is cpu:inst1|cpu_cu:I2|idata_x[11]~54 at LC_X15_Y5_N1
--operation mode is normal

K1_data_is_c[7]_qfbk = K1_data_is_c[7];
K1L93 = K1L91 & K1_data_is_c[7]_qfbk # !K1L91 & H1_q_a[11];

--K1_data_is_c[7] is cpu:inst1|cpu_cu:I2|data_is_c[7] at LC_X15_Y5_N1
--operation mode is normal

K1_data_is_c[7] = DFFEA(K1L93, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L04 is cpu:inst1|cpu_cu:I2|idata_x[12]~51 at LC_X15_Y5_N0
--operation mode is normal

K1_data_is_c[8]_qfbk = K1_data_is_c[8];
K1L04 = K1L91 & K1_data_is_c[8]_qfbk # !K1L91 & H1_q_a[12];

--K1_data_is_c[8] is cpu:inst1|cpu_cu:I2|data_is_c[8] at LC_X15_Y5_N0
--operation mode is normal

K1_data_is_c[8] = DFFEA(K1L04, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L502 is cpu:inst1|cpu_oa:I4|i~2668 at LC_X15_Y5_N6
--operation mode is normal

M1L502 = !K1L93 & !K1L04 & !K1L73 & !K1L53;


--K1_data_is_c[11] is cpu:inst1|cpu_cu:I2|data_is_c[11] at LC_X16_Y5_N2
--operation mode is normal

K1_data_is_c[11]_lut_out = K1_data_is_c[11] & (K1L91 # H1_q_a[15]) # !K1_data_is_c[11] & !K1L91 & H1_q_a[15];
K1_data_is_c[11] = DFFEA(K1_data_is_c[11]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L302 is cpu:inst1|cpu_oa:I4|i~2639 at LC_X15_Y5_N2
--operation mode is normal

M1L302 = !K1L14 & (K1L91 & !K1_data_is_c[11] # !K1L91 & !H1_q_a[15]);


--K1L83 is cpu:inst1|cpu_cu:I2|idata_x[10]~57 at LC_X15_Y5_N3
--operation mode is normal

K1_data_is_c[6]_qfbk = K1_data_is_c[6];
K1L83 = K1L91 & K1_data_is_c[6]_qfbk # !K1L91 & H1_q_a[10];

--K1_data_is_c[6] is cpu:inst1|cpu_cu:I2|data_is_c[6] at LC_X15_Y5_N3
--operation mode is normal

K1_data_is_c[6] = DFFEA(K1L83, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L63 is cpu:inst1|cpu_cu:I2|idata_x[8]~63 at LC_X15_Y7_N8
--operation mode is normal

K1_data_is_c[4]_qfbk = K1_data_is_c[4];
K1L63 = K1L91 & K1_data_is_c[4]_qfbk # !K1L91 & H1_q_a[8];

--K1_data_is_c[4] is cpu:inst1|cpu_cu:I2|data_is_c[4] at LC_X15_Y7_N8
--operation mode is normal

K1_data_is_c[4] = DFFEA(K1L63, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L402 is cpu:inst1|cpu_oa:I4|i~2661 at LC_X15_Y5_N7
--operation mode is normal

M1L402 = M1L302 & !K1L83 & !K1L63 & M1L502;


--K1_data_is_c[10] is cpu:inst1|cpu_cu:I2|data_is_c[10] at LC_X16_Y5_N7
--operation mode is normal

K1_data_is_c[10]_lut_out = K1_data_is_c[10] & (K1L91 # H1_q_a[14]) # !K1_data_is_c[10] & !K1L91 & H1_q_a[14];
K1_data_is_c[10] = DFFEA(K1_data_is_c[10]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L602 is cpu:inst1|cpu_oa:I4|i~2671 at LC_X15_Y5_N8
--operation mode is normal

M1L602 = M1L402 & (K1L91 & !K1_data_is_c[10] # !K1L91 & !H1_q_a[14]);


--D1_a2vi_s is h2v:inst2|a2vi_s at LC_X11_Y9_N5
--operation mode is normal

D1_a2vi_s_lut_out = D1_a2vi_s & (D1_dwait_c # !D1L23) # !D1_a2vi_s & F1L43;
D1_a2vi_s = DFFEA(D1_a2vi_s_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L86 is cpu:inst1|cpu_cu:I2|pc_mux_x[2]~233 at LC_X16_Y10_N6
--operation mode is normal

K1L86 = !D1_a2vi_s & !K1L74 # !Q2_safe_q[1] # !nreset_in;


--K1_valid_c is cpu:inst1|cpu_cu:I2|valid_c at LC_X17_Y11_N3
--operation mode is normal

K1_valid_c_lut_out = Q2_safe_q[1] & (K1L69 # K1L74 & nreset_in);
K1_valid_c = DFFEA(K1_valid_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L752 is cpu:inst1|cpu_du:I3|i~204 at LC_X17_Y11_N9
--operation mode is normal

L1L752 = nreset_in & Q3_safe_q[1] & Q3_safe_q[0] & K1_valid_c;


--L1L552 is cpu:inst1|cpu_du:I3|i~161 at LC_X17_Y8_N9
--operation mode is normal

L1L552 = L1L752 & (!Q2_safe_q[1] # !K1L74);


--K1_TD_c[3] is cpu:inst1|cpu_cu:I2|TD_c[3] at LC_X16_Y8_N4
--operation mode is normal

K1_TD_c[3]_lut_out = K1L53 & A1L761 & K1L49 & !K1L43;
K1_TD_c[3] = DFFEA(K1_TD_c[3]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--A1L271 is rtl~13740 at LC_X16_Y8_N8
--operation mode is normal

K1_TC_c[2]_qfbk = K1_TC_c[2];
A1L271 = !K1_TC_c[0] & K1_TD_c[3] & !K1_TC_c[2]_qfbk & !K1_TC_c[1];

--K1_TC_c[2] is cpu:inst1|cpu_cu:I2|TC_c[2] at LC_X16_Y8_N8
--operation mode is normal

K1_TC_c[2]_sload_eqn = K1L88;
K1_TC_c[2] = DFFEA(K1_TC_c[2]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1_TD_c[1] is cpu:inst1|cpu_cu:I2|TD_c[1] at LC_X17_Y7_N9
--operation mode is normal

K1_TD_c[1]_lut_out = K1L92 # K1L45 & !K1L03 & A1L761;
K1_TD_c[1] = DFFEA(K1_TD_c[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1_TD_c[0] is cpu:inst1|cpu_cu:I2|TD_c[0] at LC_X16_Y8_N7
--operation mode is normal

K1_TD_c[0]_lut_out = K1L49 & A1L761 & K1L55 # !K1L49 & K1L82;
K1_TD_c[0] = DFFEA(K1_TD_c[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--A1L071 is rtl~13599 at LC_X16_Y8_N3
--operation mode is normal

A1L071 = A1L271 & !K1_TD_c[0] & !K1_TD_c[1];


--L1L392 is cpu:inst1|cpu_du:I3|reduce_nor_131~47 at LC_X19_Y6_N6
--operation mode is normal

L1L392 = L1_acc_c[0][13] # L1_acc_c[0][9] # L1_acc_c[0][6] # L1_acc_c[0][5];


--L1L492 is cpu:inst1|cpu_du:I3|reduce_nor_131~52 at LC_X21_Y5_N8
--operation mode is normal

L1L492 = L1_acc_c[0][12] # L1_acc_c[0][14] # L1_acc_c[0][4] # L1_acc_c[0][15];


--L1L592 is cpu:inst1|cpu_du:I3|reduce_nor_131~61 at LC_X16_Y8_N0
--operation mode is normal

L1L592 = L1_acc_c[0][10] # L1_acc_c[0][11] # L1_acc_c[0][7] # L1_acc_c[0][8];


--L1L692 is cpu:inst1|cpu_du:I3|reduce_nor_131~74 at LC_X21_Y11_N7
--operation mode is normal

L1L692 = L1_acc_c[0][2] # L1_acc_c[0][0] # L1_acc_c[0][1] # L1_acc_c[0][3];


--L1L792 is cpu:inst1|cpu_du:I3|reduce_nor_131~99 at LC_X16_Y8_N1
--operation mode is normal

L1L792 = L1L492 # L1L592 # L1L692 # L1L392;


--K1_TD_c[2] is cpu:inst1|cpu_cu:I2|TD_c[2] at LC_X17_Y7_N5
--operation mode is normal

K1_TD_c[2]_lut_out = K1L03 # K1L35 & !K1L92 & A1L761;
K1_TD_c[2] = DFFEA(K1_TD_c[2]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--A1L27 is rtl~1119 at LC_X16_Y8_N9
--operation mode is normal

A1L27 = A1L071 & !K1_TD_c[2] & !L1L792;


--A1L861 is rtl~13595 at LC_X17_Y7_N3
--operation mode is normal

A1L861 = K1_TD_c[1] & !K1_TD_c[2];


--A1L37 is rtl~1120 at LC_X16_Y8_N2
--operation mode is normal

A1L37 = A1L861 & A1L271 & !K1_TD_c[0] & L1L792;


--A1L671 is rtl~13815 at LC_X17_Y8_N0
--operation mode is normal

A1L671 = A1L37 # A1L071 & K1_TD_c[2] & !L1_acc_c[0][16];


--A1L471 is rtl~13789 at LC_X17_Y7_N7
--operation mode is normal

K1_TC_c[1]_qfbk = K1_TC_c[1];
A1L471 = K1_TC_c[2] & !K1_TC_c[1]_qfbk & !K1_TC_c[0];

--K1_TC_c[1] is cpu:inst1|cpu_cu:I2|TC_c[1] at LC_X17_Y7_N7
--operation mode is normal

K1_TC_c[1]_sload_eqn = K1L68;
K1_TC_c[1] = DFFEA(K1_TC_c[1]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--A1L371 is rtl~13776 at LC_X17_Y7_N4
--operation mode is normal

A1L371 = !K1_TD_c[1] & !K1_TD_c[2] & K1_TD_c[0] & L1_acc_c[0][16];


--A1L571 is rtl~13804 at LC_X17_Y7_N8
--operation mode is normal

L1_skip_i_qfbk = L1_skip_i;
A1L571 = A1L471 & (L1_skip_i_qfbk # A1L371 & A1L271) # !A1L471 & A1L371 & A1L271;

--L1_skip_i is cpu:inst1|cpu_du:I3|skip_i at LC_X17_Y7_N8
--operation mode is normal

L1_skip_i_sload_eqn = L1L992;
L1_skip_i = DFFEA(L1_skip_i_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L992 is cpu:inst1|cpu_du:I3|skip_l~8 at LC_X17_Y8_N1
--operation mode is normal

L1L992 = L1L552 & (A1L27 # A1L571 # A1L671);


--K1_int_start_c is cpu:inst1|cpu_cu:I2|int_start_c at LC_X15_Y8_N3
--operation mode is normal

K1_int_start_c_lut_out = Q2_safe_q[1] & (K1L02 # K1_int_start_c & K1L91);
K1_int_start_c = DFFEA(K1_int_start_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L87 is cpu:inst1|cpu_cu:I2|skip_x~62 at LC_X17_Y8_N2
--operation mode is normal

K1L87 = !K1_int_start_c & L1L992 & (!K1L81Q # !Q2_safe_q[1]);


--K1L77 is cpu:inst1|cpu_cu:I2|skip_x~61 at LC_X17_Y8_N3
--operation mode is normal

K1_skip_c_qfbk = K1_skip_c;
K1L77 = K1L87 # K1L81Q & Q2_safe_q[1] & K1_skip_c_qfbk;

--K1_skip_c is cpu:inst1|cpu_cu:I2|skip_c at LC_X17_Y8_N3
--operation mode is normal

K1_skip_c = DFFEA(K1L77, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L07 is cpu:inst1|cpu_cu:I2|pc_mux_x[2]~236 at LC_X17_Y8_N4
--operation mode is normal

K1L07 = nreset_in & Q2_safe_q[1] & !K1L77;


--K1L43 is cpu:inst1|cpu_cu:I2|idata_x[6]~30 at LC_X17_Y8_N8
--operation mode is normal

K1_data_is_c[2]_qfbk = K1_data_is_c[2];
K1L43 = K1L91 & K1_data_is_c[2]_qfbk # !K1L91 & H1_q_a[6];

--K1_data_is_c[2] is cpu:inst1|cpu_cu:I2|data_is_c[2] at LC_X17_Y8_N8
--operation mode is normal

K1_data_is_c[2] = DFFEA(K1L43, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L33 is cpu:inst1|cpu_cu:I2|idata_x[5]~36 at LC_X18_Y8_N1
--operation mode is normal

K1_data_is_c[1]_qfbk = K1_data_is_c[1];
K1L33 = K1L91 & K1_data_is_c[1]_qfbk # !K1L91 & H1_q_a[5];

--K1_data_is_c[1] is cpu:inst1|cpu_cu:I2|data_is_c[1] at LC_X18_Y8_N1
--operation mode is normal

K1_data_is_c[1] = DFFEA(K1L33, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L23 is cpu:inst1|cpu_cu:I2|idata_x[4]~39 at LC_X18_Y8_N3
--operation mode is normal

K1_data_is_c[0]_qfbk = K1_data_is_c[0];
K1L23 = K1L91 & K1_data_is_c[0]_qfbk # !K1L91 & H1_q_a[4];

--K1_data_is_c[0] is cpu:inst1|cpu_cu:I2|data_is_c[0] at LC_X18_Y8_N3
--operation mode is normal

K1_data_is_c[0] = DFFEA(K1L23, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L38 is cpu:inst1|cpu_cu:I2|TC_x[0]~141 at LC_X18_Y8_N5
--operation mode is normal

K1L38 = K1L43 & !K1L23 & K1L53 & !K1L33;


--H1_q_a[2] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[2] at M4K_X13_Y7
H1_q_a[2]_PORT_A_data_in = BUS(M1L601, M1L501, M1L701, M1L401);
H1_q_a[2]_PORT_A_data_in_reg = DFFE(H1_q_a[2]_PORT_A_data_in, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[2]_PORT_A_address_reg = DFFE(H1_q_a[2]_PORT_A_address, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[2]_PORT_A_write_enable_reg = DFFE(H1_q_a[2]_PORT_A_write_enable, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_clock_0 = GLOBAL(clk_in);
H1_q_a[2]_clock_enable_0 = VCC;
H1_q_a[2]_PORT_A_data_out = MEMORY(H1_q_a[2]_PORT_A_data_in_reg, , H1_q_a[2]_PORT_A_address_reg, , H1_q_a[2]_PORT_A_write_enable_reg, , , , H1_q_a[2]_clock_0, , H1_q_a[2]_clock_enable_0, , , );
H1_q_a[2] = H1_q_a[2]_PORT_A_data_out[0];

--H1_q_a[0] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[0] at M4K_X13_Y7
H1_q_a[2]_PORT_A_data_in = BUS(M1L601, M1L501, M1L701, M1L401);
H1_q_a[2]_PORT_A_data_in_reg = DFFE(H1_q_a[2]_PORT_A_data_in, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[2]_PORT_A_address_reg = DFFE(H1_q_a[2]_PORT_A_address, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[2]_PORT_A_write_enable_reg = DFFE(H1_q_a[2]_PORT_A_write_enable, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_clock_0 = GLOBAL(clk_in);
H1_q_a[2]_clock_enable_0 = VCC;
H1_q_a[2]_PORT_A_data_out = MEMORY(H1_q_a[2]_PORT_A_data_in_reg, , H1_q_a[2]_PORT_A_address_reg, , H1_q_a[2]_PORT_A_write_enable_reg, , , , H1_q_a[2]_clock_0, , H1_q_a[2]_clock_enable_0, , , );
H1_q_a[0] = H1_q_a[2]_PORT_A_data_out[3];

--H1_q_a[3] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[3] at M4K_X13_Y7
H1_q_a[2]_PORT_A_data_in = BUS(M1L601, M1L501, M1L701, M1L401);
H1_q_a[2]_PORT_A_data_in_reg = DFFE(H1_q_a[2]_PORT_A_data_in, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[2]_PORT_A_address_reg = DFFE(H1_q_a[2]_PORT_A_address, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[2]_PORT_A_write_enable_reg = DFFE(H1_q_a[2]_PORT_A_write_enable, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_clock_0 = GLOBAL(clk_in);
H1_q_a[2]_clock_enable_0 = VCC;
H1_q_a[2]_PORT_A_data_out = MEMORY(H1_q_a[2]_PORT_A_data_in_reg, , H1_q_a[2]_PORT_A_address_reg, , H1_q_a[2]_PORT_A_write_enable_reg, , , , H1_q_a[2]_clock_0, , H1_q_a[2]_clock_enable_0, , , );
H1_q_a[3] = H1_q_a[2]_PORT_A_data_out[2];

--H1_q_a[1] is lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[1] at M4K_X13_Y7
H1_q_a[2]_PORT_A_data_in = BUS(M1L601, M1L501, M1L701, M1L401);
H1_q_a[2]_PORT_A_data_in_reg = DFFE(H1_q_a[2]_PORT_A_data_in, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_address = BUS(D1L51, D1L71, D1L91, D1L12, D1L32, D1L52, D1L72, D1L92, D1L13, D1L31);
H1_q_a[2]_PORT_A_address_reg = DFFE(H1_q_a[2]_PORT_A_address, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_PORT_A_write_enable = E1_nWE_RAM_c;
H1_q_a[2]_PORT_A_write_enable_reg = DFFE(H1_q_a[2]_PORT_A_write_enable, H1_q_a[2]_clock_0, , , H1_q_a[2]_clock_enable_0);
H1_q_a[2]_clock_0 = GLOBAL(clk_in);
H1_q_a[2]_clock_enable_0 = VCC;
H1_q_a[2]_PORT_A_data_out = MEMORY(H1_q_a[2]_PORT_A_data_in_reg, , H1_q_a[2]_PORT_A_address_reg, , H1_q_a[2]_PORT_A_write_enable_reg, , , , H1_q_a[2]_clock_0, , H1_q_a[2]_clock_enable_0, , , );
H1_q_a[1] = H1_q_a[2]_PORT_A_data_out[1];


--K1L92 is cpu:inst1|cpu_cu:I2|idata_x[1]~24 at LC_X18_Y8_N8
--operation mode is normal

K1_idata_c[1]_qfbk = K1_idata_c[1];
K1L92 = K1L91 & K1_idata_c[1]_qfbk # !K1L91 & H1_q_a[1];

--K1_idata_c[1] is cpu:inst1|cpu_cu:I2|idata_c[1] at LC_X18_Y8_N8
--operation mode is normal

K1_idata_c[1] = DFFEA(K1L92, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L49 is cpu:inst1|cpu_cu:I2|TD_x[3]~35 at LC_X18_Y8_N9
--operation mode is normal

K1_idata_c[2]_qfbk = K1_idata_c[2];
K1L49 = !K1L92 & (K1L91 & !K1_idata_c[2]_qfbk # !K1L91 & !H1_q_a[2]);

--K1_idata_c[2] is cpu:inst1|cpu_cu:I2|idata_c[2] at LC_X18_Y8_N9
--operation mode is normal

K1_idata_c[2]_sload_eqn = K1L03;
K1_idata_c[2] = DFFEA(K1_idata_c[2]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L13 is cpu:inst1|cpu_cu:I2|idata_x[3]~18 at LC_X15_Y8_N9
--operation mode is normal

K1_idata_c[3]_qfbk = K1_idata_c[3];
K1L13 = K1L91 & K1_idata_c[3]_qfbk # !K1L91 & H1_q_a[3];

--K1_idata_c[3] is cpu:inst1|cpu_cu:I2|idata_c[3] at LC_X15_Y8_N9
--operation mode is normal

K1_idata_c[3] = DFFEA(K1L13, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L58 is cpu:inst1|cpu_cu:I2|TC_x[0]~147 at LC_X18_Y8_N6
--operation mode is normal

K1L58 = nreset_in & !K1L13 & (K1L38 # !K1L49);


--K1L82 is cpu:inst1|cpu_cu:I2|idata_x[0]~21 at LC_X18_Y8_N0
--operation mode is normal

K1_idata_c[0]_qfbk = K1_idata_c[0];
K1L82 = K1L91 & K1_idata_c[0]_qfbk # !K1L91 & H1_q_a[0];

--K1_idata_c[0] is cpu:inst1|cpu_cu:I2|idata_c[0] at LC_X18_Y8_N0
--operation mode is normal

K1_idata_c[0] = DFFEA(K1L82, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L48 is cpu:inst1|cpu_cu:I2|TC_x[0]~146 at LC_X18_Y8_N7
--operation mode is normal

K1L48 = K1L58 # nreset_in & K1L82 & K1L49;


--K1L78 is cpu:inst1|cpu_cu:I2|TC_x[2]~135 at LC_X18_Y8_N2
--operation mode is normal

K1L78 = K1L43 & !K1L82 & K1L53 & !K1L33;


--K1L88 is cpu:inst1|cpu_cu:I2|TC_x[2]~139 at LC_X19_Y8_N9
--operation mode is normal

K1L88 = nreset_in & K1L49 & (K1L13 # K1L78);


--K1L3 is cpu:inst1|cpu_cu:I2|C_raw~47 at LC_X19_Y8_N4
--operation mode is normal

K1L3 = K1L07 & !K1L88 & K1L48;


--K1L68 is cpu:inst1|cpu_cu:I2|TC_x[1]~22 at LC_X15_Y8_N4
--operation mode is normal

K1L68 = nreset_in & (K1L13 # K1L82 & K1L49);


--K1L1 is cpu:inst1|cpu_cu:I2|C_raw~6 at LC_X19_Y8_N5
--operation mode is normal

K1L1 = K1_TC_c[1] & K1L2 & !K1L68 & K1L3;


--K1L85 is cpu:inst1|cpu_cu:I2|ndwe_x~51 at LC_X19_Y8_N6
--operation mode is normal

K1L85 = Q2_safe_q[1] & !K1L77 & K1L86 & !K1L1;


--K1L4 is cpu:inst1|cpu_cu:I2|C_store_x~0 at LC_X19_Y8_N8
--operation mode is normal

K1L4 = K1L88 # !K1L48 # !K1L68 # !K1L07;


--K1L65 is cpu:inst1|cpu_cu:I2|ndre_x~49 at LC_X19_Y8_N0
--operation mode is normal

K1L65 = !K1L68 & K1L3 & K1L4 & K1L85;


--M1L891 is cpu:inst1|cpu_oa:I4|i~40 at LC_X19_Y8_N1
--operation mode is normal

M1L891 = M1L602 & (K1L65 # K1L85 & !K1L4);


--M1L002 is cpu:inst1|cpu_oa:I4|i~2616 at LC_X16_Y9_N5
--operation mode is normal

M1L002 = !K1L33 & !K1L43 & !K1L23 & M1L891;


--M1L37 is cpu:inst1|cpu_oa:I4|daddr_x[9]~72 at LC_X16_Y5_N5
--operation mode is normal

M1L37 = M1L791 & (K1L14 # M1_ireg_c[9] & M1L002);

--E1_nCS_EXT_c is ctrl16cpu:inst3|nCS_EXT_c at LC_X16_Y5_N5
--operation mode is normal

E1_nCS_EXT_c = DFFEA(M1L37, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--F1L07 is waitstategen:inst4|reduce_or_23~25 at LC_X11_Y10_N8
--operation mode is normal

F1L07 = !F1_nwait_c[5] & !F1_nwait_c[6];


--F1L96 is waitstategen:inst4|reduce_or_23~0 at LC_X11_Y10_N9
--operation mode is normal

F1L96 = !F1_nwait_c[7] & !F1_nwait_c[3] & !F1_nwait_c[4] & F1L07;


--F1_reduce_or_84 is waitstategen:inst4|reduce_or_84 at LC_X11_Y9_N6
--operation mode is normal

F1_reduce_or_84 = !F1_nwait_c[0] # !F1_nwait_c[2] # !F1_nwait_c[1] # !F1L96;


--F1L12 is waitstategen:inst4|cpu_daddr_x[9]~56 at LC_X10_Y9_N5
--operation mode is normal

F1_cpu_daddr_c[9]_qfbk = F1_cpu_daddr_c[9];
F1L12 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[9]_qfbk # !F1_reduce_or_84 & M1L37);

--F1_cpu_daddr_c[9] is waitstategen:inst4|cpu_daddr_c[9] at LC_X10_Y9_N5
--operation mode is normal

F1_cpu_daddr_c[9] = DFFEA(F1L12, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--M1L102 is cpu:inst1|cpu_oa:I4|i~2617 at LC_X19_Y8_N2
--operation mode is normal

M1L102 = M1L891 & (K1L23 & !K1L33 # !K1L23 & !K1L43 & K1L33);


--M1L802 is cpu:inst1|cpu_oa:I4|ndre_x~1 at LC_X16_Y7_N0
--operation mode is normal

M1L802 = M1L102 # !K1L65 # !Q4_safe_q[1] # !nreset_in;


--F1L42 is waitstategen:inst4|i~114 at LC_X10_Y9_N6
--operation mode is normal

F1L42 = F1_cpu_daddr_c[9] & (M1L802 # F1L12) # !F1_cpu_daddr_c[9] & !M1L802 & F1L12;


--M1_ireg_c[8] is cpu:inst1|cpu_oa:I4|ireg_c[8] at LC_X17_Y4_N5
--operation mode is normal

M1_ireg_c[8]_lut_out = M1_ireg_i[8] & (M1L4 # K1L44) # !M1_ireg_i[8] & M1L4 & !K1L44;
M1_ireg_c[8] = DFFEA(M1_ireg_c[8]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L27 is cpu:inst1|cpu_oa:I4|daddr_x[8]~79 at LC_X15_Y4_N4
--operation mode is normal

M1L27 = M1L791 & (K1L04 # M1_ireg_c[8] & M1L002);


--F1L02 is waitstategen:inst4|cpu_daddr_x[8]~63 at LC_X11_Y9_N8
--operation mode is normal

F1_cpu_daddr_c[8]_qfbk = F1_cpu_daddr_c[8];
F1L02 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[8]_qfbk # !F1_reduce_or_84 & M1L27);

--F1_cpu_daddr_c[8] is waitstategen:inst4|cpu_daddr_c[8] at LC_X11_Y9_N8
--operation mode is normal

F1_cpu_daddr_c[8] = DFFEA(F1L02, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L52 is waitstategen:inst4|i~120 at LC_X11_Y9_N9
--operation mode is normal

F1L52 = M1L802 & F1_cpu_daddr_c[8] # !M1L802 & F1L02;


--M1_ireg_c[7] is cpu:inst1|cpu_oa:I4|ireg_c[7] at LC_X18_Y3_N9
--operation mode is normal

M1_ireg_c[7]_lut_out = K1L44 & M1_ireg_i[7] # !K1L44 & M1L6;
M1_ireg_c[7] = DFFEA(M1_ireg_c[7]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L17 is cpu:inst1|cpu_oa:I4|daddr_x[7]~86 at LC_X15_Y9_N9
--operation mode is normal

M1L17 = M1L791 & (K1L93 # M1_ireg_c[7] & M1L002);


--F1L91 is waitstategen:inst4|cpu_daddr_x[7]~70 at LC_X12_Y9_N4
--operation mode is normal

F1_cpu_daddr_c[7]_qfbk = F1_cpu_daddr_c[7];
F1L91 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[7]_qfbk # !F1_reduce_or_84 & M1L17);

--F1_cpu_daddr_c[7] is waitstategen:inst4|cpu_daddr_c[7] at LC_X12_Y9_N4
--operation mode is normal

F1_cpu_daddr_c[7] = DFFEA(F1L91, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L62 is waitstategen:inst4|i~126 at LC_X12_Y9_N9
--operation mode is normal

F1L62 = F1_cpu_daddr_c[7] & (F1L91 # M1L802) # !F1_cpu_daddr_c[7] & F1L91 & !M1L802;


--M1_ireg_c[6] is cpu:inst1|cpu_oa:I4|ireg_c[6] at LC_X20_Y4_N3
--operation mode is normal

M1_ireg_c[6]_lut_out = M1_ireg_i[6] & (K1L44 # M1L8) # !M1_ireg_i[6] & !K1L44 & M1L8;
M1_ireg_c[6] = DFFEA(M1_ireg_c[6]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L07 is cpu:inst1|cpu_oa:I4|daddr_x[6]~93 at LC_X15_Y4_N8
--operation mode is normal

M1L07 = M1L791 & (K1L83 # M1_ireg_c[6] & M1L002);


--F1L81 is waitstategen:inst4|cpu_daddr_x[6]~77 at LC_X9_Y4_N7
--operation mode is normal

F1_cpu_daddr_c[6]_qfbk = F1_cpu_daddr_c[6];
F1L81 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[6]_qfbk # !F1_reduce_or_84 & M1L07);

--F1_cpu_daddr_c[6] is waitstategen:inst4|cpu_daddr_c[6] at LC_X9_Y4_N7
--operation mode is normal

F1_cpu_daddr_c[6] = DFFEA(F1L81, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L72 is waitstategen:inst4|i~132 at LC_X9_Y4_N8
--operation mode is normal

F1L72 = M1L802 & F1_cpu_daddr_c[6] # !M1L802 & F1L81;


--M1_ireg_c[5] is cpu:inst1|cpu_oa:I4|ireg_c[5] at LC_X17_Y4_N3
--operation mode is normal

M1_ireg_c[5]_lut_out = M1_ireg_i[5] & (K1L44 # M1L01) # !M1_ireg_i[5] & !K1L44 & M1L01;
M1_ireg_c[5] = DFFEA(M1_ireg_c[5]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L96 is cpu:inst1|cpu_oa:I4|daddr_x[5]~100 at LC_X15_Y5_N9
--operation mode is normal

M1L96 = M1L791 & (K1L73 # M1_ireg_c[5] & M1L002);


--F1L71 is waitstategen:inst4|cpu_daddr_x[5]~84 at LC_X9_Y4_N4
--operation mode is normal

F1_cpu_daddr_c[5]_qfbk = F1_cpu_daddr_c[5];
F1L71 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[5]_qfbk # !F1_reduce_or_84 & M1L96);

--F1_cpu_daddr_c[5] is waitstategen:inst4|cpu_daddr_c[5] at LC_X9_Y4_N4
--operation mode is normal

F1_cpu_daddr_c[5] = DFFEA(F1L71, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L82 is waitstategen:inst4|i~138 at LC_X9_Y4_N6
--operation mode is normal

F1L82 = F1L71 & (F1_cpu_daddr_c[5] # !M1L802) # !F1L71 & F1_cpu_daddr_c[5] & M1L802;


--M1_ireg_c[4] is cpu:inst1|cpu_oa:I4|ireg_c[4] at LC_X17_Y4_N1
--operation mode is normal

M1_ireg_c[4]_lut_out = M1_ireg_i[4] & (M1L21 # K1L44) # !M1_ireg_i[4] & M1L21 & !K1L44;
M1_ireg_c[4] = DFFEA(M1_ireg_c[4]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L86 is cpu:inst1|cpu_oa:I4|daddr_x[4]~107 at LC_X15_Y7_N0
--operation mode is normal

M1L86 = M1L791 & (K1L63 # M1_ireg_c[4] & M1L002);


--F1L61 is waitstategen:inst4|cpu_daddr_x[4]~91 at LC_X9_Y4_N3
--operation mode is normal

F1_cpu_daddr_c[4]_qfbk = F1_cpu_daddr_c[4];
F1L61 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[4]_qfbk # !F1_reduce_or_84 & M1L86);

--F1_cpu_daddr_c[4] is waitstategen:inst4|cpu_daddr_c[4] at LC_X9_Y4_N3
--operation mode is normal

F1_cpu_daddr_c[4] = DFFEA(F1L61, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L92 is waitstategen:inst4|i~144 at LC_X9_Y4_N5
--operation mode is normal

F1L92 = F1_cpu_daddr_c[4] & (M1L802 # F1L61) # !F1_cpu_daddr_c[4] & !M1L802 & F1L61;


--M1_ireg_c[3] is cpu:inst1|cpu_oa:I4|ireg_c[3] at LC_X17_Y4_N9
--operation mode is normal

M1_ireg_c[3]_lut_out = K1L44 & M1_ireg_i[3] # !K1L44 & M1L41;
M1_ireg_c[3] = DFFEA(M1_ireg_c[3]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L76 is cpu:inst1|cpu_oa:I4|daddr_x[3]~114 at LC_X15_Y6_N7
--operation mode is normal

M1L76 = M1L791 & (K1L53 # M1_ireg_c[3] & M1L002);


--F1L51 is waitstategen:inst4|cpu_daddr_x[3]~98 at LC_X15_Y6_N4
--operation mode is normal

F1_cpu_daddr_c[3]_qfbk = F1_cpu_daddr_c[3];
F1L51 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[3]_qfbk # !F1_reduce_or_84 & M1L76);

--F1_cpu_daddr_c[3] is waitstategen:inst4|cpu_daddr_c[3] at LC_X15_Y6_N4
--operation mode is normal

F1_cpu_daddr_c[3] = DFFEA(F1L51, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L03 is waitstategen:inst4|i~150 at LC_X15_Y6_N1
--operation mode is normal

F1L03 = F1_cpu_daddr_c[3] & (F1L51 # M1L802) # !F1_cpu_daddr_c[3] & F1L51 & !M1L802;


--M1_ireg_c[2] is cpu:inst1|cpu_oa:I4|ireg_c[2] at LC_X18_Y9_N9
--operation mode is normal

M1_ireg_c[2]_lut_out = M1_ireg_i[2] & (K1L44 # M1L61) # !M1_ireg_i[2] & !K1L44 & M1L61;
M1_ireg_c[2] = DFFEA(M1_ireg_c[2]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L66 is cpu:inst1|cpu_oa:I4|daddr_x[2]~121 at LC_X16_Y9_N6
--operation mode is normal

M1L66 = M1L791 & (K1L43 # M1_ireg_c[2] & M1L002);


--F1L41 is waitstategen:inst4|cpu_daddr_x[2]~105 at LC_X9_Y9_N2
--operation mode is normal

F1_cpu_daddr_c[2]_qfbk = F1_cpu_daddr_c[2];
F1L41 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[2]_qfbk # !F1_reduce_or_84 & M1L66);

--F1_cpu_daddr_c[2] is waitstategen:inst4|cpu_daddr_c[2] at LC_X9_Y9_N2
--operation mode is normal

F1_cpu_daddr_c[2] = DFFEA(F1L41, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L13 is waitstategen:inst4|i~156 at LC_X9_Y9_N8
--operation mode is normal

F1L13 = M1L802 & F1_cpu_daddr_c[2] # !M1L802 & F1L41;


--M1_ireg_c[1] is cpu:inst1|cpu_oa:I4|ireg_c[1] at LC_X18_Y9_N7
--operation mode is normal

M1_ireg_c[1]_lut_out = M1_ireg_i[1] & (K1L44 # M1L81) # !M1_ireg_i[1] & !K1L44 & M1L81;
M1_ireg_c[1] = DFFEA(M1_ireg_c[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L56 is cpu:inst1|cpu_oa:I4|daddr_x[1]~128 at LC_X16_Y9_N3
--operation mode is normal

M1L56 = M1L791 & (K1L33 # M1_ireg_c[1] & M1L002);


--F1L31 is waitstategen:inst4|cpu_daddr_x[1]~112 at LC_X15_Y9_N5
--operation mode is normal

F1_cpu_daddr_c[1]_qfbk = F1_cpu_daddr_c[1];
F1L31 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[1]_qfbk # !F1_reduce_or_84 & M1L56);

--F1_cpu_daddr_c[1] is waitstategen:inst4|cpu_daddr_c[1] at LC_X15_Y9_N5
--operation mode is normal

F1_cpu_daddr_c[1] = DFFEA(F1L31, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L23 is waitstategen:inst4|i~162 at LC_X15_Y9_N6
--operation mode is normal

F1L23 = F1L31 & (F1_cpu_daddr_c[1] # !M1L802) # !F1L31 & F1_cpu_daddr_c[1] & M1L802;


--M1_ireg_c[0] is cpu:inst1|cpu_oa:I4|ireg_c[0] at LC_X18_Y9_N2
--operation mode is normal

M1_ireg_c[0]_lut_out = M1_ireg_i[0] & (K1L44 # M1L02) # !M1_ireg_i[0] & !K1L44 & M1L02;
M1_ireg_c[0] = DFFEA(M1_ireg_c[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L46 is cpu:inst1|cpu_oa:I4|daddr_x[0]~135 at LC_X16_Y9_N4
--operation mode is normal

M1L46 = M1L791 & (K1L23 # M1_ireg_c[0] & M1L002);


--F1L21 is waitstategen:inst4|cpu_daddr_x[0]~119 at LC_X15_Y9_N3
--operation mode is normal

F1_cpu_daddr_c[0]_qfbk = F1_cpu_daddr_c[0];
F1L21 = nreset_in & (F1_reduce_or_84 & F1_cpu_daddr_c[0]_qfbk # !F1_reduce_or_84 & M1L46);

--F1_cpu_daddr_c[0] is waitstategen:inst4|cpu_daddr_c[0] at LC_X15_Y9_N3
--operation mode is normal

F1_cpu_daddr_c[0] = DFFEA(F1L21, GLOBAL(clk_in), GLOBAL(nreset_in), , !F1_dwait_c, , );


--F1L33 is waitstategen:inst4|i~168 at LC_X15_Y9_N4
--operation mode is normal

F1L33 = F1_cpu_daddr_c[0] & (F1L21 # M1L802) # !F1_cpu_daddr_c[0] & F1L21 & !M1L802;


--M1L911 is cpu:inst1|cpu_oa:I4|data_ox[15]~4 at LC_X16_Y5_N8
--operation mode is normal

M1L911 = Q4_safe_q[1] & L1_acc_c[0][15] & nreset_in;


--M1L811 is cpu:inst1|cpu_oa:I4|data_ox[14]~5 at LC_X23_Y5_N2
--operation mode is normal

M1L811 = L1_acc_c[0][14] & nreset_in & Q4_safe_q[1];


--M1L711 is cpu:inst1|cpu_oa:I4|data_ox[13]~0 at LC_X19_Y6_N4
--operation mode is normal

M1L711 = nreset_in & L1_acc_c[0][13] & Q4_safe_q[1];


--M1L611 is cpu:inst1|cpu_oa:I4|data_ox[12]~6 at LC_X22_Y4_N4
--operation mode is normal

M1L611 = nreset_in & L1_acc_c[0][12] & Q4_safe_q[1];


--M1L511 is cpu:inst1|cpu_oa:I4|data_ox[11]~7 at LC_X16_Y4_N6
--operation mode is normal

M1L511 = L1_acc_c[0][11] & Q4_safe_q[1] & nreset_in;


--M1L411 is cpu:inst1|cpu_oa:I4|data_ox[10]~8 at LC_X16_Y5_N6
--operation mode is normal

M1L411 = Q4_safe_q[1] & L1_acc_c[0][10] & nreset_in;


--M1L311 is cpu:inst1|cpu_oa:I4|data_ox[9]~9 at LC_X22_Y4_N2
--operation mode is normal

M1L311 = L1_acc_c[0][9] & nreset_in & Q4_safe_q[1];


--M1L211 is cpu:inst1|cpu_oa:I4|data_ox[8]~10 at LC_X17_Y9_N2
--operation mode is normal

M1L211 = Q4_safe_q[1] & L1_acc_c[0][8] & nreset_in;


--M1L111 is cpu:inst1|cpu_oa:I4|data_ox[7]~11 at LC_X21_Y10_N2
--operation mode is normal

M1L111 = L1_acc_c[0][7] & nreset_in & Q4_safe_q[1];


--M1L011 is cpu:inst1|cpu_oa:I4|data_ox[6]~1 at LC_X22_Y10_N2
--operation mode is normal

M1L011 = Q4_safe_q[1] & nreset_in & L1_acc_c[0][6];


--M1L901 is cpu:inst1|cpu_oa:I4|data_ox[5]~2 at LC_X16_Y4_N5
--operation mode is normal

M1L901 = L1_acc_c[0][5] & Q4_safe_q[1] & nreset_in;


--M1L801 is cpu:inst1|cpu_oa:I4|data_ox[4]~3 at LC_X16_Y10_N1
--operation mode is normal

M1L801 = nreset_in & Q4_safe_q[1] & L1_acc_c[0][4];


--M1L701 is cpu:inst1|cpu_oa:I4|data_ox[3]~12 at LC_X17_Y10_N2
--operation mode is normal

M1L701 = L1_acc_c[0][3] & Q4_safe_q[1] & nreset_in;


--M1L601 is cpu:inst1|cpu_oa:I4|data_ox[2]~13 at LC_X23_Y9_N4
--operation mode is normal

M1L601 = Q4_safe_q[1] & L1_acc_c[0][2] & nreset_in;


--M1L501 is cpu:inst1|cpu_oa:I4|data_ox[1]~14 at LC_X23_Y9_N2
--operation mode is normal

M1L501 = Q4_safe_q[1] & L1_acc_c[0][1] & nreset_in;


--M1L401 is cpu:inst1|cpu_oa:I4|data_ox[0]~15 at LC_X16_Y10_N9
--operation mode is normal

M1L401 = nreset_in & L1_acc_c[0][0] & Q4_safe_q[1];


--M1L012 is cpu:inst1|cpu_oa:I4|ndwe_x~10 at LC_X16_Y9_N9
--operation mode is normal

M1L012 = Q4_safe_q[1] & !K1L4 & nreset_in;


--M1L902 is cpu:inst1|cpu_oa:I4|ndwe_x~1 at LC_X12_Y9_N1
--operation mode is normal

M1L902 = M1L102 # !K1L85 # !M1L012;


--M1L702 is cpu:inst1|cpu_oa:I4|LessThan_79~5 at LC_X15_Y9_N8
--operation mode is normal

M1L702 = !Q4_safe_q[0] # !Q4_safe_q[1];


--E1_nWE_RAM_c is ctrl16cpu:inst3|nWE_RAM_c at LC_X15_Y8_N7
--operation mode is normal

E1_nWE_RAM_c_lut_out = !K1L4 & Q4_safe_q[1] & M1L991 & !M1L37;
E1_nWE_RAM_c = DFFEA(E1_nWE_RAM_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L96 is cpu:inst1|cpu_iu:I1|i~2 at LC_X10_Y7_N1
--operation mode is normal

J1L96 = Q1_safe_q[1] & nreset_in;


--K1L66 is cpu:inst1|cpu_cu:I2|pc_mux_x[1]~346 at LC_X16_Y10_N3
--operation mode is normal

K1L66 = nreset_in & Q2_safe_q[1] & !K1L77 & K1L86;


--K1L37Q is cpu:inst1|cpu_cu:I2|S_c~9 at LC_X15_Y11_N1
--operation mode is normal

K1L37Q_lut_out = K1L84 # K1L57 & K1L37Q # !Q2_safe_q[1];
K1L37Q = DFFEA(K1L37Q_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L12 is cpu:inst1|cpu_cu:I2|E_x.int_e~67 at LC_X15_Y11_N8
--operation mode is normal

K1L12 = cpu_int & !D1_a2vi_s & !K1_int_stop_c & K1L37Q;


--K1L02 is cpu:inst1|cpu_cu:I2|E_x.int_e~23 at LC_X15_Y11_N9
--operation mode is normal

K1L02 = nreset_in & !K1L74 & Q2_safe_q[1] & K1L12;


--K1L56 is cpu:inst1|cpu_cu:I2|pc_mux_x[1]~328 at LC_X15_Y8_N2
--operation mode is normal

K1L56 = K1L88 & (K1L48 & !K1L02 # !K1L48 & K1L68);


--K1L94 is cpu:inst1|cpu_cu:I2|i~411 at LC_X15_Y10_N0
--operation mode is normal

K1L94 = !K1L77 & K1L88 & !K1L68;


--K1L47Q is cpu:inst1|cpu_cu:I2|S_c~10 at LC_X15_Y11_N3
--operation mode is normal

K1L47Q_lut_out = Q2_safe_q[1] & (K1L47Q & !K1L05 # !K1L57);
K1L47Q = DFFEA(K1L47Q_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L54 is cpu:inst1|cpu_cu:I2|i~9 at LC_X15_Y10_N5
--operation mode is normal

K1L54 = K1L47Q & !K1L48 & K1L94;


--K1_reduce_nor_136 is cpu:inst1|cpu_cu:I2|reduce_nor_136 at LC_X15_Y10_N3
--operation mode is normal

K1_reduce_nor_136 = !K1L68 # !K1L48 # !K1L88;


--K1L46 is cpu:inst1|cpu_cu:I2|pc_mux_x[1]~49 at LC_X15_Y10_N4
--operation mode is normal

K1L46 = K1L66 & (K1L56 # K1_reduce_nor_136 & K1L54);


--K1L96 is cpu:inst1|cpu_cu:I2|pc_mux_x[2]~234 at LC_X15_Y11_N5
--operation mode is normal

K1L96 = nreset_in & !D1_a2vi_s & Q2_safe_q[1] & !K1L74;


--K1L64 is cpu:inst1|cpu_cu:I2|i~105 at LC_X15_Y10_N1
--operation mode is normal

K1L64 = K1L94 & (K1L47Q # K1L48);


--K1L17 is cpu:inst1|cpu_cu:I2|pc_mux_x[2]~352 at LC_X15_Y8_N8
--operation mode is normal

K1L17 = K1L07 & (!K1L88 # !K1L68);


--K1L76 is cpu:inst1|cpu_cu:I2|pc_mux_x[2]~26 at LC_X15_Y10_N2
--operation mode is normal

K1L76 = K1L96 & (K1L02 # K1L17 & K1L64);


--J1L84 is cpu:inst1|cpu_iu:I1|iaddr_x[3]~1716 at LC_X11_Y6_N4
--operation mode is normal

J1L84 = !K1L76 & !K1L46;


--J1_pc[0] is cpu:inst1|cpu_iu:I1|pc[0] at LC_X9_Y7_N9
--operation mode is normal

J1_pc[0]_lut_out = Q1_safe_q[1] & J1L63 & nreset_in;
J1_pc[0] = DFFEA(J1_pc[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L95 is cpu:inst1|cpu_cu:I2|pc_mux_x[0]~158 at LC_X15_Y10_N6
--operation mode is normal

K1L95 = !K1L1 & (K1L48 # !K1L68 # !K1L88);


--K1L26 is cpu:inst1|cpu_cu:I2|pc_mux_x[0]~171 at LC_X15_Y10_N7
--operation mode is normal

K1L26 = !K1L02 & K1L86 & (K1L77 # K1L95);


--K1L06 is cpu:inst1|cpu_cu:I2|pc_mux_x[0]~161 at LC_X15_Y10_N9
--operation mode is normal

K1L06 = K1L64 # K1L02 & K1L1 # !K1_reduce_nor_136;


--K1L75 is cpu:inst1|cpu_cu:I2|ndre_x~50 at LC_X16_Y10_N7
--operation mode is normal

K1L75 = !K1L77 & K1L86;


--K1L36 is cpu:inst1|cpu_cu:I2|pc_mux_x[0]~282 at LC_X16_Y10_N5
--operation mode is normal

K1L36 = K1L75 & (K1L48 # !K1L88 # !K1L68);


--K1L16 is cpu:inst1|cpu_cu:I2|pc_mux_x[0]~167 at LC_X15_Y10_N8
--operation mode is normal

K1L16 = K1L26 # K1L36 & K1L06 # !K1L15;


--J1L83 is cpu:inst1|cpu_iu:I1|iaddr_x[0]~304 at LC_X10_Y7_N6
--operation mode is normal

J1L83 = J1L84 & (K1L16 & J1L1 # !K1L16 & J1_pc[0]);


--H2_q_a[0] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[0] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[0] = H2_q_a[0]_PORT_A_data_out[0];

--H2_q_a[9] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[9] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[9] = H2_q_a[0]_PORT_A_data_out[9];

--H2_q_a[8] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[8] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[8] = H2_q_a[0]_PORT_A_data_out[8];

--H2_q_a[7] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[7] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[7] = H2_q_a[0]_PORT_A_data_out[7];

--H2_q_a[6] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[6] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[6] = H2_q_a[0]_PORT_A_data_out[6];

--H2_q_a[5] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[5] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[5] = H2_q_a[0]_PORT_A_data_out[5];

--H2_q_a[4] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[4] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[4] = H2_q_a[0]_PORT_A_data_out[4];

--H2_q_a[3] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[3] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[3] = H2_q_a[0]_PORT_A_data_out[3];

--H2_q_a[2] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[2] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[2] = H2_q_a[0]_PORT_A_data_out[2];

--H2_q_a[1] is stack:inst11|lpm_ram_stack:inst1|altsyncram:altsyncram_component|q_a[1] at M4K_X13_Y6
H2_q_a[0]_PORT_A_data_in = BUS(A1L49, A1L69, A1L89, A1L001, A1L201, A1L401, A1L601, A1L801, A1L011, A1L211);
H2_q_a[0]_PORT_A_data_in_reg = DFFE(H2_q_a[0]_PORT_A_data_in, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_address = BUS(S1L1, S1L2, S1L3, S1L4, S1L5, S1L6, S1L7, S1L8);
H2_q_a[0]_PORT_A_address_reg = DFFE(H2_q_a[0]_PORT_A_address, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_PORT_A_write_enable = J1L07;
H2_q_a[0]_PORT_A_write_enable_reg = DFFE(H2_q_a[0]_PORT_A_write_enable, H2_q_a[0]_clock_0, , , H2_q_a[0]_clock_enable_0);
H2_q_a[0]_clock_0 = GLOBAL(clk_in);
H2_q_a[0]_clock_enable_0 = VCC;
H2_q_a[0]_PORT_A_data_out = MEMORY(H2_q_a[0]_PORT_A_data_in_reg, , H2_q_a[0]_PORT_A_address_reg, , H2_q_a[0]_PORT_A_write_enable_reg, , , , H2_q_a[0]_clock_0, , H2_q_a[0]_clock_enable_0, , , );
H2_q_a[1] = H2_q_a[0]_PORT_A_data_out[1];


--J1L73 is cpu:inst1|cpu_iu:I1|iaddr_x[0]~302 at LC_X10_Y7_N3
--operation mode is normal

J1L73 = K1L46 & K1L76 & H2_q_a[0] & K1L16;


--J1L74 is cpu:inst1|cpu_iu:I1|iaddr_x[3]~1715 at LC_X10_Y8_N6
--operation mode is normal

J1L74 = K1L46 & !K1L76;


--J1L63 is cpu:inst1|cpu_iu:I1|iaddr_x[0]~301 at LC_X10_Y7_N7
--operation mode is normal

J1L63 = J1L73 # J1L83 # H1_q_a[4] & J1L74;


--D1_daddr_c[0] is h2v:inst2|daddr_c[0] at LC_X10_Y9_N4
--operation mode is normal

D1_daddr_c[0]_lut_out = F1_dwait_c & (D1_a2vi_s & D1_daddr_c[0] # !D1_a2vi_s & M1L46) # !F1_dwait_c & M1L46;
D1_daddr_c[0] = DFFEA(D1_daddr_c[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1_nadwe_c is h2v:inst2|nadwe_c at LC_X12_Y9_N2
--operation mode is normal

D1_nadwe_c_lut_out = F1_dwait_c & (D1_a2vi_s & D1_nadwe_c # !D1_a2vi_s & !M1L902) # !F1_dwait_c & !M1L902;
D1_nadwe_c = DFFEA(D1_nadwe_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L23 is h2v:inst2|i~1057 at LC_X10_Y9_N3
--operation mode is normal

D1L23 = !F1_dwait_c & !D1_nadwe_c;


--D1L41 is h2v:inst2|i~200 at LC_X10_Y7_N8
--operation mode is normal

D1L41 = D1L23 & J1L96 & J1L63 # !D1L23 & D1_daddr_c[0];


--D1L51 is h2v:inst2|i~205 at LC_X10_Y7_N9
--operation mode is normal

D1L51 = M1L802 & D1L41 # !M1L802 & M1L46;


--J1_pc[1] is cpu:inst1|cpu_iu:I1|pc[1] at LC_X10_Y8_N7
--operation mode is normal

J1_pc[1]_lut_out = Q1_safe_q[1] & J1L93 & nreset_in;
J1_pc[1] = DFFEA(J1_pc[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L14 is cpu:inst1|cpu_iu:I1|iaddr_x[1]~346 at LC_X11_Y8_N4
--operation mode is normal

J1L14 = J1L84 & (K1L16 & J1L5 # !K1L16 & J1_pc[1]);


--J1L04 is cpu:inst1|cpu_iu:I1|iaddr_x[1]~344 at LC_X11_Y8_N2
--operation mode is normal

J1L04 = H2_q_a[1] & K1L76 & K1L46 & K1L16;


--J1L93 is cpu:inst1|cpu_iu:I1|iaddr_x[1]~343 at LC_X11_Y8_N5
--operation mode is normal

J1L93 = J1L04 # J1L14 # J1L74 & H1_q_a[5];


--D1_daddr_c[1] is h2v:inst2|daddr_c[1] at LC_X15_Y8_N6
--operation mode is normal

D1_daddr_c[1]_lut_out = D1_a2vi_s & (F1_dwait_c & D1_daddr_c[1] # !F1_dwait_c & M1L56) # !D1_a2vi_s & M1L56;
D1_daddr_c[1] = DFFEA(D1_daddr_c[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L61 is h2v:inst2|i~210 at LC_X11_Y8_N6
--operation mode is normal

D1L61 = D1L23 & J1L96 & J1L93 # !D1L23 & D1_daddr_c[1];


--D1L71 is h2v:inst2|i~215 at LC_X12_Y8_N0
--operation mode is normal

D1L71 = M1L802 & D1L61 # !M1L802 & M1L56;


--D1_daddr_c[2] is h2v:inst2|daddr_c[2] at LC_X10_Y9_N2
--operation mode is normal

D1_daddr_c[2]_lut_out = D1_a2vi_s & (F1_dwait_c & D1_daddr_c[2] # !F1_dwait_c & M1L66) # !D1_a2vi_s & M1L66;
D1_daddr_c[2] = DFFEA(D1_daddr_c[2]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L24 is cpu:inst1|cpu_iu:I1|iaddr_x[2]~388 at LC_X10_Y8_N5
--operation mode is normal

J1L24 = J1L84 & (K1L16 & J1L9 # !K1L16 & J1_pc[2]);


--J1L37 is cpu:inst1|cpu_iu:I1|Mux_41_rtl_211~0 at LC_X10_Y8_N8
--operation mode is normal

J1L37 = K1L46 & K1L16;


--J1L44 is cpu:inst1|cpu_iu:I1|iaddr_x[2]~1783 at LC_X10_Y8_N0
--operation mode is normal

J1L44 = J1L24 # H2_q_a[2] & K1L76 & J1L37;


--J1L34 is cpu:inst1|cpu_iu:I1|iaddr_x[2]~391 at LC_X10_Y8_N1
--operation mode is normal

J1L34 = J1L96 & (J1L44 # J1L74 & H1_q_a[6]);

--J1_pc[2] is cpu:inst1|cpu_iu:I1|pc[2] at LC_X10_Y8_N1
--operation mode is normal

J1_pc[2] = DFFEA(J1L34, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L81 is h2v:inst2|i~220 at LC_X10_Y8_N2
--operation mode is normal

D1L81 = D1_nadwe_c & D1_daddr_c[2] # !D1_nadwe_c & (F1_dwait_c & D1_daddr_c[2] # !F1_dwait_c & J1L34);


--D1L91 is h2v:inst2|i~225 at LC_X10_Y8_N3
--operation mode is normal

D1L91 = M1L802 & D1L81 # !M1L802 & M1L66;


--J1L54 is cpu:inst1|cpu_iu:I1|iaddr_x[3]~120 at LC_X12_Y5_N0
--operation mode is normal

J1L54 = K1L76 & (!K1L16 # !K1L46);


--J1L94 is cpu:inst1|cpu_iu:I1|iaddr_x[3]~1801 at LC_X11_Y6_N6
--operation mode is normal

J1L94 = K1L76 & H2_q_a[3] # !K1L76 & H1_q_a[7] & K1L46;


--J1_pc[3] is cpu:inst1|cpu_iu:I1|pc[3] at LC_X9_Y7_N4
--operation mode is normal

J1_pc[3]_lut_out = Q1_safe_q[1] & nreset_in & J1L05;
J1_pc[3] = DFFEA(J1_pc[3]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L64 is cpu:inst1|cpu_iu:I1|iaddr_x[3]~189 at LC_X11_Y6_N3
--operation mode is normal

J1L64 = J1L31 & (J1_pc[3] # K1L16) # !J1L31 & J1_pc[3] & !K1L16;


--J1L05 is cpu:inst1|cpu_iu:I1|iaddr_x[3]~1806 at LC_X11_Y6_N7
--operation mode is normal

J1L05 = J1L94 # J1L54 # J1L84 & J1L64;


--D1_daddr_c[3] is h2v:inst2|daddr_c[3] at LC_X15_Y6_N2
--operation mode is normal

D1_daddr_c[3]_lut_out = F1_dwait_c & (D1_a2vi_s & D1_daddr_c[3] # !D1_a2vi_s & M1L76) # !F1_dwait_c & M1L76;
D1_daddr_c[3] = DFFEA(D1_daddr_c[3]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L02 is h2v:inst2|i~230 at LC_X11_Y6_N8
--operation mode is normal

D1L02 = D1L23 & J1L96 & J1L05 # !D1L23 & D1_daddr_c[3];


--D1L12 is h2v:inst2|i~235 at LC_X15_Y6_N0
--operation mode is normal

D1L12 = M1L802 & D1L02 # !M1L802 & M1L76;


--D1_daddr_c[4] is h2v:inst2|daddr_c[4] at LC_X15_Y7_N9
--operation mode is normal

D1_daddr_c[4]_lut_out = D1_a2vi_s & (F1_dwait_c & D1_daddr_c[4] # !F1_dwait_c & M1L86) # !D1_a2vi_s & M1L86;
D1_daddr_c[4] = DFFEA(D1_daddr_c[4]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L25 is cpu:inst1|cpu_iu:I1|iaddr_x[4]~205 at LC_X15_Y7_N3
--operation mode is normal

J1L25 = J1L84 & (K1L16 & J1L71 # !K1L16 & J1_pc[4]);


--J1L35 is cpu:inst1|cpu_iu:I1|iaddr_x[4]~1824 at LC_X15_Y7_N7
--operation mode is normal

J1L35 = K1L76 & H2_q_a[4] # !K1L76 & K1L46 & H1_q_a[8];


--J1L15 is cpu:inst1|cpu_iu:I1|iaddr_x[4]~138 at LC_X15_Y7_N4
--operation mode is normal

J1L15 = J1L96 & (J1L35 # J1L54 # J1L25);

--J1_pc[4] is cpu:inst1|cpu_iu:I1|pc[4] at LC_X15_Y7_N4
--operation mode is normal

J1_pc[4] = DFFEA(J1L15, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L22 is h2v:inst2|i~240 at LC_X15_Y7_N5
--operation mode is normal

D1L22 = F1_dwait_c & D1_daddr_c[4] # !F1_dwait_c & (D1_nadwe_c & D1_daddr_c[4] # !D1_nadwe_c & J1L15);


--D1L32 is h2v:inst2|i~245 at LC_X15_Y7_N6
--operation mode is normal

D1L32 = M1L86 & (D1L22 # !M1L802) # !M1L86 & M1L802 & D1L22;


--D1_daddr_c[5] is h2v:inst2|daddr_c[5] at LC_X9_Y5_N2
--operation mode is normal

D1_daddr_c[5]_lut_out = F1_dwait_c & (D1_a2vi_s & D1_daddr_c[5] # !D1_a2vi_s & M1L96) # !F1_dwait_c & M1L96;
D1_daddr_c[5] = DFFEA(D1_daddr_c[5]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L55 is cpu:inst1|cpu_iu:I1|iaddr_x[5]~215 at LC_X11_Y5_N8
--operation mode is normal

J1L55 = J1L84 & (K1L16 & J1L91 # !K1L16 & J1_pc[5]);


--J1L65 is cpu:inst1|cpu_iu:I1|iaddr_x[5]~1847 at LC_X11_Y5_N2
--operation mode is normal

J1L65 = K1L76 & H2_q_a[5] # !K1L76 & H1_q_a[9] & K1L46;


--J1L45 is cpu:inst1|cpu_iu:I1|iaddr_x[5]~148 at LC_X11_Y5_N6
--operation mode is normal

J1L45 = J1L96 & (J1L65 # J1L54 # J1L55);

--J1_pc[5] is cpu:inst1|cpu_iu:I1|pc[5] at LC_X11_Y5_N6
--operation mode is normal

J1_pc[5] = DFFEA(J1L45, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L42 is h2v:inst2|i~250 at LC_X11_Y5_N0
--operation mode is normal

D1L42 = D1_nadwe_c & D1_daddr_c[5] # !D1_nadwe_c & (F1_dwait_c & D1_daddr_c[5] # !F1_dwait_c & J1L45);


--D1L52 is h2v:inst2|i~255 at LC_X11_Y5_N1
--operation mode is normal

D1L52 = M1L802 & D1L42 # !M1L802 & M1L96;


--D1_daddr_c[6] is h2v:inst2|daddr_c[6] at LC_X12_Y5_N8
--operation mode is normal

D1_daddr_c[6]_lut_out = D1_a2vi_s & (F1_dwait_c & D1_daddr_c[6] # !F1_dwait_c & M1L07) # !D1_a2vi_s & M1L07;
D1_daddr_c[6] = DFFEA(D1_daddr_c[6]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L85 is cpu:inst1|cpu_iu:I1|iaddr_x[6]~225 at LC_X12_Y5_N2
--operation mode is normal

J1L85 = J1L84 & (K1L16 & J1L32 # !K1L16 & J1_pc[6]);


--J1L95 is cpu:inst1|cpu_iu:I1|iaddr_x[6]~1870 at LC_X12_Y5_N9
--operation mode is normal

J1L95 = K1L76 & H2_q_a[6] # !K1L76 & H1_q_a[10] & K1L46;


--J1L75 is cpu:inst1|cpu_iu:I1|iaddr_x[6]~158 at LC_X12_Y5_N3
--operation mode is normal

J1L75 = J1L96 & (J1L54 # J1L95 # J1L85);

--J1_pc[6] is cpu:inst1|cpu_iu:I1|pc[6] at LC_X12_Y5_N3
--operation mode is normal

J1_pc[6] = DFFEA(J1L75, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L62 is h2v:inst2|i~260 at LC_X12_Y5_N4
--operation mode is normal

D1L62 = D1_nadwe_c & D1_daddr_c[6] # !D1_nadwe_c & (F1_dwait_c & D1_daddr_c[6] # !F1_dwait_c & J1L75);


--D1L72 is h2v:inst2|i~265 at LC_X12_Y5_N5
--operation mode is normal

D1L72 = M1L802 & D1L62 # !M1L802 & M1L07;


--D1_daddr_c[7] is h2v:inst2|daddr_c[7] at LC_X12_Y9_N6
--operation mode is normal

D1_daddr_c[7]_lut_out = F1_dwait_c & (D1_a2vi_s & D1_daddr_c[7] # !D1_a2vi_s & M1L17) # !F1_dwait_c & M1L17;
D1_daddr_c[7] = DFFEA(D1_daddr_c[7]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L16 is cpu:inst1|cpu_iu:I1|iaddr_x[7]~235 at LC_X12_Y7_N8
--operation mode is normal

J1L16 = J1L84 & (K1L16 & J1L72 # !K1L16 & J1_pc[7]);


--J1L26 is cpu:inst1|cpu_iu:I1|iaddr_x[7]~1893 at LC_X12_Y7_N7
--operation mode is normal

J1L26 = K1L76 & H2_q_a[7] # !K1L76 & H1_q_a[11] & K1L46;


--J1L06 is cpu:inst1|cpu_iu:I1|iaddr_x[7]~168 at LC_X12_Y7_N2
--operation mode is normal

J1L06 = J1L96 & (J1L16 # J1L26 # J1L54);

--J1_pc[7] is cpu:inst1|cpu_iu:I1|pc[7] at LC_X12_Y7_N2
--operation mode is normal

J1_pc[7] = DFFEA(J1L06, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L82 is h2v:inst2|i~270 at LC_X12_Y7_N3
--operation mode is normal

D1L82 = D1_nadwe_c & D1_daddr_c[7] # !D1_nadwe_c & (F1_dwait_c & D1_daddr_c[7] # !F1_dwait_c & J1L06);


--D1L92 is h2v:inst2|i~275 at LC_X12_Y7_N5
--operation mode is normal

D1L92 = M1L802 & D1L82 # !M1L802 & M1L17;


--D1_daddr_c[8] is h2v:inst2|daddr_c[8] at LC_X11_Y4_N7
--operation mode is normal

D1_daddr_c[8]_lut_out = D1_a2vi_s & (F1_dwait_c & D1_daddr_c[8] # !F1_dwait_c & M1L27) # !D1_a2vi_s & M1L27;
D1_daddr_c[8] = DFFEA(D1_daddr_c[8]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L46 is cpu:inst1|cpu_iu:I1|iaddr_x[8]~245 at LC_X11_Y4_N5
--operation mode is normal

J1L46 = J1L84 & (K1L16 & J1L13 # !K1L16 & J1_pc[8]);


--J1L56 is cpu:inst1|cpu_iu:I1|iaddr_x[8]~1916 at LC_X11_Y4_N8
--operation mode is normal

J1L56 = K1L76 & H2_q_a[8] # !K1L76 & H1_q_a[12] & K1L46;


--J1L36 is cpu:inst1|cpu_iu:I1|iaddr_x[8]~178 at LC_X11_Y4_N6
--operation mode is normal

J1L36 = J1L96 & (J1L56 # J1L54 # J1L46);

--J1_pc[8] is cpu:inst1|cpu_iu:I1|pc[8] at LC_X11_Y4_N6
--operation mode is normal

J1_pc[8] = DFFEA(J1L36, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1L03 is h2v:inst2|i~280 at LC_X11_Y4_N3
--operation mode is normal

D1L03 = F1_dwait_c & D1_daddr_c[8] # !F1_dwait_c & (D1_nadwe_c & D1_daddr_c[8] # !D1_nadwe_c & J1L36);


--D1L13 is h2v:inst2|i~285 at LC_X11_Y4_N4
--operation mode is normal

D1L13 = M1L802 & D1L03 # !M1L802 & M1L27;


--J1_pc[9] is cpu:inst1|cpu_iu:I1|pc[9] at LC_X9_Y7_N6
--operation mode is normal

J1_pc[9]_lut_out = nreset_in & J1L86 & Q1_safe_q[1];
J1_pc[9] = DFFEA(J1_pc[9]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--J1L66 is cpu:inst1|cpu_iu:I1|iaddr_x[9]~875 at LC_X10_Y6_N1
--operation mode is normal

J1L66 = J1L53 & (K1L16 # J1_pc[9]) # !J1L53 & !K1L16 & J1_pc[9];


--J1L76 is cpu:inst1|cpu_iu:I1|iaddr_x[9]~885 at LC_X10_Y6_N6
--operation mode is normal

J1L76 = K1L46 & H1_q_a[13] # !K1L46 & J1L66;


--J1L86 is cpu:inst1|cpu_iu:I1|iaddr_x[9]~890 at LC_X10_Y6_N7
--operation mode is normal

J1L86 = K1L76 & (H2_q_a[9] # !J1L37) # !K1L76 & J1L76;


--D1L31 is h2v:inst2|i~46 at LC_X10_Y7_N0
--operation mode is normal

D1L31 = J1L96 & J1L86 # !M1L802 # !D1L23;


--K1L25 is cpu:inst1|cpu_cu:I2|LessThan_7~5 at LC_X17_Y11_N5
--operation mode is normal

K1L25 = !Q2_safe_q[0] # !Q2_safe_q[1];


--F1_reduce_or_23 is waitstategen:inst4|reduce_or_23 at LC_X11_Y9_N4
--operation mode is normal

F1_reduce_or_23 = F1_nwait_c[1] # F1_nwait_c[2] # F1_nwait_c[0] # !F1L96;


--F1L43 is waitstategen:inst4|i~326 at LC_X12_Y9_N5
--operation mode is normal

F1L43 = !M1L102 & K1L85 & M1L012 # !M1L802;


--F1L53 is waitstategen:inst4|i~331 at LC_X11_Y9_N2
--operation mode is normal

F1L53 = F1_dwait_c & !F1_reduce_or_23 # !F1_dwait_c & (!M1L37 # !F1L43);


--K1L22 is cpu:inst1|cpu_cu:I2|E_x.iwait_e~1 at LC_X16_Y10_N0
--operation mode is normal

K1L22 = nreset_in & Q2_safe_q[1] & !K1L74 & D1_a2vi_s;


--M1L1 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~72 at LC_X18_Y4_N7
--operation mode is normal

M1L1 = M1_ireg_c[9] & (M1L75 # !M1L002) # !M1_ireg_c[9] & M1L75 & M1L002;


--M1_ireg_we_c is cpu:inst1|cpu_oa:I4|ireg_we_c at LC_X17_Y9_N7
--operation mode is normal

M1_ireg_we_c_lut_out = K1L23 & !K1L33 & !K1L43 & M1L691;
M1_ireg_we_c = DFFEA(M1_ireg_we_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L2 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~77 at LC_X19_Y3_N7
--operation mode is normal

M1L2 = M1_ireg_we_c & L1_acc_c[0][9] # !M1_ireg_we_c & M1L791 & M1L1;

--M1_ireg_i[9] is cpu:inst1|cpu_oa:I4|ireg_i[9] at LC_X19_Y3_N7
--operation mode is normal

M1_ireg_i[9] = DFFEA(M1L2, GLOBAL(clk_in), VCC, , M1L291, , );


--K1L05 is cpu:inst1|cpu_cu:I2|i~412 at LC_X15_Y11_N6
--operation mode is normal

K1L05 = !K1L48 & K1L47Q & K1L96 & K1L94;


--K1L84 is cpu:inst1|cpu_cu:I2|i~284 at LC_X15_Y11_N0
--operation mode is normal

K1L84 = !K1L02 & K1L05;


--K1L44 is cpu:inst1|cpu_cu:I2|int_stop_x~11 at LC_X17_Y10_N5
--operation mode is normal

K1_int_stop_c_qfbk = K1_int_stop_c;
K1L44 = Q2_safe_q[1] & (K1L84 # !K1L86 & K1_int_stop_c_qfbk);

--K1_int_stop_c is cpu:inst1|cpu_cu:I2|int_stop_c at LC_X17_Y10_N5
--operation mode is normal

K1_int_stop_c = DFFEA(K1L44, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--D1_dwait_c is h2v:inst2|dwait_c at LC_X11_Y9_N7
--operation mode is normal

D1_dwait_c_sload_eqn = F1_dwait_c;
D1_dwait_c = DFFEA(D1_dwait_c_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L69 is cpu:inst1|cpu_cu:I2|valid_x~7 at LC_X17_Y10_N9
--operation mode is normal

K1L69 = !K1L77 & !K1L22 & !K1L1;


--L1L652 is cpu:inst1|cpu_du:I3|i~195 at LC_X17_Y11_N2
--operation mode is normal

L1L652 = Q3_safe_q[0] & Q3_safe_q[1];


--A1L761 is rtl~13594 at LC_X15_Y8_N5
--operation mode is normal

A1L761 = !K1L13 & (K1L91 & !K1_idata_c[0] # !K1L91 & !H1_q_a[0]);


--K1L45 is cpu:inst1|cpu_cu:I2|Mux_77~0 at LC_X18_Y7_N7
--operation mode is normal

K1L45 = K1L23 & !K1L53 & (K1L33 $ K1L43) # !K1L23 & K1L33 & (!K1L53 # !K1L43);


--K1L03 is cpu:inst1|cpu_cu:I2|idata_x[2]~27 at LC_X18_Y7_N3
--operation mode is normal

K1L03 = K1_idata_c[2] & (K1L91 # H1_q_a[2]) # !K1_idata_c[2] & !K1L91 & H1_q_a[2];


--K1L55 is cpu:inst1|cpu_cu:I2|Mux_78~0 at LC_X16_Y8_N5
--operation mode is normal

K1L55 = K1L23 & (K1L33 & !K1L53 & !K1L43 # !K1L33 & (!K1L43 # !K1L53));


--A1L88 is rtl~2129 at LC_X17_Y10_N8
--operation mode is normal

A1L88 = K1_TC_c[2] & !K1_TC_c[0] & !K1_TC_c[1] # !K1_TC_c[2] & !K1_TD_c[3] & (!K1_TC_c[1] # !K1_TC_c[0]);


--L1L73 is cpu:inst1|cpu_du:I3|acc[0][16]~8145 at LC_X17_Y10_N6
--operation mode is normal

L1L73 = L1L752 & A1L88 & (!Q2_safe_q[1] # !K1L74);


--L1L03 is cpu:inst1|cpu_du:I3|acc[0][13]~8147 at LC_X21_Y11_N0
--operation mode is normal

L1L03 = K1_TC_c[2] & L1L73;


--L1L72 is cpu:inst1|cpu_du:I3|acc[0][13]~111 at LC_X17_Y11_N4
--operation mode is normal

L1L72 = L1L552 & !A1L88 # !L1L552 & Q3_safe_q[0] & Q3_safe_q[1];


--L1L13 is cpu:inst1|cpu_du:I3|acc[0][13]~8194 at LC_X19_Y6_N5
--operation mode is normal

L1_acc_i[0][13]_qfbk = L1_acc_i[0][13];
L1L13 = L1L72 & (L1_acc_c[0][13] # L1_acc_i[0][13]_qfbk & L1L03) # !L1L72 & L1_acc_i[0][13]_qfbk & L1L03;

--L1_acc_i[0][13] is cpu:inst1|cpu_du:I3|acc_i[0][13] at LC_X19_Y6_N5
--operation mode is normal

L1_acc_i[0][13]_sload_eqn = L1L82;
L1_acc_i[0][13] = DFFEA(L1_acc_i[0][13]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L92 is cpu:inst1|cpu_du:I3|acc[0][13]~8146 at LC_X18_Y11_N5
--operation mode is normal

L1L92 = !K1_TC_c[2] & L1L73;


--A1L561 is rtl~13588 at LC_X23_Y6_N9
--operation mode is normal

A1L561 = !K1_TD_c[2] & K1_TD_c[1] & (K1_TC_c[0] $ K1_TC_c[1]);


--L1_reduce_nor_95 is cpu:inst1|cpu_du:I3|reduce_nor_95 at LC_X18_Y10_N8
--operation mode is normal

L1_reduce_nor_95 = K1_TC_c[2] # K1_TC_c[0] # !K1_TC_c[1];


--L1L022 is cpu:inst1|cpu_du:I3|data_x[6]~3461 at LC_X20_Y8_N2
--operation mode is normal

L1L022 = Q4_safe_q[1] & nreset_in & L1_reduce_nor_95;


--L1L052 is cpu:inst1|cpu_du:I3|data_x[13]~3460 at LC_X20_Y8_N5
--operation mode is normal

L1L052 = L1L022 & (nreset_in & !K1L65 # !M1L102);


--L1L842 is cpu:inst1|cpu_du:I3|data_x[13]~72 at LC_X16_Y4_N0
--operation mode is normal

L1L842 = DATA_IN_EXT[13] & (E1_mux_c[0] # H1_q_a[13]) # !DATA_IN_EXT[13] & !E1_mux_c[0] & H1_q_a[13];


--M1_data_exp_c[1] is cpu:inst1|cpu_oa:I4|data_exp_c[1] at LC_X21_Y4_N5
--operation mode is normal

M1_data_exp_c[1]_lut_out = M1_data_exp_i[1] & (M1L101 # K1L44) # !M1_data_exp_i[1] & M1L101 & !K1L44;
M1_data_exp_c[1] = DFFEA(M1_data_exp_c[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1_dexp_we_c is cpu:inst1|cpu_oa:I4|dexp_we_c at LC_X17_Y9_N0
--operation mode is normal

M1_dexp_we_c_lut_out = K1L23 & !K1L33 & K1L43 & M1L691;
M1_dexp_we_c = DFFEA(M1_dexp_we_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L101 is cpu:inst1|cpu_oa:I4|data_exp_x[1]~2 at LC_X21_Y4_N6
--operation mode is normal

M1L101 = M1_dexp_we_c & L1_acc_c[0][1] # !M1_dexp_we_c & M1L791 & M1_data_exp_c[1];

--M1_data_exp_i[1] is cpu:inst1|cpu_oa:I4|data_exp_i[1] at LC_X21_Y4_N6
--operation mode is normal

M1_data_exp_i[1] = DFFEA(M1L101, GLOBAL(clk_in), VCC, , M1L291, , );


--L1L942 is cpu:inst1|cpu_du:I3|data_x[13]~77 at LC_X20_Y6_N9
--operation mode is normal

L1L942 = L1_reduce_nor_95 & L1L842 & L1L052 # !L1_reduce_nor_95 & (M1L101 # L1L842 & L1L052);


--A1L47 is rtl~1331 at LC_X19_Y6_N8
--operation mode is normal

A1L47 = A1L561 & K1_TD_c[0] & (L1_acc_c[0][13] $ L1L942);


--A1L921 is rtl~2700 at LC_X22_Y5_N8
--operation mode is normal

A1L921 = K1_TD_c[2] & (K1_TD_c[1] $ L1_acc_c[0][13]) # !K1_TD_c[2] & L1_acc_c[0][12];


--A1L411 is rtl~2505 at LC_X22_Y5_N7
--operation mode is normal

A1L411 = K1_TD_c[1] & L1_acc_c[0][14] & !K1_TD_c[2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][14] # !K1_TD_c[2] & L1_acc_c[0][13]);


--L1L192 is cpu:inst1|cpu_du:I3|Mux_297_rtl_171~0 at LC_X22_Y11_N4
--operation mode is normal

L1L192 = K1_TC_c[0] $ K1_TC_c[1];


--A1L98 is rtl~2156 at LC_X22_Y5_N9
--operation mode is normal

A1L98 = !L1L192 & (K1_TD_c[0] & A1L921 # !K1_TD_c[0] & A1L411);


--A1L961 is rtl~13596 at LC_X20_Y9_N0
--operation mode is normal

A1L961 = K1_TD_c[2] & (K1_TC_c[1] $ K1_TC_c[0]);


--L1L362 is cpu:inst1|cpu_du:I3|Mux_253_rtl_32_rtl_313~0 at LC_X19_Y6_N0
--operation mode is normal

L1L362 = K1_TD_c[1] & (K1_TD_c[0] # L1L971) # !K1_TD_c[1] & !K1_TD_c[0] & L1L021;


--L1L462 is cpu:inst1|cpu_du:I3|Mux_253_rtl_32_rtl_313~1 at LC_X19_Y6_N1
--operation mode is normal

L1L462 = L1L942 & (L1L362 # L1_acc_c[0][13] & K1_TD_c[0]) # !L1L942 & L1L362 & (L1_acc_c[0][13] # !K1_TD_c[0]);


--A1L871 is rtl~13900 at LC_X16_Y6_N0
--operation mode is normal

A1L871 = !K1_TD_c[2] & !K1_TD_c[1] & (K1_TC_c[1] $ K1_TC_c[0]);


--A1L971 is rtl~13927 at LC_X19_Y6_N2
--operation mode is normal

A1L971 = L1_acc_c[0][13] & (A1L871 # A1L961 & L1L462) # !L1_acc_c[0][13] & A1L961 & L1L462;


--A1L661 is rtl~13592 at LC_X19_Y6_N7
--operation mode is normal

A1L661 = !K1_TD_c[0] & A1L561;


--A1L081 is rtl~13949 at LC_X19_Y6_N3
--operation mode is normal

A1L081 = A1L98 # A1L971 # L1L942 & A1L661;


--L1L82 is cpu:inst1|cpu_du:I3|acc[0][13]~116 at LC_X19_Y6_N9
--operation mode is normal

L1L82 = L1L13 # L1L92 & (A1L47 # A1L081);

--L1_acc_c[0][13] is cpu:inst1|cpu_du:I3|acc_c[0][13] at LC_X19_Y6_N9
--operation mode is normal

L1_acc_c[0][13] = DFFEA(L1L82, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L02 is cpu:inst1|cpu_du:I3|acc[0][9]~8204 at LC_X18_Y6_N2
--operation mode is normal

L1_acc_i[0][9]_qfbk = L1_acc_i[0][9];
L1L02 = L1L72 & (L1_acc_c[0][9] # L1_acc_i[0][9]_qfbk & L1L03) # !L1L72 & L1_acc_i[0][9]_qfbk & L1L03;

--L1_acc_i[0][9] is cpu:inst1|cpu_du:I3|acc_i[0][9] at LC_X18_Y6_N2
--operation mode is normal

L1_acc_i[0][9]_sload_eqn = L1L91;
L1_acc_i[0][9] = DFFEA(L1_acc_i[0][9]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L612 is cpu:inst1|cpu_du:I3|data_x[6]~329 at LC_X19_Y8_N3
--operation mode is normal

L1L612 = !M1L102 # !K1L65;


--L1L912 is cpu:inst1|cpu_du:I3|data_x[6]~3456 at LC_X19_Y8_N7
--operation mode is normal

L1L912 = Q4_safe_q[1] & nreset_in & L1_reduce_nor_95 & L1L612;


--L1L132 is cpu:inst1|cpu_du:I3|data_x[9]~243 at LC_X19_Y4_N1
--operation mode is normal

L1L132 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[9] # !E1_mux_c[0] & H1_q_a[9]);


--M1L202 is cpu:inst1|cpu_oa:I4|i~2618 at LC_X19_Y9_N2
--operation mode is normal

M1L202 = K1L43 # K1L23 $ !K1L33;


--L1L432 is cpu:inst1|cpu_du:I3|data_x[9]~3458 at LC_X20_Y8_N8
--operation mode is normal

L1L432 = L1L022 & M1L102 & (M1L202 # K1L65);


--M1_iinc_c[9] is cpu:inst1|cpu_oa:I4|iinc_c[9] at LC_X19_Y3_N6
--operation mode is normal

M1_iinc_c[9]_lut_out = M1_iinc_i[9] & (K1L44 # M1L561) # !M1_iinc_i[9] & !K1L44 & M1L561;
M1_iinc_c[9] = DFFEA(M1_iinc_c[9]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L532 is cpu:inst1|cpu_du:I3|data_x[9]~3459 at LC_X18_Y7_N1
--operation mode is normal

L1L532 = !K1L23 & !K1L43 & K1L33;


--M1_reduce_nor_207 is cpu:inst1|cpu_oa:I4|reduce_nor_207 at LC_X18_Y7_N8
--operation mode is normal

M1_reduce_nor_207 = K1L43 # K1L33 # !K1L23;


--L1L632 is cpu:inst1|cpu_du:I3|data_x[9]~3536 at LC_X19_Y4_N0
--operation mode is normal

L1L632 = M1_iinc_c[9] & (L1L532 # M1_ireg_c[9] & !M1_reduce_nor_207) # !M1_iinc_c[9] & M1_ireg_c[9] & !M1_reduce_nor_207;


--M1_data_exp_c[9] is cpu:inst1|cpu_oa:I4|data_exp_c[9] at LC_X19_Y3_N3
--operation mode is normal

M1_data_exp_c[9]_lut_out = M1_data_exp_i[9] & (K1L44 # M1L621) # !M1_data_exp_i[9] & !K1L44 & M1L621;
M1_data_exp_c[9] = DFFEA(M1_data_exp_c[9]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L332 is cpu:inst1|cpu_du:I3|data_x[9]~3457 at LC_X19_Y7_N5
--operation mode is normal

L1L332 = K1L65 & (K1L43 # K1L23 $ !K1L33);


--L1L232 is cpu:inst1|cpu_du:I3|data_x[9]~2155 at LC_X19_Y4_N8
--operation mode is normal

L1L232 = L1L432 & (L1L632 # M1_data_exp_c[9] & L1L332);


--L1L732 is cpu:inst1|cpu_du:I3|data_x[9]~3566 at LC_X19_Y4_N7
--operation mode is normal

L1L732 = L1L232 # L1L132 # !L1_reduce_nor_95 & K1_data_is_c[9];


--A1L381 is rtl~13994 at LC_X18_Y6_N8
--operation mode is normal

A1L381 = A1L561 & (L1L732 $ (K1_TD_c[0] & L1_acc_c[0][9]));


--L1L172 is cpu:inst1|cpu_du:I3|Mux_257_rtl_68_rtl_349~0 at LC_X18_Y6_N3
--operation mode is normal

L1L172 = K1_TD_c[1] & (K1_TD_c[0] # L1L561) # !K1_TD_c[1] & !K1_TD_c[0] & L1L601;


--L1L272 is cpu:inst1|cpu_du:I3|Mux_257_rtl_68_rtl_349~1 at LC_X18_Y6_N4
--operation mode is normal

L1L272 = L1_acc_c[0][9] & (L1L172 # L1L732 & K1_TD_c[0]) # !L1_acc_c[0][9] & L1L172 & (L1L732 # !K1_TD_c[0]);


--A1L181 is rtl~13972 at LC_X18_Y6_N5
--operation mode is normal

A1L181 = L1_acc_c[0][9] & (A1L871 # A1L961 & L1L272) # !L1_acc_c[0][9] & A1L961 & L1L272;


--A1L031 is rtl~2710 at LC_X22_Y5_N5
--operation mode is normal

A1L031 = K1_TD_c[2] & (L1_acc_c[0][9] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][8];


--A1L511 is rtl~2516 at LC_X22_Y5_N1
--operation mode is normal

A1L511 = K1_TD_c[1] & L1_acc_c[0][10] & !K1_TD_c[2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][10] # !K1_TD_c[2] & L1_acc_c[0][9]);


--A1L131 is rtl~2715 at LC_X22_Y5_N2
--operation mode is normal

A1L131 = A1L031 & (K1_TD_c[0] # A1L511) # !A1L031 & !K1_TD_c[0] & A1L511;


--A1L281 is rtl~13977 at LC_X18_Y6_N6
--operation mode is normal

A1L281 = A1L181 # A1L131 & (K1_TC_c[1] $ !K1_TC_c[0]);


--L1L91 is cpu:inst1|cpu_du:I3|acc[0][9]~126 at LC_X18_Y6_N7
--operation mode is normal

L1L91 = L1L02 # L1L92 & (A1L381 # A1L281);

--L1_acc_c[0][9] is cpu:inst1|cpu_du:I3|acc_c[0][9] at LC_X18_Y6_N7
--operation mode is normal

L1_acc_c[0][9] = DFFEA(L1L91, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L41 is cpu:inst1|cpu_du:I3|acc[0][6]~8214 at LC_X21_Y10_N9
--operation mode is normal

L1_acc_i[0][6]_qfbk = L1_acc_i[0][6];
L1L41 = L1L72 & (L1_acc_c[0][6] # L1L03 & L1_acc_i[0][6]_qfbk) # !L1L72 & L1L03 & L1_acc_i[0][6]_qfbk;

--L1_acc_i[0][6] is cpu:inst1|cpu_du:I3|acc_i[0][6] at LC_X21_Y10_N9
--operation mode is normal

L1_acc_i[0][6]_sload_eqn = L1L31;
L1_acc_i[0][6] = DFFEA(L1_acc_i[0][6]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L712 is cpu:inst1|cpu_du:I3|data_x[6]~345 at LC_X20_Y10_N4
--operation mode is normal

L1L712 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[6] # !E1_mux_c[0] & H1_q_a[6]);


--M1_iinc_c[6] is cpu:inst1|cpu_oa:I4|iinc_c[6] at LC_X17_Y5_N8
--operation mode is normal

M1_iinc_c[6]_lut_out = M1_iinc_i[6] & (M1L261 # K1L44) # !M1_iinc_i[6] & M1L261 & !K1L44;
M1_iinc_c[6] = DFFEA(M1_iinc_c[6]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L122 is cpu:inst1|cpu_du:I3|data_x[6]~3580 at LC_X20_Y4_N1
--operation mode is normal

L1L122 = M1_iinc_c[6] & (L1L532 # M1_ireg_c[6] & !M1_reduce_nor_207) # !M1_iinc_c[6] & M1_ireg_c[6] & !M1_reduce_nor_207;


--M1_data_exp_c[6] is cpu:inst1|cpu_oa:I4|data_exp_c[6] at LC_X19_Y10_N5
--operation mode is normal

M1_data_exp_c[6]_lut_out = M1L321 & (M1_data_exp_i[6] # !K1L44) # !M1L321 & M1_data_exp_i[6] & K1L44;
M1_data_exp_c[6] = DFFEA(M1_data_exp_c[6]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L812 is cpu:inst1|cpu_du:I3|data_x[6]~2261 at LC_X20_Y10_N0
--operation mode is normal

L1L812 = L1L432 & (L1L122 # M1_data_exp_c[6] & L1L332);


--L1L222 is cpu:inst1|cpu_du:I3|data_x[6]~3608 at LC_X20_Y10_N5
--operation mode is normal

L1L222 = L1L712 # L1L812 # K1_data_is_c[6] & !L1_reduce_nor_95;


--A1L681 is rtl~14038 at LC_X21_Y10_N3
--operation mode is normal

A1L681 = A1L561 & (L1L222 $ (K1_TD_c[0] & L1_acc_c[0][6]));


--L1L772 is cpu:inst1|cpu_du:I3|Mux_260_rtl_74_rtl_355~0 at LC_X20_Y10_N6
--operation mode is normal

L1L772 = K1_TD_c[1] & (L1L551 # K1_TD_c[0]) # !K1_TD_c[1] & !K1_TD_c[0] & L1L69;


--L1L872 is cpu:inst1|cpu_du:I3|Mux_260_rtl_74_rtl_355~1 at LC_X20_Y10_N7
--operation mode is normal

L1L872 = L1_acc_c[0][6] & (L1L772 # K1_TD_c[0] & L1L222) # !L1_acc_c[0][6] & L1L772 & (L1L222 # !K1_TD_c[0]);


--A1L481 is rtl~14016 at LC_X20_Y10_N8
--operation mode is normal

A1L481 = L1_acc_c[0][6] & (A1L871 # A1L961 & L1L872) # !L1_acc_c[0][6] & A1L961 & L1L872;


--A1L231 is rtl~2720 at LC_X16_Y7_N2
--operation mode is normal

A1L231 = K1_TD_c[2] & (K1_TD_c[1] $ L1_acc_c[0][6]) # !K1_TD_c[2] & L1_acc_c[0][5];


--A1L611 is rtl~2527 at LC_X16_Y7_N9
--operation mode is normal

A1L611 = K1_TD_c[2] & !K1_TD_c[1] & L1_acc_c[0][7] # !K1_TD_c[2] & (K1_TD_c[1] & L1_acc_c[0][7] # !K1_TD_c[1] & L1_acc_c[0][6]);


--A1L331 is rtl~2725 at LC_X16_Y7_N3
--operation mode is normal

A1L331 = K1_TD_c[0] & A1L231 # !K1_TD_c[0] & A1L611;


--A1L581 is rtl~14021 at LC_X20_Y10_N9
--operation mode is normal

A1L581 = A1L481 # A1L331 & (K1_TC_c[0] $ !K1_TC_c[1]);


--L1L31 is cpu:inst1|cpu_du:I3|acc[0][6]~136 at LC_X21_Y10_N8
--operation mode is normal

L1L31 = L1L41 # L1L92 & (A1L681 # A1L581);

--L1_acc_c[0][6] is cpu:inst1|cpu_du:I3|acc_c[0][6] at LC_X21_Y10_N8
--operation mode is normal

L1_acc_c[0][6] = DFFEA(L1L31, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L21 is cpu:inst1|cpu_du:I3|acc[0][5]~8224 at LC_X19_Y9_N7
--operation mode is normal

L1_acc_i[0][5]_qfbk = L1_acc_i[0][5];
L1L21 = L1_acc_c[0][5] & (L1L72 # L1L03 & L1_acc_i[0][5]_qfbk) # !L1_acc_c[0][5] & L1L03 & L1_acc_i[0][5]_qfbk;

--L1_acc_i[0][5] is cpu:inst1|cpu_du:I3|acc_i[0][5] at LC_X19_Y9_N7
--operation mode is normal

L1_acc_i[0][5]_sload_eqn = L1L11;
L1_acc_i[0][5] = DFFEA(L1_acc_i[0][5]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L212 is cpu:inst1|cpu_du:I3|data_x[5]~447 at LC_X20_Y9_N2
--operation mode is normal

L1L212 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[5] # !E1_mux_c[0] & H1_q_a[5]);


--M1_iinc_c[5] is cpu:inst1|cpu_oa:I4|iinc_c[5] at LC_X18_Y3_N0
--operation mode is normal

M1_iinc_c[5]_lut_out = M1_iinc_i[5] & (K1L44 # M1L161) # !M1_iinc_i[5] & !K1L44 & M1L161;
M1_iinc_c[5] = DFFEA(M1_iinc_c[5]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L412 is cpu:inst1|cpu_du:I3|data_x[5]~3622 at LC_X19_Y4_N4
--operation mode is normal

L1L412 = M1_ireg_c[5] & (M1_iinc_c[5] & L1L532 # !M1_reduce_nor_207) # !M1_ireg_c[5] & M1_iinc_c[5] & L1L532;


--M1_data_exp_c[5] is cpu:inst1|cpu_oa:I4|data_exp_c[5] at LC_X19_Y10_N1
--operation mode is normal

M1_data_exp_c[5]_lut_out = M1L221 & (M1_data_exp_i[5] # !K1L44) # !M1L221 & M1_data_exp_i[5] & K1L44;
M1_data_exp_c[5] = DFFEA(M1_data_exp_c[5]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L312 is cpu:inst1|cpu_du:I3|data_x[5]~2367 at LC_X20_Y8_N0
--operation mode is normal

L1L312 = L1L432 & (L1L412 # M1_data_exp_c[5] & L1L332);


--L1L512 is cpu:inst1|cpu_du:I3|data_x[5]~3650 at LC_X20_Y9_N9
--operation mode is normal

L1L512 = L1L212 # L1L312 # !L1_reduce_nor_95 & K1_data_is_c[5];


--A1L981 is rtl~14082 at LC_X20_Y9_N8
--operation mode is normal

A1L981 = A1L561 & (L1L512 $ (L1_acc_c[0][5] & K1_TD_c[0]));


--L1L972 is cpu:inst1|cpu_du:I3|Mux_261_rtl_80_rtl_361~0 at LC_X20_Y9_N3
--operation mode is normal

L1L972 = K1_TD_c[1] & (K1_TD_c[0] # L1L151) # !K1_TD_c[1] & !K1_TD_c[0] & L1L29;


--L1L082 is cpu:inst1|cpu_du:I3|Mux_261_rtl_80_rtl_361~1 at LC_X20_Y9_N4
--operation mode is normal

L1L082 = L1_acc_c[0][5] & (L1L972 # K1_TD_c[0] & L1L512) # !L1_acc_c[0][5] & L1L972 & (L1L512 # !K1_TD_c[0]);


--A1L781 is rtl~14060 at LC_X20_Y9_N5
--operation mode is normal

A1L781 = L1_acc_c[0][5] & (A1L871 # A1L961 & L1L082) # !L1_acc_c[0][5] & A1L961 & L1L082;


--A1L431 is rtl~2730 at LC_X16_Y7_N4
--operation mode is normal

A1L431 = K1_TD_c[2] & (K1_TD_c[1] $ L1_acc_c[0][5]) # !K1_TD_c[2] & L1_acc_c[0][4];


--A1L711 is rtl~2538 at LC_X16_Y7_N7
--operation mode is normal

A1L711 = K1_TD_c[1] & L1_acc_c[0][6] & !K1_TD_c[2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][6] # !K1_TD_c[2] & L1_acc_c[0][5]);


--A1L531 is rtl~2735 at LC_X16_Y7_N6
--operation mode is normal

A1L531 = A1L431 & (A1L711 # K1_TD_c[0]) # !A1L431 & A1L711 & !K1_TD_c[0];


--A1L881 is rtl~14065 at LC_X20_Y9_N6
--operation mode is normal

A1L881 = A1L781 # A1L531 & (K1_TC_c[0] $ !K1_TC_c[1]);


--L1L11 is cpu:inst1|cpu_du:I3|acc[0][5]~146 at LC_X20_Y9_N7
--operation mode is normal

L1L11 = L1L21 # L1L92 & (A1L981 # A1L881);

--L1_acc_c[0][5] is cpu:inst1|cpu_du:I3|acc_c[0][5] at LC_X20_Y9_N7
--operation mode is normal

L1_acc_c[0][5] = DFFEA(L1L11, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L01 is cpu:inst1|cpu_du:I3|acc[0][4]~8234 at LC_X22_Y9_N5
--operation mode is normal

L1_acc_i[0][4]_qfbk = L1_acc_i[0][4];
L1L01 = L1L03 & (L1_acc_i[0][4]_qfbk # L1L72 & L1_acc_c[0][4]) # !L1L03 & L1L72 & L1_acc_c[0][4];

--L1_acc_i[0][4] is cpu:inst1|cpu_du:I3|acc_i[0][4] at LC_X22_Y9_N5
--operation mode is normal

L1_acc_i[0][4]_sload_eqn = L1L9;
L1_acc_i[0][4] = DFFEA(L1_acc_i[0][4]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L802 is cpu:inst1|cpu_du:I3|data_x[4]~549 at LC_X19_Y7_N8
--operation mode is normal

L1L802 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[4] # !E1_mux_c[0] & H1_q_a[4]);


--M1_iinc_c[4] is cpu:inst1|cpu_oa:I4|iinc_c[4] at LC_X17_Y5_N7
--operation mode is normal

M1_iinc_c[4]_lut_out = M1L061 & (M1_iinc_i[4] # !K1L44) # !M1L061 & M1_iinc_i[4] & K1L44;
M1_iinc_c[4] = DFFEA(M1_iinc_c[4]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L012 is cpu:inst1|cpu_du:I3|data_x[4]~3664 at LC_X18_Y7_N9
--operation mode is normal

L1L012 = M1_ireg_c[4] & (M1_iinc_c[4] & L1L532 # !M1_reduce_nor_207) # !M1_ireg_c[4] & M1_iinc_c[4] & L1L532;


--M1_data_exp_c[4] is cpu:inst1|cpu_oa:I4|data_exp_c[4] at LC_X19_Y10_N4
--operation mode is normal

M1_data_exp_c[4]_lut_out = M1L121 & (M1_data_exp_i[4] # !K1L44) # !M1L121 & M1_data_exp_i[4] & K1L44;
M1_data_exp_c[4] = DFFEA(M1_data_exp_c[4]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L902 is cpu:inst1|cpu_du:I3|data_x[4]~2473 at LC_X20_Y8_N1
--operation mode is normal

L1L902 = L1L432 & (L1L012 # M1_data_exp_c[4] & L1L332);


--L1L112 is cpu:inst1|cpu_du:I3|data_x[4]~3692 at LC_X20_Y7_N0
--operation mode is normal

L1L112 = L1L802 # L1L902 # K1_data_is_c[4] & !L1_reduce_nor_95;


--A1L291 is rtl~14126 at LC_X21_Y10_N1
--operation mode is normal

A1L291 = A1L561 & (L1L112 $ (L1_acc_c[0][4] & K1_TD_c[0]));


--L1L182 is cpu:inst1|cpu_du:I3|Mux_262_rtl_86_rtl_367~0 at LC_X21_Y9_N5
--operation mode is normal

L1L182 = K1_TD_c[1] & (K1_TD_c[0] # L1L741) # !K1_TD_c[1] & !K1_TD_c[0] & L1L88;


--L1L282 is cpu:inst1|cpu_du:I3|Mux_262_rtl_86_rtl_367~1 at LC_X21_Y9_N6
--operation mode is normal

L1L282 = L1_acc_c[0][4] & (L1L182 # K1_TD_c[0] & L1L112) # !L1_acc_c[0][4] & L1L182 & (L1L112 # !K1_TD_c[0]);


--A1L091 is rtl~14104 at LC_X21_Y9_N7
--operation mode is normal

A1L091 = L1_acc_c[0][4] & (A1L871 # A1L961 & L1L282) # !L1_acc_c[0][4] & A1L961 & L1L282;


--A1L631 is rtl~2740 at LC_X18_Y10_N1
--operation mode is normal

A1L631 = K1_TD_c[2] & (L1_acc_c[0][4] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][3];


--A1L811 is rtl~2549 at LC_X21_Y7_N1
--operation mode is normal

A1L811 = K1_TD_c[1] & L1_acc_c[0][5] & !K1_TD_c[2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][5] # !K1_TD_c[2] & L1_acc_c[0][4]);


--A1L731 is rtl~2745 at LC_X19_Y9_N8
--operation mode is normal

A1L731 = K1_TD_c[0] & A1L631 # !K1_TD_c[0] & A1L811;


--A1L191 is rtl~14109 at LC_X21_Y9_N8
--operation mode is normal

A1L191 = A1L091 # A1L731 & (K1_TC_c[1] $ !K1_TC_c[0]);


--L1L9 is cpu:inst1|cpu_du:I3|acc[0][4]~156 at LC_X21_Y9_N9
--operation mode is normal

L1L9 = L1L01 # L1L92 & (A1L291 # A1L191);

--L1_acc_c[0][4] is cpu:inst1|cpu_du:I3|acc_c[0][4] at LC_X21_Y9_N9
--operation mode is normal

L1_acc_c[0][4] = DFFEA(L1L9, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L53 is cpu:inst1|cpu_du:I3|acc[0][15]~8244 at LC_X22_Y6_N7
--operation mode is normal

L1_acc_i[0][15]_qfbk = L1_acc_i[0][15];
L1L53 = L1_acc_c[0][15] & (L1L72 # L1_acc_i[0][15]_qfbk & L1L03) # !L1_acc_c[0][15] & L1_acc_i[0][15]_qfbk & L1L03;

--L1_acc_i[0][15] is cpu:inst1|cpu_du:I3|acc_i[0][15] at LC_X22_Y6_N7
--operation mode is normal

L1_acc_i[0][15]_sload_eqn = L1L43;
L1_acc_i[0][15] = DFFEA(L1_acc_i[0][15]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L352 is cpu:inst1|cpu_du:I3|data_x[15]~82 at LC_X21_Y4_N8
--operation mode is normal

L1L352 = DATA_IN_EXT[15] & (E1_mux_c[0] # H1_q_a[15]) # !DATA_IN_EXT[15] & !E1_mux_c[0] & H1_q_a[15];


--M1_data_exp_c[3] is cpu:inst1|cpu_oa:I4|data_exp_c[3] at LC_X21_Y4_N7
--operation mode is normal

M1_data_exp_c[3]_lut_out = M1L301 & (M1_data_exp_i[3] # !K1L44) # !M1L301 & M1_data_exp_i[3] & K1L44;
M1_data_exp_c[3] = DFFEA(M1_data_exp_c[3]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L301 is cpu:inst1|cpu_oa:I4|data_exp_x[3]~5 at LC_X21_Y4_N3
--operation mode is normal

M1L301 = M1_dexp_we_c & L1_acc_c[0][3] # !M1_dexp_we_c & M1_data_exp_c[3] & M1L791;

--M1_data_exp_i[3] is cpu:inst1|cpu_oa:I4|data_exp_i[3] at LC_X21_Y4_N3
--operation mode is normal

M1_data_exp_i[3] = DFFEA(M1L301, GLOBAL(clk_in), VCC, , M1L291, , );


--L1L452 is cpu:inst1|cpu_du:I3|data_x[15]~87 at LC_X21_Y4_N9
--operation mode is normal

L1L452 = L1_reduce_nor_95 & L1L352 & L1L052 # !L1_reduce_nor_95 & (M1L301 # L1L352 & L1L052);


--A1L57 is rtl~1506 at LC_X22_Y6_N4
--operation mode is normal

A1L57 = K1_TD_c[0] & A1L561 & (L1_acc_c[0][15] $ L1L452);


--A1L831 is rtl~2750 at LC_X22_Y6_N3
--operation mode is normal

A1L831 = K1_TD_c[2] & (L1_acc_c[0][15] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][14];


--A1L911 is rtl~2560 at LC_X22_Y6_N9
--operation mode is normal

A1L911 = K1_TD_c[1] & !K1_TD_c[2] & L1_acc_c[0][16] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][16] # !K1_TD_c[2] & L1_acc_c[0][15]);


--A1L09 is rtl~2231 at LC_X22_Y6_N8
--operation mode is normal

A1L09 = !L1L192 & (K1_TD_c[0] & A1L831 # !K1_TD_c[0] & A1L911);


--L1L952 is cpu:inst1|cpu_du:I3|Mux_251_rtl_92_rtl_373~0 at LC_X22_Y6_N5
--operation mode is normal

L1L952 = K1_TD_c[1] & (L1L781 # K1_TD_c[0]) # !K1_TD_c[1] & !K1_TD_c[0] & L1L821;


--L1L062 is cpu:inst1|cpu_du:I3|Mux_251_rtl_92_rtl_373~1 at LC_X22_Y6_N6
--operation mode is normal

L1L062 = L1_acc_c[0][15] & (L1L952 # K1_TD_c[0] & L1L452) # !L1_acc_c[0][15] & L1L952 & (L1L452 # !K1_TD_c[0]);


--A1L391 is rtl~14148 at LC_X22_Y6_N0
--operation mode is normal

A1L391 = L1_acc_c[0][15] & (A1L871 # A1L961 & L1L062) # !L1_acc_c[0][15] & A1L961 & L1L062;


--A1L491 is rtl~14170 at LC_X22_Y6_N1
--operation mode is normal

A1L491 = A1L09 # A1L391 # A1L661 & L1L452;


--L1L43 is cpu:inst1|cpu_du:I3|acc[0][15]~166 at LC_X22_Y6_N2
--operation mode is normal

L1L43 = L1L53 # L1L92 & (A1L57 # A1L491);

--L1_acc_c[0][15] is cpu:inst1|cpu_du:I3|acc_c[0][15] at LC_X22_Y6_N2
--operation mode is normal

L1_acc_c[0][15] = DFFEA(L1L43, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L33 is cpu:inst1|cpu_du:I3|acc[0][14]~8254 at LC_X21_Y5_N6
--operation mode is normal

L1_acc_i[0][14]_qfbk = L1_acc_i[0][14];
L1L33 = L1_acc_c[0][14] & (L1L72 # L1_acc_i[0][14]_qfbk & L1L03) # !L1_acc_c[0][14] & L1_acc_i[0][14]_qfbk & L1L03;

--L1_acc_i[0][14] is cpu:inst1|cpu_du:I3|acc_i[0][14] at LC_X21_Y5_N6
--operation mode is normal

L1_acc_i[0][14]_sload_eqn = L1L23;
L1_acc_i[0][14] = DFFEA(L1_acc_i[0][14]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L152 is cpu:inst1|cpu_du:I3|data_x[14]~92 at LC_X21_Y4_N2
--operation mode is normal

L1L152 = DATA_IN_EXT[14] & (E1_mux_c[0] # H1_q_a[14]) # !DATA_IN_EXT[14] & !E1_mux_c[0] & H1_q_a[14];


--M1_data_exp_c[2] is cpu:inst1|cpu_oa:I4|data_exp_c[2] at LC_X22_Y10_N4
--operation mode is normal

M1_data_exp_c[2]_lut_out = M1_data_exp_i[2] & (M1L201 # K1L44) # !M1_data_exp_i[2] & M1L201 & !K1L44;
M1_data_exp_c[2] = DFFEA(M1_data_exp_c[2]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L201 is cpu:inst1|cpu_oa:I4|data_exp_x[2]~8 at LC_X22_Y10_N5
--operation mode is normal

M1L201 = M1_dexp_we_c & L1_acc_c[0][2] # !M1_dexp_we_c & M1_data_exp_c[2] & M1L791;

--M1_data_exp_i[2] is cpu:inst1|cpu_oa:I4|data_exp_i[2] at LC_X22_Y10_N5
--operation mode is normal

M1_data_exp_i[2] = DFFEA(M1L201, GLOBAL(clk_in), VCC, , M1L291, , );


--L1L252 is cpu:inst1|cpu_du:I3|data_x[14]~97 at LC_X21_Y4_N4
--operation mode is normal

L1L252 = L1_reduce_nor_95 & L1L152 & L1L052 # !L1_reduce_nor_95 & (M1L201 # L1L152 & L1L052);


--A1L67 is rtl~1541 at LC_X21_Y5_N7
--operation mode is normal

A1L67 = K1_TD_c[0] & A1L561 & (L1_acc_c[0][14] $ L1L252);


--A1L931 is rtl~2760 at LC_X23_Y5_N4
--operation mode is normal

A1L931 = K1_TD_c[2] & (K1_TD_c[1] $ L1_acc_c[0][14]) # !K1_TD_c[2] & L1_acc_c[0][13];


--A1L021 is rtl~2571 at LC_X21_Y5_N3
--operation mode is normal

A1L021 = K1_TD_c[2] & !K1_TD_c[1] & L1_acc_c[0][15] # !K1_TD_c[2] & (K1_TD_c[1] & L1_acc_c[0][15] # !K1_TD_c[1] & L1_acc_c[0][14]);


--A1L19 is rtl~2246 at LC_X21_Y5_N9
--operation mode is normal

A1L19 = !L1L192 & (K1_TD_c[0] & A1L931 # !K1_TD_c[0] & A1L021);


--L1L162 is cpu:inst1|cpu_du:I3|Mux_252_rtl_98_rtl_379~0 at LC_X21_Y5_N4
--operation mode is normal

L1L162 = K1_TD_c[1] & (K1_TD_c[0] # L1L381) # !K1_TD_c[1] & !K1_TD_c[0] & L1L421;


--L1L262 is cpu:inst1|cpu_du:I3|Mux_252_rtl_98_rtl_379~1 at LC_X21_Y5_N5
--operation mode is normal

L1L262 = L1_acc_c[0][14] & (L1L162 # K1_TD_c[0] & L1L252) # !L1_acc_c[0][14] & L1L162 & (L1L252 # !K1_TD_c[0]);


--A1L591 is rtl~14191 at LC_X21_Y5_N0
--operation mode is normal

A1L591 = L1_acc_c[0][14] & (A1L871 # A1L961 & L1L262) # !L1_acc_c[0][14] & A1L961 & L1L262;


--A1L691 is rtl~14213 at LC_X21_Y5_N1
--operation mode is normal

A1L691 = A1L19 # A1L591 # A1L661 & L1L252;


--L1L23 is cpu:inst1|cpu_du:I3|acc[0][14]~176 at LC_X21_Y5_N2
--operation mode is normal

L1L23 = L1L33 # L1L92 & (A1L67 # A1L691);

--L1_acc_c[0][14] is cpu:inst1|cpu_du:I3|acc_c[0][14] at LC_X21_Y5_N2
--operation mode is normal

L1_acc_c[0][14] = DFFEA(L1L23, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L62 is cpu:inst1|cpu_du:I3|acc[0][12]~8264 at LC_X20_Y5_N3
--operation mode is normal

L1_acc_i[0][12]_qfbk = L1_acc_i[0][12];
L1L62 = L1_acc_c[0][12] & (L1L72 # L1L03 & L1_acc_i[0][12]_qfbk) # !L1_acc_c[0][12] & L1L03 & L1_acc_i[0][12]_qfbk;

--L1_acc_i[0][12] is cpu:inst1|cpu_du:I3|acc_i[0][12] at LC_X20_Y5_N3
--operation mode is normal

L1_acc_i[0][12]_sload_eqn = L1L52;
L1_acc_i[0][12] = DFFEA(L1_acc_i[0][12]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L642 is cpu:inst1|cpu_du:I3|data_x[12]~102 at LC_X15_Y6_N8
--operation mode is normal

L1L642 = DATA_IN_EXT[12] & (H1_q_a[12] # E1_mux_c[0]) # !DATA_IN_EXT[12] & H1_q_a[12] & !E1_mux_c[0];


--M1_data_exp_c[0] is cpu:inst1|cpu_oa:I4|data_exp_c[0] at LC_X17_Y9_N5
--operation mode is normal

M1_data_exp_c[0]_lut_out = M1L001 & (M1_data_exp_i[0] # !K1L44) # !M1L001 & M1_data_exp_i[0] & K1L44;
M1_data_exp_c[0] = DFFEA(M1_data_exp_c[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L001 is cpu:inst1|cpu_oa:I4|data_exp_x[0]~11 at LC_X17_Y9_N4
--operation mode is normal

M1L001 = M1_dexp_we_c & L1_acc_c[0][0] # !M1_dexp_we_c & M1_data_exp_c[0] & M1L791;

--M1_data_exp_i[0] is cpu:inst1|cpu_oa:I4|data_exp_i[0] at LC_X17_Y9_N4
--operation mode is normal

M1_data_exp_i[0] = DFFEA(M1L001, GLOBAL(clk_in), VCC, , M1L291, , );


--L1L742 is cpu:inst1|cpu_du:I3|data_x[12]~107 at LC_X20_Y5_N5
--operation mode is normal

L1L742 = L1_reduce_nor_95 & L1L642 & L1L052 # !L1_reduce_nor_95 & (M1L001 # L1L642 & L1L052);


--A1L77 is rtl~1576 at LC_X20_Y5_N7
--operation mode is normal

A1L77 = K1_TD_c[0] & A1L561 & (L1_acc_c[0][12] $ L1L742);


--A1L041 is rtl~2770 at LC_X20_Y5_N9
--operation mode is normal

A1L041 = K1_TD_c[2] & (L1_acc_c[0][12] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][11];


--A1L121 is rtl~2582 at LC_X20_Y5_N4
--operation mode is normal

A1L121 = K1_TD_c[2] & L1_acc_c[0][13] & !K1_TD_c[1] # !K1_TD_c[2] & (K1_TD_c[1] & L1_acc_c[0][13] # !K1_TD_c[1] & L1_acc_c[0][12]);


--A1L29 is rtl~2261 at LC_X20_Y5_N8
--operation mode is normal

A1L29 = !L1L192 & (K1_TD_c[0] & A1L041 # !K1_TD_c[0] & A1L121);


--L1L562 is cpu:inst1|cpu_du:I3|Mux_254_rtl_104_rtl_385~0 at LC_X21_Y6_N9
--operation mode is normal

L1L562 = K1_TD_c[1] & (K1_TD_c[0] # L1L771) # !K1_TD_c[1] & !K1_TD_c[0] & L1L811;


--L1L662 is cpu:inst1|cpu_du:I3|Mux_254_rtl_104_rtl_385~1 at LC_X20_Y5_N6
--operation mode is normal

L1L662 = L1L742 & (L1L562 # K1_TD_c[0] & L1_acc_c[0][12]) # !L1L742 & L1L562 & (L1_acc_c[0][12] # !K1_TD_c[0]);


--A1L791 is rtl~14234 at LC_X20_Y5_N0
--operation mode is normal

A1L791 = A1L961 & (L1L662 # A1L871 & L1_acc_c[0][12]) # !A1L961 & A1L871 & L1_acc_c[0][12];


--A1L891 is rtl~14256 at LC_X20_Y5_N1
--operation mode is normal

A1L891 = A1L29 # A1L791 # A1L661 & L1L742;


--L1L52 is cpu:inst1|cpu_du:I3|acc[0][12]~186 at LC_X20_Y5_N2
--operation mode is normal

L1L52 = L1L62 # L1L92 & (A1L77 # A1L891);

--L1_acc_c[0][12] is cpu:inst1|cpu_du:I3|acc_c[0][12] at LC_X20_Y5_N2
--operation mode is normal

L1_acc_c[0][12] = DFFEA(L1L52, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L42 is cpu:inst1|cpu_du:I3|acc[0][11]~8274 at LC_X16_Y6_N3
--operation mode is normal

L1_acc_i[0][11]_qfbk = L1_acc_i[0][11];
L1L42 = L1_acc_c[0][11] & (L1L72 # L1_acc_i[0][11]_qfbk & L1L03) # !L1_acc_c[0][11] & L1_acc_i[0][11]_qfbk & L1L03;

--L1_acc_i[0][11] is cpu:inst1|cpu_du:I3|acc_i[0][11] at LC_X16_Y6_N3
--operation mode is normal

L1_acc_i[0][11]_sload_eqn = L1L32;
L1_acc_i[0][11] = DFFEA(L1_acc_i[0][11]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L242 is cpu:inst1|cpu_du:I3|data_x[11]~741 at LC_X19_Y5_N2
--operation mode is normal

L1L242 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[11] # !E1_mux_c[0] & H1_q_a[11]);


--M1_iinc_c[11] is cpu:inst1|cpu_oa:I4|iinc_c[11] at LC_X19_Y5_N7
--operation mode is normal

M1_iinc_c[11]_lut_out = M1_iinc_i[11] & (M1L761 # K1L44) # !M1_iinc_i[11] & M1L761 & !K1L44;
M1_iinc_c[11] = DFFEA(M1_iinc_c[11]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1_ireg_c[11] is cpu:inst1|cpu_oa:I4|ireg_c[11] at LC_X17_Y4_N7
--operation mode is normal

M1_ireg_c[11]_lut_out = M1_ireg_i[11] & (K1L44 # M1L22) # !M1_ireg_i[11] & !K1L44 & M1L22;
M1_ireg_c[11] = DFFEA(M1_ireg_c[11]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L442 is cpu:inst1|cpu_du:I3|data_x[11]~3718 at LC_X19_Y5_N0
--operation mode is normal

L1L442 = M1_iinc_c[11] & (L1L532 # M1_ireg_c[11] & !M1_reduce_nor_207) # !M1_iinc_c[11] & M1_ireg_c[11] & !M1_reduce_nor_207;


--M1_data_exp_c[11] is cpu:inst1|cpu_oa:I4|data_exp_c[11] at LC_X19_Y5_N6
--operation mode is normal

M1_data_exp_c[11]_lut_out = M1_data_exp_i[11] & (M1L821 # K1L44) # !M1_data_exp_i[11] & M1L821 & !K1L44;
M1_data_exp_c[11] = DFFEA(M1_data_exp_c[11]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L342 is cpu:inst1|cpu_du:I3|data_x[11]~2669 at LC_X19_Y5_N4
--operation mode is normal

L1L342 = L1L432 & (L1L442 # M1_data_exp_c[11] & L1L332);


--L1L542 is cpu:inst1|cpu_du:I3|data_x[11]~3746 at LC_X19_Y5_N5
--operation mode is normal

L1L542 = L1L242 # L1L342 # K1_data_is_c[11] & !L1_reduce_nor_95;


--A1L102 is rtl~14299 at LC_X16_Y6_N2
--operation mode is normal

A1L102 = A1L561 & (L1L542 $ (L1_acc_c[0][11] & K1_TD_c[0]));


--L1L762 is cpu:inst1|cpu_du:I3|Mux_255_rtl_110_rtl_391~0 at LC_X16_Y6_N4
--operation mode is normal

L1L762 = K1_TD_c[1] & (K1_TD_c[0] # L1L371) # !K1_TD_c[1] & !K1_TD_c[0] & L1L411;


--L1L862 is cpu:inst1|cpu_du:I3|Mux_255_rtl_110_rtl_391~1 at LC_X16_Y6_N5
--operation mode is normal

L1L862 = L1_acc_c[0][11] & (L1L762 # K1_TD_c[0] & L1L542) # !L1_acc_c[0][11] & L1L762 & (L1L542 # !K1_TD_c[0]);


--A1L991 is rtl~14277 at LC_X16_Y6_N6
--operation mode is normal

A1L991 = L1_acc_c[0][11] & (A1L871 # A1L961 & L1L862) # !L1_acc_c[0][11] & A1L961 & L1L862;


--A1L141 is rtl~2780 at LC_X22_Y5_N3
--operation mode is normal

A1L141 = K1_TD_c[2] & (L1_acc_c[0][11] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][10];


--A1L221 is rtl~2593 at LC_X22_Y5_N6
--operation mode is normal

A1L221 = K1_TD_c[1] & !K1_TD_c[2] & L1_acc_c[0][12] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][12] # !K1_TD_c[2] & L1_acc_c[0][11]);


--A1L241 is rtl~2785 at LC_X22_Y5_N4
--operation mode is normal

A1L241 = A1L221 & (A1L141 # !K1_TD_c[0]) # !A1L221 & K1_TD_c[0] & A1L141;


--A1L002 is rtl~14282 at LC_X16_Y6_N7
--operation mode is normal

A1L002 = A1L991 # A1L241 & (K1_TC_c[1] $ !K1_TC_c[0]);


--L1L32 is cpu:inst1|cpu_du:I3|acc[0][11]~196 at LC_X16_Y6_N8
--operation mode is normal

L1L32 = L1L42 # L1L92 & (A1L102 # A1L002);

--L1_acc_c[0][11] is cpu:inst1|cpu_du:I3|acc_c[0][11] at LC_X16_Y6_N8
--operation mode is normal

L1_acc_c[0][11] = DFFEA(L1L32, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L22 is cpu:inst1|cpu_du:I3|acc[0][10]~8284 at LC_X23_Y6_N2
--operation mode is normal

L1_acc_i[0][10]_qfbk = L1_acc_i[0][10];
L1L22 = L1L72 & (L1_acc_c[0][10] # L1_acc_i[0][10]_qfbk & L1L03) # !L1L72 & L1_acc_i[0][10]_qfbk & L1L03;

--L1_acc_i[0][10] is cpu:inst1|cpu_du:I3|acc_i[0][10] at LC_X23_Y6_N2
--operation mode is normal

L1_acc_i[0][10]_sload_eqn = L1L12;
L1_acc_i[0][10] = DFFEA(L1_acc_i[0][10]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L832 is cpu:inst1|cpu_du:I3|data_x[10]~843 at LC_X20_Y4_N7
--operation mode is normal

L1L832 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[10] # !E1_mux_c[0] & H1_q_a[10]);


--M1_iinc_c[10] is cpu:inst1|cpu_oa:I4|iinc_c[10] at LC_X17_Y3_N4
--operation mode is normal

M1_iinc_c[10]_lut_out = M1L661 & (M1_iinc_i[10] # !K1L44) # !M1L661 & M1_iinc_i[10] & K1L44;
M1_iinc_c[10] = DFFEA(M1_iinc_c[10]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1_ireg_c[10] is cpu:inst1|cpu_oa:I4|ireg_c[10] at LC_X17_Y3_N7
--operation mode is normal

M1_ireg_c[10]_lut_out = M1_ireg_i[10] & (K1L44 # M1L42) # !M1_ireg_i[10] & !K1L44 & M1L42;
M1_ireg_c[10] = DFFEA(M1_ireg_c[10]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L042 is cpu:inst1|cpu_du:I3|data_x[10]~3760 at LC_X19_Y4_N9
--operation mode is normal

L1L042 = M1_iinc_c[10] & (L1L532 # M1_ireg_c[10] & !M1_reduce_nor_207) # !M1_iinc_c[10] & M1_ireg_c[10] & !M1_reduce_nor_207;


--M1_data_exp_c[10] is cpu:inst1|cpu_oa:I4|data_exp_c[10] at LC_X17_Y3_N2
--operation mode is normal

M1_data_exp_c[10]_lut_out = M1_data_exp_i[10] & (M1L721 # K1L44) # !M1_data_exp_i[10] & M1L721 & !K1L44;
M1_data_exp_c[10] = DFFEA(M1_data_exp_c[10]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L932 is cpu:inst1|cpu_du:I3|data_x[10]~2775 at LC_X20_Y4_N9
--operation mode is normal

L1L932 = L1L432 & (L1L042 # M1_data_exp_c[10] & L1L332);


--L1L142 is cpu:inst1|cpu_du:I3|data_x[10]~3788 at LC_X20_Y4_N8
--operation mode is normal

L1L142 = L1L932 # L1L832 # K1_data_is_c[10] & !L1_reduce_nor_95;


--A1L402 is rtl~14343 at LC_X23_Y6_N8
--operation mode is normal

A1L402 = A1L561 & (L1L142 $ (K1_TD_c[0] & L1_acc_c[0][10]));


--L1L962 is cpu:inst1|cpu_du:I3|Mux_256_rtl_116_rtl_397~0 at LC_X23_Y6_N3
--operation mode is normal

L1L962 = K1_TD_c[1] & (K1_TD_c[0] # L1L961) # !K1_TD_c[1] & !K1_TD_c[0] & L1L011;


--L1L072 is cpu:inst1|cpu_du:I3|Mux_256_rtl_116_rtl_397~1 at LC_X23_Y6_N4
--operation mode is normal

L1L072 = L1_acc_c[0][10] & (L1L962 # K1_TD_c[0] & L1L142) # !L1_acc_c[0][10] & L1L962 & (L1L142 # !K1_TD_c[0]);


--A1L202 is rtl~14321 at LC_X23_Y6_N5
--operation mode is normal

A1L202 = A1L871 & (L1_acc_c[0][10] # A1L961 & L1L072) # !A1L871 & A1L961 & L1L072;


--A1L341 is rtl~2790 at LC_X23_Y5_N5
--operation mode is normal

A1L341 = K1_TD_c[2] & (L1_acc_c[0][10] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][9];


--A1L321 is rtl~2604 at LC_X22_Y5_N0
--operation mode is normal

A1L321 = K1_TD_c[1] & L1_acc_c[0][11] & !K1_TD_c[2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][11] # !K1_TD_c[2] & L1_acc_c[0][10]);


--A1L441 is rtl~2795 at LC_X23_Y6_N0
--operation mode is normal

A1L441 = A1L341 & (K1_TD_c[0] # A1L321) # !A1L341 & !K1_TD_c[0] & A1L321;


--A1L302 is rtl~14326 at LC_X23_Y6_N6
--operation mode is normal

A1L302 = A1L202 # A1L441 & (K1_TC_c[0] $ !K1_TC_c[1]);


--L1L12 is cpu:inst1|cpu_du:I3|acc[0][10]~206 at LC_X23_Y6_N7
--operation mode is normal

L1L12 = L1L22 # L1L92 & (A1L402 # A1L302);

--L1_acc_c[0][10] is cpu:inst1|cpu_du:I3|acc_c[0][10] at LC_X23_Y6_N7
--operation mode is normal

L1_acc_c[0][10] = DFFEA(L1L12, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L81 is cpu:inst1|cpu_du:I3|acc[0][8]~8294 at LC_X17_Y6_N4
--operation mode is normal

L1_acc_i[0][8]_qfbk = L1_acc_i[0][8];
L1L81 = L1_acc_c[0][8] & (L1L72 # L1L03 & L1_acc_i[0][8]_qfbk) # !L1_acc_c[0][8] & L1L03 & L1_acc_i[0][8]_qfbk;

--L1_acc_i[0][8] is cpu:inst1|cpu_du:I3|acc_i[0][8] at LC_X17_Y6_N4
--operation mode is normal

L1_acc_i[0][8]_sload_eqn = L1L71;
L1_acc_i[0][8] = DFFEA(L1_acc_i[0][8]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L722 is cpu:inst1|cpu_du:I3|data_x[8]~945 at LC_X22_Y8_N9
--operation mode is normal

L1L722 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[8] # !E1_mux_c[0] & H1_q_a[8]);


--M1_iinc_c[8] is cpu:inst1|cpu_oa:I4|iinc_c[8] at LC_X17_Y5_N2
--operation mode is normal

M1_iinc_c[8]_lut_out = M1_iinc_i[8] & (M1L461 # K1L44) # !M1_iinc_i[8] & M1L461 & !K1L44;
M1_iinc_c[8] = DFFEA(M1_iinc_c[8]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L922 is cpu:inst1|cpu_du:I3|data_x[8]~3802 at LC_X19_Y4_N2
--operation mode is normal

L1L922 = M1_ireg_c[8] & (M1_iinc_c[8] & L1L532 # !M1_reduce_nor_207) # !M1_ireg_c[8] & M1_iinc_c[8] & L1L532;


--M1_data_exp_c[8] is cpu:inst1|cpu_oa:I4|data_exp_c[8] at LC_X19_Y10_N6
--operation mode is normal

M1_data_exp_c[8]_lut_out = M1L521 & (M1_data_exp_i[8] # !K1L44) # !M1L521 & M1_data_exp_i[8] & K1L44;
M1_data_exp_c[8] = DFFEA(M1_data_exp_c[8]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L822 is cpu:inst1|cpu_du:I3|data_x[8]~2881 at LC_X20_Y8_N7
--operation mode is normal

L1L822 = L1L432 & (L1L922 # M1_data_exp_c[8] & L1L332);


--L1L032 is cpu:inst1|cpu_du:I3|data_x[8]~3830 at LC_X22_Y8_N2
--operation mode is normal

L1L032 = L1L722 # L1L822 # !L1_reduce_nor_95 & K1_data_is_c[8];


--A1L702 is rtl~14387 at LC_X17_Y6_N2
--operation mode is normal

A1L702 = A1L561 & (L1L032 $ (K1_TD_c[0] & L1_acc_c[0][8]));


--L1L372 is cpu:inst1|cpu_du:I3|Mux_258_rtl_122_rtl_403~0 at LC_X17_Y6_N5
--operation mode is normal

L1L372 = K1_TD_c[1] & (K1_TD_c[0] # L1L161) # !K1_TD_c[1] & !K1_TD_c[0] & L1L201;


--L1L472 is cpu:inst1|cpu_du:I3|Mux_258_rtl_122_rtl_403~1 at LC_X17_Y6_N6
--operation mode is normal

L1L472 = L1L032 & (L1L372 # L1_acc_c[0][8] & K1_TD_c[0]) # !L1L032 & L1L372 & (L1_acc_c[0][8] # !K1_TD_c[0]);


--A1L502 is rtl~14365 at LC_X17_Y6_N7
--operation mode is normal

A1L502 = A1L961 & (L1L472 # A1L871 & L1_acc_c[0][8]) # !A1L961 & A1L871 & L1_acc_c[0][8];


--A1L541 is rtl~2800 at LC_X18_Y6_N0
--operation mode is normal

A1L541 = K1_TD_c[2] & (K1_TD_c[1] $ L1_acc_c[0][8]) # !K1_TD_c[2] & L1_acc_c[0][7];


--A1L421 is rtl~2615 at LC_X18_Y6_N1
--operation mode is normal

A1L421 = K1_TD_c[1] & L1_acc_c[0][9] & !K1_TD_c[2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][9] # !K1_TD_c[2] & L1_acc_c[0][8]);


--A1L641 is rtl~2805 at LC_X18_Y6_N9
--operation mode is normal

A1L641 = K1_TD_c[0] & A1L541 # !K1_TD_c[0] & A1L421;


--A1L602 is rtl~14370 at LC_X17_Y6_N8
--operation mode is normal

A1L602 = A1L502 # A1L641 & (K1_TC_c[0] $ !K1_TC_c[1]);


--L1L71 is cpu:inst1|cpu_du:I3|acc[0][8]~216 at LC_X17_Y6_N9
--operation mode is normal

L1L71 = L1L81 # L1L92 & (A1L702 # A1L602);

--L1_acc_c[0][8] is cpu:inst1|cpu_du:I3|acc_c[0][8] at LC_X17_Y6_N9
--operation mode is normal

L1_acc_c[0][8] = DFFEA(L1L71, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L61 is cpu:inst1|cpu_du:I3|acc[0][7]~8304 at LC_X21_Y10_N6
--operation mode is normal

L1_acc_i[0][7]_qfbk = L1_acc_i[0][7];
L1L61 = L1L72 & (L1_acc_c[0][7] # L1L03 & L1_acc_i[0][7]_qfbk) # !L1L72 & L1L03 & L1_acc_i[0][7]_qfbk;

--L1_acc_i[0][7] is cpu:inst1|cpu_du:I3|acc_i[0][7] at LC_X21_Y10_N6
--operation mode is normal

L1_acc_i[0][7]_sload_eqn = L1L51;
L1_acc_i[0][7] = DFFEA(L1_acc_i[0][7]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L322 is cpu:inst1|cpu_du:I3|data_x[7]~1047 at LC_X22_Y7_N2
--operation mode is normal

L1L322 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[7] # !E1_mux_c[0] & H1_q_a[7]);


--M1_iinc_c[7] is cpu:inst1|cpu_oa:I4|iinc_c[7] at LC_X18_Y3_N5
--operation mode is normal

M1_iinc_c[7]_lut_out = M1_iinc_i[7] & (M1L361 # K1L44) # !M1_iinc_i[7] & M1L361 & !K1L44;
M1_iinc_c[7] = DFFEA(M1_iinc_c[7]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L522 is cpu:inst1|cpu_du:I3|data_x[7]~3844 at LC_X18_Y4_N9
--operation mode is normal

L1L522 = M1_ireg_c[7] & (M1_iinc_c[7] & L1L532 # !M1_reduce_nor_207) # !M1_ireg_c[7] & M1_iinc_c[7] & L1L532;


--M1_data_exp_c[7] is cpu:inst1|cpu_oa:I4|data_exp_c[7] at LC_X19_Y10_N9
--operation mode is normal

M1_data_exp_c[7]_lut_out = M1L421 & (M1_data_exp_i[7] # !K1L44) # !M1L421 & M1_data_exp_i[7] & K1L44;
M1_data_exp_c[7] = DFFEA(M1_data_exp_c[7]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L422 is cpu:inst1|cpu_du:I3|data_x[7]~2987 at LC_X22_Y7_N9
--operation mode is normal

L1L422 = L1L432 & (L1L522 # M1_data_exp_c[7] & L1L332);


--L1L622 is cpu:inst1|cpu_du:I3|data_x[7]~3872 at LC_X22_Y7_N3
--operation mode is normal

L1L622 = L1L422 # L1L322 # K1_data_is_c[7] & !L1_reduce_nor_95;


--A1L012 is rtl~14431 at LC_X21_Y10_N4
--operation mode is normal

A1L012 = A1L561 & (L1L622 $ (K1_TD_c[0] & L1_acc_c[0][7]));


--L1L572 is cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~0 at LC_X22_Y7_N5
--operation mode is normal

L1L572 = K1_TD_c[1] & (L1L951 # K1_TD_c[0]) # !K1_TD_c[1] & !K1_TD_c[0] & L1L001;


--L1L672 is cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~1 at LC_X22_Y7_N6
--operation mode is normal

L1L672 = L1_acc_c[0][7] & (L1L572 # L1L622 & K1_TD_c[0]) # !L1_acc_c[0][7] & L1L572 & (L1L622 # !K1_TD_c[0]);


--A1L802 is rtl~14409 at LC_X22_Y7_N7
--operation mode is normal

A1L802 = L1_acc_c[0][7] & (A1L871 # A1L961 & L1L672) # !L1_acc_c[0][7] & A1L961 & L1L672;


--A1L741 is rtl~2810 at LC_X22_Y10_N8
--operation mode is normal

A1L741 = K1_TD_c[2] & (L1_acc_c[0][7] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][6];


--A1L521 is rtl~2626 at LC_X22_Y10_N9
--operation mode is normal

A1L521 = K1_TD_c[2] & L1_acc_c[0][8] & !K1_TD_c[1] # !K1_TD_c[2] & (K1_TD_c[1] & L1_acc_c[0][8] # !K1_TD_c[1] & L1_acc_c[0][7]);


--A1L841 is rtl~2815 at LC_X22_Y10_N6
--operation mode is normal

A1L841 = A1L521 & (A1L741 # !K1_TD_c[0]) # !A1L521 & A1L741 & K1_TD_c[0];


--A1L902 is rtl~14414 at LC_X22_Y7_N8
--operation mode is normal

A1L902 = A1L802 # A1L841 & (K1_TC_c[0] $ !K1_TC_c[1]);


--L1L51 is cpu:inst1|cpu_du:I3|acc[0][7]~226 at LC_X21_Y10_N7
--operation mode is normal

L1L51 = L1L61 # L1L92 & (A1L012 # A1L902);

--L1_acc_c[0][7] is cpu:inst1|cpu_du:I3|acc_c[0][7] at LC_X21_Y10_N7
--operation mode is normal

L1_acc_c[0][7] = DFFEA(L1L51, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L8 is cpu:inst1|cpu_du:I3|acc[0][3]~8314 at LC_X20_Y11_N4
--operation mode is normal

L1_acc_i[0][3]_qfbk = L1_acc_i[0][3];
L1L8 = L1L72 & (L1_acc_c[0][3] # L1_acc_i[0][3]_qfbk & L1L03) # !L1L72 & L1_acc_i[0][3]_qfbk & L1L03;

--L1_acc_i[0][3] is cpu:inst1|cpu_du:I3|acc_i[0][3] at LC_X20_Y11_N4
--operation mode is normal

L1_acc_i[0][3]_sload_eqn = L1L7;
L1_acc_i[0][3] = DFFEA(L1_acc_i[0][3]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L402 is cpu:inst1|cpu_du:I3|data_x[3]~1149 at LC_X18_Y7_N5
--operation mode is normal

E1_mux_c[0]_qfbk = E1_mux_c[0];
L1L402 = L1L912 & (E1_mux_c[0]_qfbk & DATA_IN_EXT[3] # !E1_mux_c[0]_qfbk & H1_q_a[3]);

--E1_mux_c[0] is ctrl16cpu:inst3|mux_c[0] at LC_X18_Y7_N5
--operation mode is normal

E1_mux_c[0]_sload_eqn = M1L37;
E1_mux_c[0] = DFFEA(E1_mux_c[0]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1_iinc_c[3] is cpu:inst1|cpu_oa:I4|iinc_c[3] at LC_X17_Y5_N9
--operation mode is normal

M1_iinc_c[3]_lut_out = M1_iinc_i[3] & (M1L951 # K1L44) # !M1_iinc_i[3] & M1L951 & !K1L44;
M1_iinc_c[3] = DFFEA(M1_iinc_c[3]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L602 is cpu:inst1|cpu_du:I3|data_x[3]~3886 at LC_X18_Y7_N0
--operation mode is normal

L1L602 = M1_ireg_c[3] & (M1_iinc_c[3] & L1L532 # !M1_reduce_nor_207) # !M1_ireg_c[3] & M1_iinc_c[3] & L1L532;


--L1L502 is cpu:inst1|cpu_du:I3|data_x[3]~3093 at LC_X18_Y7_N4
--operation mode is normal

L1L502 = L1L432 & (L1L602 # M1_data_exp_c[3] & L1L332);


--L1L702 is cpu:inst1|cpu_du:I3|data_x[3]~3914 at LC_X18_Y7_N6
--operation mode is normal

L1L702 = L1L502 # L1L402 # !L1_reduce_nor_95 & K1_data_is_c[3];


--A1L312 is rtl~14475 at LC_X20_Y11_N1
--operation mode is normal

A1L312 = A1L561 & (L1L702 $ (K1_TD_c[0] & L1_acc_c[0][3]));


--L1L382 is cpu:inst1|cpu_du:I3|Mux_263_rtl_134_rtl_415~0 at LC_X20_Y11_N5
--operation mode is normal

L1L382 = K1_TD_c[1] & (K1_TD_c[0] # L1L341) # !K1_TD_c[1] & !K1_TD_c[0] & L1L48;


--L1L482 is cpu:inst1|cpu_du:I3|Mux_263_rtl_134_rtl_415~1 at LC_X20_Y11_N6
--operation mode is normal

L1L482 = L1_acc_c[0][3] & (L1L382 # K1_TD_c[0] & L1L702) # !L1_acc_c[0][3] & L1L382 & (L1L702 # !K1_TD_c[0]);


--A1L112 is rtl~14453 at LC_X20_Y11_N7
--operation mode is normal

A1L112 = A1L871 & (L1_acc_c[0][3] # A1L961 & L1L482) # !A1L871 & A1L961 & L1L482;


--A1L941 is rtl~2820 at LC_X20_Y11_N2
--operation mode is normal

A1L941 = K1_TD_c[2] & (L1_acc_c[0][3] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][2];


--A1L621 is rtl~2637 at LC_X21_Y10_N0
--operation mode is normal

A1L621 = K1_TD_c[2] & !K1_TD_c[1] & L1_acc_c[0][4] # !K1_TD_c[2] & (K1_TD_c[1] & L1_acc_c[0][4] # !K1_TD_c[1] & L1_acc_c[0][3]);


--A1L051 is rtl~2825 at LC_X20_Y11_N3
--operation mode is normal

A1L051 = K1_TD_c[0] & A1L941 # !K1_TD_c[0] & A1L621;


--A1L212 is rtl~14458 at LC_X20_Y11_N8
--operation mode is normal

A1L212 = A1L112 # A1L051 & (K1_TC_c[0] $ !K1_TC_c[1]);


--L1L7 is cpu:inst1|cpu_du:I3|acc[0][3]~236 at LC_X20_Y11_N0
--operation mode is normal

L1L7 = L1L8 # L1L92 & (A1L312 # A1L212);

--L1_acc_c[0][3] is cpu:inst1|cpu_du:I3|acc_c[0][3] at LC_X20_Y11_N0
--operation mode is normal

L1_acc_c[0][3] = DFFEA(L1L7, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L6 is cpu:inst1|cpu_du:I3|acc[0][2]~8324 at LC_X21_Y11_N6
--operation mode is normal

L1_acc_i[0][2]_qfbk = L1_acc_i[0][2];
L1L6 = L1_acc_c[0][2] & (L1L72 # L1L03 & L1_acc_i[0][2]_qfbk) # !L1_acc_c[0][2] & L1L03 & L1_acc_i[0][2]_qfbk;

--L1_acc_i[0][2] is cpu:inst1|cpu_du:I3|acc_i[0][2] at LC_X21_Y11_N6
--operation mode is normal

L1_acc_i[0][2]_sload_eqn = L1L5;
L1_acc_i[0][2] = DFFEA(L1_acc_i[0][2]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L002 is cpu:inst1|cpu_du:I3|data_x[2]~1251 at LC_X21_Y8_N2
--operation mode is normal

L1L002 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[2] # !E1_mux_c[0] & H1_q_a[2]);


--M1_iinc_c[2] is cpu:inst1|cpu_oa:I4|iinc_c[2] at LC_X22_Y8_N5
--operation mode is normal

M1_iinc_c[2]_lut_out = M1L851 & (M1_iinc_i[2] # !K1L44) # !M1L851 & M1_iinc_i[2] & K1L44;
M1_iinc_c[2] = DFFEA(M1_iinc_c[2]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L202 is cpu:inst1|cpu_du:I3|data_x[2]~3928 at LC_X19_Y7_N2
--operation mode is normal

L1L202 = M1_ireg_c[2] & (M1_iinc_c[2] & L1L532 # !M1_reduce_nor_207) # !M1_ireg_c[2] & M1_iinc_c[2] & L1L532;


--L1L102 is cpu:inst1|cpu_du:I3|data_x[2]~3199 at LC_X21_Y8_N4
--operation mode is normal

L1L102 = L1L432 & (L1L202 # M1_data_exp_c[2] & L1L332);


--L1L302 is cpu:inst1|cpu_du:I3|data_x[2]~3956 at LC_X21_Y8_N3
--operation mode is normal

L1L302 = L1L102 # L1L002 # !L1_reduce_nor_95 & K1_data_is_c[2];


--A1L612 is rtl~14519 at LC_X22_Y8_N7
--operation mode is normal

A1L612 = A1L561 & (L1L302 $ (K1_TD_c[0] & L1_acc_c[0][2]));


--L1L582 is cpu:inst1|cpu_du:I3|Mux_264_rtl_140_rtl_421~0 at LC_X21_Y8_N6
--operation mode is normal

L1L582 = K1_TD_c[1] & (K1_TD_c[0] # L1L141) # !K1_TD_c[1] & !K1_TD_c[0] & L1L28;


--L1L682 is cpu:inst1|cpu_du:I3|Mux_264_rtl_140_rtl_421~1 at LC_X21_Y8_N7
--operation mode is normal

L1L682 = L1_acc_c[0][2] & (L1L582 # L1L302 & K1_TD_c[0]) # !L1_acc_c[0][2] & L1L582 & (L1L302 # !K1_TD_c[0]);


--A1L412 is rtl~14497 at LC_X21_Y8_N8
--operation mode is normal

A1L412 = L1_acc_c[0][2] & (A1L871 # A1L961 & L1L682) # !L1_acc_c[0][2] & A1L961 & L1L682;


--A1L151 is rtl~2830 at LC_X19_Y9_N0
--operation mode is normal

A1L151 = K1_TD_c[2] & (K1_TD_c[1] $ L1_acc_c[0][2]) # !K1_TD_c[2] & L1_acc_c[0][1];


--A1L721 is rtl~2648 at LC_X19_Y9_N3
--operation mode is normal

A1L721 = K1_TD_c[1] & L1_acc_c[0][3] & !K1_TD_c[2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][3] # !K1_TD_c[2] & L1_acc_c[0][2]);


--A1L251 is rtl~2835 at LC_X19_Y9_N1
--operation mode is normal

A1L251 = K1_TD_c[0] & A1L151 # !K1_TD_c[0] & A1L721;


--A1L512 is rtl~14502 at LC_X21_Y8_N9
--operation mode is normal

A1L512 = A1L412 # A1L251 & (K1_TC_c[0] $ !K1_TC_c[1]);


--L1L5 is cpu:inst1|cpu_du:I3|acc[0][2]~246 at LC_X21_Y11_N8
--operation mode is normal

L1L5 = L1L6 # L1L92 & (A1L612 # A1L512);

--L1_acc_c[0][2] is cpu:inst1|cpu_du:I3|acc_c[0][2] at LC_X21_Y11_N8
--operation mode is normal

L1_acc_c[0][2] = DFFEA(L1L5, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L4 is cpu:inst1|cpu_du:I3|acc[0][1]~8334 at LC_X22_Y9_N8
--operation mode is normal

L1_acc_i[0][1]_qfbk = L1_acc_i[0][1];
L1L4 = L1L03 & (L1_acc_i[0][1]_qfbk # L1L72 & L1_acc_c[0][1]) # !L1L03 & L1L72 & L1_acc_c[0][1];

--L1_acc_i[0][1] is cpu:inst1|cpu_du:I3|acc_i[0][1] at LC_X22_Y9_N8
--operation mode is normal

L1_acc_i[0][1]_sload_eqn = L1L3;
L1_acc_i[0][1] = DFFEA(L1_acc_i[0][1]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L691 is cpu:inst1|cpu_du:I3|data_x[1]~1353 at LC_X19_Y7_N3
--operation mode is normal

L1L691 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[1] # !E1_mux_c[0] & H1_q_a[1]);


--M1_iinc_c[1] is cpu:inst1|cpu_oa:I4|iinc_c[1] at LC_X17_Y5_N6
--operation mode is normal

M1_iinc_c[1]_lut_out = M1_iinc_i[1] & (M1L751 # K1L44) # !M1_iinc_i[1] & M1L751 & !K1L44;
M1_iinc_c[1] = DFFEA(M1_iinc_c[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L891 is cpu:inst1|cpu_du:I3|data_x[1]~3970 at LC_X18_Y9_N4
--operation mode is normal

L1L891 = M1_ireg_c[1] & (M1_iinc_c[1] & L1L532 # !M1_reduce_nor_207) # !M1_ireg_c[1] & M1_iinc_c[1] & L1L532;


--L1L791 is cpu:inst1|cpu_du:I3|data_x[1]~3305 at LC_X19_Y7_N7
--operation mode is normal

L1L791 = L1L432 & (L1L891 # M1_data_exp_c[1] & L1L332);


--L1L991 is cpu:inst1|cpu_du:I3|data_x[1]~3998 at LC_X19_Y7_N4
--operation mode is normal

L1L991 = L1L791 # L1L691 # !L1_reduce_nor_95 & K1_data_is_c[1];


--A1L912 is rtl~14563 at LC_X21_Y9_N4
--operation mode is normal

A1L912 = A1L561 & (L1L991 $ (K1_TD_c[0] & L1_acc_c[0][1]));


--L1L782 is cpu:inst1|cpu_du:I3|Mux_265_rtl_146_rtl_427~0 at LC_X23_Y7_N2
--operation mode is normal

L1L782 = K1_TD_c[1] & (K1_TD_c[0] # L1L731) # !K1_TD_c[1] & !K1_TD_c[0] & L1L87;


--L1L882 is cpu:inst1|cpu_du:I3|Mux_265_rtl_146_rtl_427~1 at LC_X21_Y9_N0
--operation mode is normal

L1L882 = L1L991 & (L1L782 # L1_acc_c[0][1] & K1_TD_c[0]) # !L1L991 & L1L782 & (L1_acc_c[0][1] # !K1_TD_c[0]);


--A1L712 is rtl~14541 at LC_X21_Y9_N1
--operation mode is normal

A1L712 = A1L961 & (L1L882 # A1L871 & L1_acc_c[0][1]) # !A1L961 & A1L871 & L1_acc_c[0][1];


--A1L351 is rtl~2840 at LC_X22_Y9_N6
--operation mode is normal

A1L351 = K1_TD_c[2] & (L1_acc_c[0][1] $ K1_TD_c[1]) # !K1_TD_c[2] & L1_acc_c[0][0];


--A1L821 is rtl~2659 at LC_X23_Y9_N5
--operation mode is normal

A1L821 = K1_TD_c[1] & !K1_TD_c[2] & L1_acc_c[0][2] # !K1_TD_c[1] & (K1_TD_c[2] & L1_acc_c[0][2] # !K1_TD_c[2] & L1_acc_c[0][1]);


--A1L451 is rtl~2845 at LC_X22_Y9_N1
--operation mode is normal

A1L451 = K1_TD_c[0] & A1L351 # !K1_TD_c[0] & A1L821;


--A1L812 is rtl~14546 at LC_X21_Y9_N2
--operation mode is normal

A1L812 = A1L712 # A1L451 & (K1_TC_c[1] $ !K1_TC_c[0]);


--L1L3 is cpu:inst1|cpu_du:I3|acc[0][1]~256 at LC_X21_Y9_N3
--operation mode is normal

L1L3 = L1L4 # L1L92 & (A1L912 # A1L812);

--L1_acc_c[0][1] is cpu:inst1|cpu_du:I3|acc_c[0][1] at LC_X21_Y9_N3
--operation mode is normal

L1_acc_c[0][1] = DFFEA(L1L3, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L2 is cpu:inst1|cpu_du:I3|acc[0][0]~8344 at LC_X21_Y11_N9
--operation mode is normal

L1_acc_i[0][0]_qfbk = L1_acc_i[0][0];
L1L2 = L1L72 & (L1_acc_c[0][0] # L1_acc_i[0][0]_qfbk & L1L03) # !L1L72 & L1_acc_i[0][0]_qfbk & L1L03;

--L1_acc_i[0][0] is cpu:inst1|cpu_du:I3|acc_i[0][0] at LC_X21_Y11_N9
--operation mode is normal

L1_acc_i[0][0]_sload_eqn = L1L1;
L1_acc_i[0][0] = DFFEA(L1_acc_i[0][0]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--A1L751 is rtl~2861 at LC_X22_Y11_N6
--operation mode is normal

A1L751 = K1_TD_c[2] & K1_TD_c[0] & !L1_acc_c[0][0] & K1_TD_c[1];


--A1L651 is rtl~2856 at LC_X22_Y9_N9
--operation mode is normal

A1L651 = K1_TD_c[2] & L1_acc_c[0][1] & !K1_TD_c[0] # !K1_TD_c[2] & K1_TD_c[0] & L1_acc_c[0][16];


--A1L551 is rtl~2855 at LC_X22_Y11_N5
--operation mode is normal

A1L551 = A1L651 # L1_acc_c[0][0] & (K1_TD_c[2] $ !K1_TD_c[0]);


--A1L951 is rtl~2866 at LC_X22_Y11_N0
--operation mode is normal

A1L951 = !L1L192 & (A1L751 # !K1_TD_c[1] & A1L551);


--L1L291 is cpu:inst1|cpu_du:I3|data_x[0]~1455 at LC_X20_Y8_N3
--operation mode is normal

L1L291 = L1L912 & (E1_mux_c[0] & DATA_IN_EXT[0] # !E1_mux_c[0] & H1_q_a[0]);


--M1_iinc_c[0] is cpu:inst1|cpu_oa:I4|iinc_c[0] at LC_X17_Y9_N6
--operation mode is normal

M1_iinc_c[0]_lut_out = M1_iinc_i[0] & (M1L651 # K1L44) # !M1_iinc_i[0] & M1L651 & !K1L44;
M1_iinc_c[0] = DFFEA(M1_iinc_c[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--L1L491 is cpu:inst1|cpu_du:I3|data_x[0]~4012 at LC_X19_Y9_N4
--operation mode is normal

L1L491 = M1_iinc_c[0] & (L1L532 # M1_ireg_c[0] & !M1_reduce_nor_207) # !M1_iinc_c[0] & M1_ireg_c[0] & !M1_reduce_nor_207;


--L1L391 is cpu:inst1|cpu_du:I3|data_x[0]~3411 at LC_X20_Y8_N9
--operation mode is normal

L1L391 = L1L432 & (L1L491 # M1_data_exp_c[0] & L1L332);


--L1L591 is cpu:inst1|cpu_du:I3|data_x[0]~4040 at LC_X20_Y8_N4
--operation mode is normal

L1L591 = L1L391 # L1L291 # K1_data_is_c[0] & !L1_reduce_nor_95;


--L1L982 is cpu:inst1|cpu_du:I3|Mux_266_rtl_152_rtl_433~0 at LC_X20_Y11_N9
--operation mode is normal

L1L982 = K1_TD_c[1] & (K1_TD_c[0] # L1L331) # !K1_TD_c[1] & !K1_TD_c[0] & L1L47;


--L1L092 is cpu:inst1|cpu_du:I3|Mux_266_rtl_152_rtl_433~1 at LC_X21_Y11_N1
--operation mode is normal

L1L092 = L1_acc_c[0][0] & (L1L982 # K1_TD_c[0] & L1L591) # !L1_acc_c[0][0] & L1L982 & (L1L591 # !K1_TD_c[0]);


--A1L222 is rtl~14621 at LC_X21_Y11_N2
--operation mode is normal

A1L222 = A1L871 & (L1_acc_c[0][0] # A1L961 & L1L092) # !A1L871 & A1L961 & L1L092;


--A1L022 is rtl~14580 at LC_X22_Y11_N8
--operation mode is normal

A1L022 = K1_TD_c[0] & L1L47;


--L1L852 is cpu:inst1|cpu_du:I3|Mux_150_rtl_149_rtl_429~0 at LC_X22_Y11_N7
--operation mode is normal

L1L852 = K1_TD_c[0] $ K1_TD_c[2];


--A1L122 is rtl~14592 at LC_X22_Y11_N9
--operation mode is normal

A1L122 = L1L192 & A1L022 # !L1L192 & !L1L852 & L1_acc_c[0][1];


--A1L39 is rtl~2373 at LC_X21_Y11_N5
--operation mode is normal

A1L39 = A1L122 # !K1_TD_c[0] & L1L192 & L1L591;


--A1L851 is rtl~2865 at LC_X21_Y11_N3
--operation mode is normal

A1L851 = A1L951 # A1L222 # A1L861 & A1L39;


--L1L1 is cpu:inst1|cpu_du:I3|acc[0][0]~266 at LC_X21_Y11_N4
--operation mode is normal

L1L1 = L1L2 # L1L73 & !K1_TC_c[2] & A1L851;

--L1_acc_c[0][0] is cpu:inst1|cpu_du:I3|acc_c[0][0] at LC_X21_Y11_N4
--operation mode is normal

L1_acc_c[0][0] = DFFEA(L1L1, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--K1L35 is cpu:inst1|cpu_cu:I2|Mux_76~0 at LC_X16_Y7_N8
--operation mode is normal

K1L35 = K1L43 & !K1L53 & (!K1L33 # !K1L23) # !K1L43 & K1L23 & K1L33 & K1L53;


--A1L261 is rtl~3100 at LC_X16_Y9_N1
--operation mode is normal

A1L261 = K1_TD_c[0] & L1_acc_c[0][15] # !K1_TD_c[0] & L1_acc_c[0][0] & K1_TD_c[1];


--A1L461 is rtl~3108 at LC_X16_Y9_N8
--operation mode is normal

A1L461 = !K1_TD_c[2] & A1L261 & (K1_TC_c[0] $ !K1_TC_c[1]);


--A1L171 is rtl~13603 at LC_X17_Y6_N3
--operation mode is normal

A1L171 = K1_TD_c[0] & (K1_TC_c[1] $ !K1_TC_c[0]);


--A1L361 is rtl~3106 at LC_X17_Y6_N0
--operation mode is normal

A1L361 = L1_acc_c[0][16] & !K1_TD_c[1] & (K1_TD_c[2] $ !A1L171);


--A1L161 is rtl~3095 at LC_X17_Y7_N6
--operation mode is normal

A1L161 = K1_TD_c[1] & !L1L191 # !K1_TD_c[1] & L1L231;


--A1L771 is rtl~13872 at LC_X17_Y7_N0
--operation mode is normal

A1L771 = A1L361 # A1L961 & !K1_TD_c[0] & A1L161;


--A1L061 is rtl~2877 at LC_X17_Y7_N1
--operation mode is normal

L1_acc_i[0][16]_qfbk = L1_acc_i[0][16];
A1L061 = K1_TC_c[2] & L1_acc_i[0][16]_qfbk # !K1_TC_c[2] & (A1L461 # A1L771);

--L1_acc_i[0][16] is cpu:inst1|cpu_du:I3|acc_i[0][16] at LC_X17_Y7_N1
--operation mode is normal

L1_acc_i[0][16]_sload_eqn = L1L63;
L1_acc_i[0][16] = DFFEA(L1_acc_i[0][16]_sload_eqn, GLOBAL(clk_in), GLOBAL(nreset_in), , K1_int_start_c, , );


--L1L63 is cpu:inst1|cpu_du:I3|acc[0][16]~106 at LC_X17_Y7_N2
--operation mode is normal

L1_acc_c[0][16]_qfbk = L1_acc_c[0][16];
L1L63 = L1L73 & (A1L061 # L1L72 & L1_acc_c[0][16]_qfbk) # !L1L73 & L1L72 & L1_acc_c[0][16]_qfbk;

--L1_acc_c[0][16] is cpu:inst1|cpu_du:I3|acc_c[0][16] at LC_X17_Y7_N2
--operation mode is normal

L1_acc_c[0][16] = DFFEA(L1L63, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L3 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~82 at LC_X18_Y4_N6
--operation mode is normal

M1L3 = M1L35 & (M1_ireg_c[8] # M1L002) # !M1L35 & M1_ireg_c[8] & !M1L002;


--M1L4 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~87 at LC_X17_Y4_N0
--operation mode is normal

M1L4 = M1_ireg_we_c & L1_acc_c[0][8] # !M1_ireg_we_c & M1L791 & M1L3;

--M1_ireg_i[8] is cpu:inst1|cpu_oa:I4|ireg_i[8] at LC_X17_Y4_N0
--operation mode is normal

M1_ireg_i[8] = DFFEA(M1L4, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L5 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~92 at LC_X18_Y3_N6
--operation mode is normal

M1L5 = M1L94 & (M1_ireg_c[7] # M1L002) # !M1L94 & M1_ireg_c[7] & !M1L002;


--M1L6 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~97 at LC_X18_Y3_N8
--operation mode is normal

M1L6 = M1_ireg_we_c & L1_acc_c[0][7] # !M1_ireg_we_c & M1L791 & M1L5;

--M1_ireg_i[7] is cpu:inst1|cpu_oa:I4|ireg_i[7] at LC_X18_Y3_N8
--operation mode is normal

M1_ireg_i[7] = DFFEA(M1L6, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L7 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~102 at LC_X18_Y3_N7
--operation mode is normal

M1L7 = M1_ireg_c[6] & (M1L54 # !M1L002) # !M1_ireg_c[6] & M1L54 & M1L002;


--M1L8 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~107 at LC_X20_Y4_N2
--operation mode is normal

M1L8 = M1_ireg_we_c & L1_acc_c[0][6] # !M1_ireg_we_c & M1L791 & M1L7;

--M1_ireg_i[6] is cpu:inst1|cpu_oa:I4|ireg_i[6] at LC_X20_Y4_N2
--operation mode is normal

M1_ireg_i[6] = DFFEA(M1L8, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L9 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~112 at LC_X16_Y4_N4
--operation mode is normal

M1L9 = M1_ireg_c[5] & (M1L34 # !M1L002) # !M1_ireg_c[5] & M1L34 & M1L002;


--M1L01 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~117 at LC_X17_Y4_N2
--operation mode is normal

M1L01 = M1_ireg_we_c & L1_acc_c[0][5] # !M1_ireg_we_c & M1L791 & M1L9;

--M1_ireg_i[5] is cpu:inst1|cpu_oa:I4|ireg_i[5] at LC_X17_Y4_N2
--operation mode is normal

M1_ireg_i[5] = DFFEA(M1L01, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L11 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~122 at LC_X18_Y5_N1
--operation mode is normal

M1L11 = M1_ireg_c[4] & (M1L93 # !M1L002) # !M1_ireg_c[4] & M1L93 & M1L002;


--M1L21 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~127 at LC_X17_Y4_N4
--operation mode is normal

M1L21 = M1_ireg_we_c & L1_acc_c[0][4] # !M1_ireg_we_c & M1L791 & M1L11;

--M1_ireg_i[4] is cpu:inst1|cpu_oa:I4|ireg_i[4] at LC_X17_Y4_N4
--operation mode is normal

M1_ireg_i[4] = DFFEA(M1L21, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L31 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~132 at LC_X18_Y5_N0
--operation mode is normal

M1L31 = M1_ireg_c[3] & (M1L53 # !M1L002) # !M1_ireg_c[3] & M1L53 & M1L002;


--M1L41 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~137 at LC_X17_Y4_N8
--operation mode is normal

M1L41 = M1_ireg_we_c & L1_acc_c[0][3] # !M1_ireg_we_c & M1L791 & M1L31;

--M1_ireg_i[3] is cpu:inst1|cpu_oa:I4|ireg_i[3] at LC_X17_Y4_N8
--operation mode is normal

M1_ireg_i[3] = DFFEA(M1L41, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L51 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~142 at LC_X18_Y5_N3
--operation mode is normal

M1L51 = M1L13 & (M1_ireg_c[2] # M1L002) # !M1L13 & M1_ireg_c[2] & !M1L002;


--M1L61 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~147 at LC_X18_Y9_N8
--operation mode is normal

M1L61 = M1_ireg_we_c & L1_acc_c[0][2] # !M1_ireg_we_c & M1L791 & M1L51;

--M1_ireg_i[2] is cpu:inst1|cpu_oa:I4|ireg_i[2] at LC_X18_Y9_N8
--operation mode is normal

M1_ireg_i[2] = DFFEA(M1L61, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L71 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~152 at LC_X18_Y9_N5
--operation mode is normal

M1L71 = M1L72 & (M1_ireg_c[1] # M1L002) # !M1L72 & M1_ireg_c[1] & !M1L002;


--M1L81 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~157 at LC_X18_Y9_N6
--operation mode is normal

M1L81 = M1_ireg_we_c & L1_acc_c[0][1] # !M1_ireg_we_c & M1L791 & M1L71;

--M1_ireg_i[1] is cpu:inst1|cpu_oa:I4|ireg_i[1] at LC_X18_Y9_N6
--operation mode is normal

M1_ireg_i[1] = DFFEA(M1L81, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L91 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~162 at LC_X18_Y5_N2
--operation mode is normal

M1L91 = M1_ireg_c[0] & (M1L52 # !M1L002) # !M1_ireg_c[0] & M1L52 & M1L002;


--M1L02 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~167 at LC_X18_Y9_N1
--operation mode is normal

M1L02 = M1_ireg_we_c & L1_acc_c[0][0] # !M1_ireg_we_c & M1L791 & M1L91;

--M1_ireg_i[0] is cpu:inst1|cpu_oa:I4|ireg_i[0] at LC_X18_Y9_N1
--operation mode is normal

M1_ireg_i[0] = DFFEA(M1L02, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L991 is cpu:inst1|cpu_oa:I4|i~1280 at LC_X16_Y9_N2
--operation mode is normal

M1L991 = K1L85 & !M1L102;


--J1L27 is cpu:inst1|cpu_iu:I1|LessThan_7~5 at LC_X9_Y7_N5
--operation mode is normal

J1L27 = !Q1_safe_q[0] # !Q1_safe_q[1];


--K1L57 is cpu:inst1|cpu_cu:I2|S_x.normal~6 at LC_X15_Y11_N2
--operation mode is normal

K1L57 = !K1L86 # !K1L02;


--J1L07 is cpu:inst1|cpu_iu:I1|i~17 at LC_X10_Y8_N9
--operation mode is normal

J1L07 = Q1_safe_q[1] & nreset_in & (K1L76 $ J1L37);


--A1L59 is rtl~2392 at LC_X12_Y6_N5
--operation mode is normal

A1L59 = H2_q_a[0] & (!K1L76 & !J1L37 # !J1L96);


--A1L87 is rtl~1877 at LC_X12_Y6_N2
--operation mode is normal

A1L87 = J1L96 & J1L1 & !K1L76 & J1L37;


--J1L59 is cpu:inst1|cpu_iu:I1|Mux_67~8 at LC_X10_Y8_N4
--operation mode is normal

J1L59 = nreset_in & Q1_safe_q[1] & K1L76;


--J1L29 is cpu:inst1|cpu_iu:I1|Mux_55_rtl_36_rtl_316~0 at LC_X10_Y7_N2
--operation mode is normal

J1L29 = K1L16 & (J1_pc[0] # K1L46) # !K1L16 & J1L1 & !K1L46;


--J1L39 is cpu:inst1|cpu_iu:I1|Mux_55_rtl_36_rtl_316~1 at LC_X10_Y7_N5
--operation mode is normal

J1L39 = J1L29 & (H2_q_a[0] # !K1L46) # !J1L29 & K1L46 & A1L25;


--A1L49 is rtl~2391 at LC_X12_Y6_N6
--operation mode is normal

A1L49 = A1L59 # A1L87 # J1L59 & J1L39;


--S1_addr_c[0] is stack:inst11|stack_if:inst8|addr_c[0] at LC_X9_Y6_N6
--operation mode is normal

S1_addr_c[0]_lut_out = !S1L1;
S1_addr_c[0] = DFFEA(S1_addr_c[0]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--S1L1 is stack:inst11|stack_if:inst8|add_15_rtl_597~10 at LC_X9_Y6_N5
--operation mode is normal

S1L1 = S1_addr_c[0] & (S1L83 # J1L07) # !S1_addr_c[0] & S1L83 & !J1L07;


--S1L2 is stack:inst11|stack_if:inst8|add_15_rtl_597~13 at LC_X8_Y5_N9
--operation mode is normal

S1L2 = S1L31 & (J1L07 # S1L24) # !S1L31 & !J1L07 & S1L24;


--S1L3 is stack:inst11|stack_if:inst8|add_15_rtl_597~16 at LC_X9_Y5_N3
--operation mode is normal

S1L3 = S1L71 & (J1L07 # S1L64) # !S1L71 & !J1L07 & S1L64;


--S1L4 is stack:inst11|stack_if:inst8|add_15_rtl_597~19 at LC_X9_Y6_N8
--operation mode is normal

S1L4 = S1L12 & (S1L05 # J1L07) # !S1L12 & S1L05 & !J1L07;


--S1L5 is stack:inst11|stack_if:inst8|add_15_rtl_597~22 at LC_X8_Y7_N1
--operation mode is normal

S1L5 = S1L52 & (J1L07 # S1L45) # !S1L52 & !J1L07 & S1L45;


--S1L6 is stack:inst11|stack_if:inst8|add_15_rtl_597~25 at LC_X8_Y6_N9
--operation mode is normal

S1L6 = S1L92 & (J1L07 # S1L85) # !S1L92 & !J1L07 & S1L85;


--S1L7 is stack:inst11|stack_if:inst8|add_15_rtl_597~28 at LC_X9_Y5_N5
--operation mode is normal

S1L7 = S1L33 & (J1L07 # S1L26) # !S1L33 & !J1L07 & S1L26;


--S1L8 is stack:inst11|stack_if:inst8|add_15_rtl_597~31 at LC_X8_Y6_N8
--operation mode is normal

S1L8 = S1L73 & (J1L07 # S1L66) # !S1L73 & !J1L07 & S1L66;


--A1L79 is rtl~2402 at LC_X11_Y8_N7
--operation mode is normal

A1L79 = H2_q_a[1] & (!J1L37 & !K1L76 # !J1L96);


--A1L97 is rtl~1886 at LC_X11_Y8_N1
--operation mode is normal

A1L97 = J1L5 & J1L96 & J1L37 & !K1L76;


--J1L09 is cpu:inst1|cpu_iu:I1|Mux_54_rtl_39_rtl_319~0 at LC_X11_Y8_N8
--operation mode is normal

J1L09 = K1L46 & (A1L35 # K1L16) # !K1L46 & J1L5 & !K1L16;


--J1L19 is cpu:inst1|cpu_iu:I1|Mux_54_rtl_39_rtl_319~1 at LC_X11_Y8_N9
--operation mode is normal

J1L19 = J1L09 & (H2_q_a[1] # !K1L16) # !J1L09 & J1_pc[1] & K1L16;


--A1L69 is rtl~2401 at LC_X11_Y8_N0
--operation mode is normal

A1L69 = A1L79 # A1L97 # J1L59 & J1L19;


--A1L99 is rtl~2412 at LC_X11_Y8_N3
--operation mode is normal

A1L99 = H2_q_a[2] & (!K1L76 & !J1L37 # !J1L96);


--A1L08 is rtl~1895 at LC_X12_Y8_N7
--operation mode is normal

A1L08 = J1L96 & J1L9 & !K1L76 & J1L37;


--J1L88 is cpu:inst1|cpu_iu:I1|Mux_53_rtl_42_rtl_322~0 at LC_X12_Y8_N9
--operation mode is normal

J1L88 = K1L16 & (J1_pc[2] # K1L46) # !K1L16 & J1L9 & !K1L46;


--J1L98 is cpu:inst1|cpu_iu:I1|Mux_53_rtl_42_rtl_322~1 at LC_X12_Y8_N4
--operation mode is normal

J1L98 = J1L88 & (H2_q_a[2] # !K1L46) # !J1L88 & K1L46 & A1L45;


--A1L89 is rtl~2411 at LC_X12_Y8_N8
--operation mode is normal

A1L89 = A1L99 # A1L08 # J1L59 & J1L98;


--A1L101 is rtl~2422 at LC_X11_Y6_N9
--operation mode is normal

A1L101 = H2_q_a[3] & (!K1L76 & !J1L37 # !J1L96);


--A1L18 is rtl~1904 at LC_X10_Y5_N6
--operation mode is normal

A1L18 = J1L96 & J1L31 & !K1L76 & J1L37;


--J1L68 is cpu:inst1|cpu_iu:I1|Mux_52_rtl_45_rtl_325~0 at LC_X11_Y6_N1
--operation mode is normal

J1L68 = K1L46 & (K1L16 # A1L55) # !K1L46 & !K1L16 & J1L31;


--J1L78 is cpu:inst1|cpu_iu:I1|Mux_52_rtl_45_rtl_325~1 at LC_X11_Y6_N5
--operation mode is normal

J1L78 = J1L68 & (H2_q_a[3] # !K1L16) # !J1L68 & J1_pc[3] & K1L16;


--A1L001 is rtl~2421 at LC_X11_Y6_N2
--operation mode is normal

A1L001 = A1L101 # A1L18 # J1L59 & J1L78;


--A1L301 is rtl~2432 at LC_X12_Y6_N0
--operation mode is normal

A1L301 = H2_q_a[4] & (!K1L76 & !J1L37 # !J1L96);


--A1L28 is rtl~1913 at LC_X12_Y6_N9
--operation mode is normal

A1L28 = J1L96 & J1L71 & !K1L76 & J1L37;


--J1L48 is cpu:inst1|cpu_iu:I1|Mux_51_rtl_48_rtl_328~0 at LC_X15_Y7_N1
--operation mode is normal

J1L48 = K1L16 & (K1L46 # J1_pc[4]) # !K1L16 & !K1L46 & J1L71;


--J1L58 is cpu:inst1|cpu_iu:I1|Mux_51_rtl_48_rtl_328~1 at LC_X15_Y7_N2
--operation mode is normal

J1L58 = J1L48 & (H2_q_a[4] # !K1L46) # !J1L48 & K1L46 & A1L65;


--A1L201 is rtl~2431 at LC_X12_Y6_N1
--operation mode is normal

A1L201 = A1L301 # A1L28 # J1L59 & J1L58;


--A1L501 is rtl~2442 at LC_X11_Y5_N7
--operation mode is normal

A1L501 = H2_q_a[5] & (!K1L76 & !J1L37 # !J1L96);


--A1L38 is rtl~1922 at LC_X10_Y5_N0
--operation mode is normal

A1L38 = J1L96 & J1L91 & !K1L76 & J1L37;


--J1L28 is cpu:inst1|cpu_iu:I1|Mux_50_rtl_51_rtl_331~0 at LC_X11_Y5_N4
--operation mode is normal

J1L28 = K1L46 & (K1L16 # A1L75) # !K1L46 & J1L91 & !K1L16;


--J1L38 is cpu:inst1|cpu_iu:I1|Mux_50_rtl_51_rtl_331~1 at LC_X11_Y5_N5
--operation mode is normal

J1L38 = J1L28 & (H2_q_a[5] # !K1L16) # !J1L28 & J1_pc[5] & K1L16;


--A1L401 is rtl~2441 at LC_X11_Y5_N9
--operation mode is normal

A1L401 = A1L501 # A1L38 # J1L59 & J1L38;


--A1L701 is rtl~2452 at LC_X12_Y6_N3
--operation mode is normal

A1L701 = H2_q_a[6] & (!K1L76 & !J1L37 # !J1L96);


--A1L48 is rtl~1931 at LC_X12_Y6_N4
--operation mode is normal

A1L48 = J1L96 & J1L32 & !K1L76 & J1L37;


--J1L08 is cpu:inst1|cpu_iu:I1|Mux_49_rtl_54_rtl_334~0 at LC_X12_Y5_N1
--operation mode is normal

J1L08 = K1L16 & (J1_pc[6] # K1L46) # !K1L16 & J1L32 & !K1L46;


--J1L18 is cpu:inst1|cpu_iu:I1|Mux_49_rtl_54_rtl_334~1 at LC_X12_Y6_N7
--operation mode is normal

J1L18 = J1L08 & (H2_q_a[6] # !K1L46) # !J1L08 & K1L46 & A1L85;


--A1L601 is rtl~2451 at LC_X12_Y6_N8
--operation mode is normal

A1L601 = A1L701 # A1L48 # J1L59 & J1L18;


--A1L901 is rtl~2462 at LC_X12_Y7_N4
--operation mode is normal

A1L901 = H2_q_a[7] & (!K1L76 & !J1L37 # !J1L96);


--A1L58 is rtl~1940 at LC_X12_Y7_N9
--operation mode is normal

A1L58 = J1L96 & J1L72 & !K1L76 & J1L37;


--J1L87 is cpu:inst1|cpu_iu:I1|Mux_48_rtl_57_rtl_337~0 at LC_X12_Y7_N6
--operation mode is normal

J1L87 = K1L46 & (K1L16 # A1L95) # !K1L46 & J1L72 & !K1L16;


--J1L97 is cpu:inst1|cpu_iu:I1|Mux_48_rtl_57_rtl_337~1 at LC_X12_Y7_N0
--operation mode is normal

J1L97 = J1L87 & (H2_q_a[7] # !K1L16) # !J1L87 & J1_pc[7] & K1L16;


--A1L801 is rtl~2461 at LC_X12_Y7_N1
--operation mode is normal

A1L801 = A1L901 # A1L58 # J1L59 & J1L97;


--A1L111 is rtl~2472 at LC_X10_Y5_N4
--operation mode is normal

A1L111 = H2_q_a[8] & (!K1L76 & !J1L37 # !J1L96);


--A1L68 is rtl~1949 at LC_X10_Y5_N2
--operation mode is normal

A1L68 = J1L96 & !K1L76 & J1L13 & J1L37;


--J1L67 is cpu:inst1|cpu_iu:I1|Mux_47_rtl_60_rtl_340~0 at LC_X11_Y4_N9
--operation mode is normal

J1L67 = K1L16 & (J1_pc[8] # K1L46) # !K1L16 & J1L13 & !K1L46;


--J1L77 is cpu:inst1|cpu_iu:I1|Mux_47_rtl_60_rtl_340~1 at LC_X11_Y4_N1
--operation mode is normal

J1L77 = J1L67 & (H2_q_a[8] # !K1L46) # !J1L67 & K1L46 & A1L06;


--A1L011 is rtl~2471 at LC_X10_Y5_N5
--operation mode is normal

A1L011 = A1L68 # A1L111 # J1L59 & J1L77;


--A1L311 is rtl~2482 at LC_X10_Y6_N9
--operation mode is normal

A1L311 = H2_q_a[9] & (!J1L37 & !K1L76 # !J1L96);


--A1L78 is rtl~1958 at LC_X10_Y6_N8
--operation mode is normal

A1L78 = J1L53 & J1L96 & J1L37 & !K1L76;


--J1L47 is cpu:inst1|cpu_iu:I1|Mux_46_rtl_63_rtl_343~0 at LC_X10_Y6_N4
--operation mode is normal

J1L47 = K1L46 & (K1L16 # A1L16) # !K1L46 & !K1L16 & J1L53;


--J1L57 is cpu:inst1|cpu_iu:I1|Mux_46_rtl_63_rtl_343~1 at LC_X10_Y6_N5
--operation mode is normal

J1L57 = J1L47 & (H2_q_a[9] # !K1L16) # !J1L47 & J1_pc[9] & K1L16;


--A1L211 is rtl~2481 at LC_X10_Y6_N0
--operation mode is normal

A1L211 = A1L311 # A1L78 # J1L59 & J1L57;


--M1L291 is cpu:inst1|cpu_oa:I4|ireg_i[9]~1 at LC_X22_Y9_N4
--operation mode is normal

M1L291 = K1_int_start_c & nreset_in;


--M1L691 is cpu:inst1|cpu_oa:I4|ireg_we_x~10 at LC_X16_Y9_N7
--operation mode is normal

M1L691 = M1L012 & K1L85 & M1L891;


--M1_iinc_we_c is cpu:inst1|cpu_oa:I4|iinc_we_c at LC_X17_Y9_N1
--operation mode is normal

M1_iinc_we_c_lut_out = !K1L23 & K1L33 & !K1L43 & M1L691;
M1_iinc_we_c = DFFEA(M1_iinc_we_c_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--M1L561 is cpu:inst1|cpu_oa:I4|iinc_x[9]~2 at LC_X19_Y3_N5
--operation mode is normal

M1L561 = M1_iinc_we_c & L1_acc_c[0][9] # !M1_iinc_we_c & M1_iinc_c[9] & M1L791;

--M1_iinc_i[9] is cpu:inst1|cpu_oa:I4|iinc_i[9] at LC_X19_Y3_N5
--operation mode is normal

M1_iinc_i[9] = DFFEA(M1L561, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L621 is cpu:inst1|cpu_oa:I4|iadata_x[21]~2 at LC_X19_Y3_N2
--operation mode is normal

M1L621 = M1_dexp_we_c & L1_acc_c[0][9] # !M1_dexp_we_c & M1_data_exp_c[9] & M1L791;

--M1_data_exp_i[9] is cpu:inst1|cpu_oa:I4|data_exp_i[9] at LC_X19_Y3_N2
--operation mode is normal

M1_data_exp_i[9] = DFFEA(M1L621, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L261 is cpu:inst1|cpu_oa:I4|iinc_x[6]~5 at LC_X17_Y5_N3
--operation mode is normal

M1L261 = M1_iinc_we_c & L1_acc_c[0][6] # !M1_iinc_we_c & M1L791 & M1_iinc_c[6];

--M1_iinc_i[6] is cpu:inst1|cpu_oa:I4|iinc_i[6] at LC_X17_Y5_N3
--operation mode is normal

M1_iinc_i[6] = DFFEA(M1L261, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L321 is cpu:inst1|cpu_oa:I4|iadata_x[18]~5 at LC_X19_Y10_N7
--operation mode is normal

M1L321 = M1_dexp_we_c & L1_acc_c[0][6] # !M1_dexp_we_c & M1_data_exp_c[6] & M1L791;

--M1_data_exp_i[6] is cpu:inst1|cpu_oa:I4|data_exp_i[6] at LC_X19_Y10_N7
--operation mode is normal

M1_data_exp_i[6] = DFFEA(M1L321, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L161 is cpu:inst1|cpu_oa:I4|iinc_x[5]~8 at LC_X18_Y3_N1
--operation mode is normal

M1L161 = M1_iinc_we_c & L1_acc_c[0][5] # !M1_iinc_we_c & M1_iinc_c[5] & M1L791;

--M1_iinc_i[5] is cpu:inst1|cpu_oa:I4|iinc_i[5] at LC_X18_Y3_N1
--operation mode is normal

M1_iinc_i[5] = DFFEA(M1L161, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L221 is cpu:inst1|cpu_oa:I4|iadata_x[17]~8 at LC_X19_Y10_N3
--operation mode is normal

M1L221 = M1_dexp_we_c & L1_acc_c[0][5] # !M1_dexp_we_c & M1_data_exp_c[5] & M1L791;

--M1_data_exp_i[5] is cpu:inst1|cpu_oa:I4|data_exp_i[5] at LC_X19_Y10_N3
--operation mode is normal

M1_data_exp_i[5] = DFFEA(M1L221, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L061 is cpu:inst1|cpu_oa:I4|iinc_x[4]~11 at LC_X17_Y5_N5
--operation mode is normal

M1L061 = M1_iinc_we_c & L1_acc_c[0][4] # !M1_iinc_we_c & M1L791 & M1_iinc_c[4];

--M1_iinc_i[4] is cpu:inst1|cpu_oa:I4|iinc_i[4] at LC_X17_Y5_N5
--operation mode is normal

M1_iinc_i[4] = DFFEA(M1L061, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L121 is cpu:inst1|cpu_oa:I4|iadata_x[16]~11 at LC_X19_Y10_N0
--operation mode is normal

M1L121 = M1_dexp_we_c & L1_acc_c[0][4] # !M1_dexp_we_c & M1L791 & M1_data_exp_c[4];

--M1_data_exp_i[4] is cpu:inst1|cpu_oa:I4|data_exp_i[4] at LC_X19_Y10_N0
--operation mode is normal

M1_data_exp_i[4] = DFFEA(M1L121, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L761 is cpu:inst1|cpu_oa:I4|iinc_x[11]~14 at LC_X19_Y5_N8
--operation mode is normal

M1L761 = M1_iinc_we_c & L1_acc_c[0][11] # !M1_iinc_we_c & M1_iinc_c[11] & M1L791;

--M1_iinc_i[11] is cpu:inst1|cpu_oa:I4|iinc_i[11] at LC_X19_Y5_N8
--operation mode is normal

M1_iinc_i[11] = DFFEA(M1L761, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L12 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~172 at LC_X18_Y4_N8
--operation mode is normal

M1L12 = M1L36 & (M1_ireg_c[11] # M1L002) # !M1L36 & M1_ireg_c[11] & !M1L002;


--M1L22 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~177 at LC_X17_Y4_N6
--operation mode is normal

M1L22 = M1_ireg_we_c & L1_acc_c[0][11] # !M1_ireg_we_c & M1L791 & M1L12;

--M1_ireg_i[11] is cpu:inst1|cpu_oa:I4|ireg_i[11] at LC_X17_Y4_N6
--operation mode is normal

M1_ireg_i[11] = DFFEA(M1L22, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L821 is cpu:inst1|cpu_oa:I4|iadata_x[23]~14 at LC_X19_Y5_N9
--operation mode is normal

M1L821 = M1_dexp_we_c & L1_acc_c[0][11] # !M1_dexp_we_c & M1L791 & M1_data_exp_c[11];

--M1_data_exp_i[11] is cpu:inst1|cpu_oa:I4|data_exp_i[11] at LC_X19_Y5_N9
--operation mode is normal

M1_data_exp_i[11] = DFFEA(M1L821, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L661 is cpu:inst1|cpu_oa:I4|iinc_x[10]~17 at LC_X17_Y3_N3
--operation mode is normal

M1L661 = M1_iinc_we_c & L1_acc_c[0][10] # !M1_iinc_we_c & M1_iinc_c[10] & M1L791;

--M1_iinc_i[10] is cpu:inst1|cpu_oa:I4|iinc_i[10] at LC_X17_Y3_N3
--operation mode is normal

M1_iinc_i[10] = DFFEA(M1L661, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L32 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~182 at LC_X17_Y3_N5
--operation mode is normal

M1L32 = M1_ireg_c[10] & (M1L16 # !M1L002) # !M1_ireg_c[10] & M1L16 & M1L002;


--M1L42 is cpu:inst1|cpu_oa:I4|add_205_rtl_595~187 at LC_X17_Y3_N6
--operation mode is normal

M1L42 = M1_ireg_we_c & L1_acc_c[0][10] # !M1_ireg_we_c & M1L791 & M1L32;

--M1_ireg_i[10] is cpu:inst1|cpu_oa:I4|ireg_i[10] at LC_X17_Y3_N6
--operation mode is normal

M1_ireg_i[10] = DFFEA(M1L42, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L721 is cpu:inst1|cpu_oa:I4|iadata_x[22]~17 at LC_X17_Y3_N0
--operation mode is normal

M1L721 = M1_dexp_we_c & L1_acc_c[0][10] # !M1_dexp_we_c & M1_data_exp_c[10] & M1L791;

--M1_data_exp_i[10] is cpu:inst1|cpu_oa:I4|data_exp_i[10] at LC_X17_Y3_N0
--operation mode is normal

M1_data_exp_i[10] = DFFEA(M1L721, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L461 is cpu:inst1|cpu_oa:I4|iinc_x[8]~20 at LC_X17_Y5_N1
--operation mode is normal

M1L461 = M1_iinc_we_c & L1_acc_c[0][8] # !M1_iinc_we_c & M1_iinc_c[8] & M1L791;

--M1_iinc_i[8] is cpu:inst1|cpu_oa:I4|iinc_i[8] at LC_X17_Y5_N1
--operation mode is normal

M1_iinc_i[8] = DFFEA(M1L461, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L521 is cpu:inst1|cpu_oa:I4|iadata_x[20]~20 at LC_X19_Y10_N2
--operation mode is normal

M1L521 = M1_dexp_we_c & L1_acc_c[0][8] # !M1_dexp_we_c & M1_data_exp_c[8] & M1L791;

--M1_data_exp_i[8] is cpu:inst1|cpu_oa:I4|data_exp_i[8] at LC_X19_Y10_N2
--operation mode is normal

M1_data_exp_i[8] = DFFEA(M1L521, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L361 is cpu:inst1|cpu_oa:I4|iinc_x[7]~23 at LC_X18_Y3_N4
--operation mode is normal

M1L361 = M1_iinc_we_c & L1_acc_c[0][7] # !M1_iinc_we_c & M1L791 & M1_iinc_c[7];

--M1_iinc_i[7] is cpu:inst1|cpu_oa:I4|iinc_i[7] at LC_X18_Y3_N4
--operation mode is normal

M1_iinc_i[7] = DFFEA(M1L361, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L421 is cpu:inst1|cpu_oa:I4|iadata_x[19]~23 at LC_X19_Y10_N8
--operation mode is normal

M1L421 = M1_dexp_we_c & L1_acc_c[0][7] # !M1_dexp_we_c & M1_data_exp_c[7] & M1L791;

--M1_data_exp_i[7] is cpu:inst1|cpu_oa:I4|data_exp_i[7] at LC_X19_Y10_N8
--operation mode is normal

M1_data_exp_i[7] = DFFEA(M1L421, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L951 is cpu:inst1|cpu_oa:I4|iinc_x[3]~26 at LC_X17_Y5_N4
--operation mode is normal

M1L951 = M1_iinc_we_c & L1_acc_c[0][3] # !M1_iinc_we_c & M1L791 & M1_iinc_c[3];

--M1_iinc_i[3] is cpu:inst1|cpu_oa:I4|iinc_i[3] at LC_X17_Y5_N4
--operation mode is normal

M1_iinc_i[3] = DFFEA(M1L951, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L851 is cpu:inst1|cpu_oa:I4|iinc_x[2]~29 at LC_X22_Y8_N4
--operation mode is normal

M1L851 = M1_iinc_we_c & L1_acc_c[0][2] # !M1_iinc_we_c & M1L791 & M1_iinc_c[2];

--M1_iinc_i[2] is cpu:inst1|cpu_oa:I4|iinc_i[2] at LC_X22_Y8_N4
--operation mode is normal

M1_iinc_i[2] = DFFEA(M1L851, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L751 is cpu:inst1|cpu_oa:I4|iinc_x[1]~32 at LC_X17_Y5_N0
--operation mode is normal

M1L751 = M1_iinc_we_c & L1_acc_c[0][1] # !M1_iinc_we_c & M1_iinc_c[1] & M1L791;

--M1_iinc_i[1] is cpu:inst1|cpu_oa:I4|iinc_i[1] at LC_X17_Y5_N0
--operation mode is normal

M1_iinc_i[1] = DFFEA(M1L751, GLOBAL(clk_in), VCC, , M1L291, , );


--M1L651 is cpu:inst1|cpu_oa:I4|iinc_x[0]~35 at LC_X17_Y9_N9
--operation mode is normal

M1L651 = M1_iinc_we_c & L1_acc_c[0][0] # !M1_iinc_we_c & M1_iinc_c[0] & M1L791;

--M1_iinc_i[0] is cpu:inst1|cpu_oa:I4|iinc_i[0] at LC_X17_Y9_N9
--operation mode is normal

M1_iinc_i[0] = DFFEA(M1L651, GLOBAL(clk_in), VCC, , M1L291, , );


--J1L49 is cpu:inst1|cpu_iu:I1|Mux_67~0 at LC_X12_Y8_N5
--operation mode is normal

J1L49 = !K1L16 & K1L46 & J1L59;


--A1L25 is rtl~336 at LC_X10_Y7_N4
--operation mode is normal

A1L25 = LCELL(H1_q_a[4] & (A1L25 # J1L49) # !H1_q_a[4] & A1L25 & !J1L49);


--J1L17 is cpu:inst1|cpu_iu:I1|i~18 at LC_X10_Y6_N2
--operation mode is normal

J1L17 = K1L46 & K1L16 & J1L59;


--S1_addr_c[1] is stack:inst11|stack_if:inst8|addr_c[1] at LC_X8_Y5_N8
--operation mode is normal

S1_addr_c[1]_lut_out = !S1L2;
S1_addr_c[1] = DFFEA(S1_addr_c[1]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--S1_addr_c[2] is stack:inst11|stack_if:inst8|addr_c[2] at LC_X9_Y5_N4
--operation mode is normal

S1_addr_c[2]_lut_out = !S1L3;
S1_addr_c[2] = DFFEA(S1_addr_c[2]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--S1_addr_c[3] is stack:inst11|stack_if:inst8|addr_c[3] at LC_X9_Y6_N9
--operation mode is normal

S1_addr_c[3]_lut_out = !S1L4;
S1_addr_c[3] = DFFEA(S1_addr_c[3]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--S1_addr_c[4] is stack:inst11|stack_if:inst8|addr_c[4] at LC_X8_Y7_N2
--operation mode is normal

S1_addr_c[4]_lut_out = !S1L5;
S1_addr_c[4] = DFFEA(S1_addr_c[4]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--S1_addr_c[5] is stack:inst11|stack_if:inst8|addr_c[5] at LC_X9_Y6_N4
--operation mode is normal

S1_addr_c[5]_lut_out = !S1L6;
S1_addr_c[5] = DFFEA(S1_addr_c[5]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--S1_addr_c[6] is stack:inst11|stack_if:inst8|addr_c[6] at LC_X9_Y5_N6
--operation mode is normal

S1_addr_c[6]_lut_out = !S1L7;
S1_addr_c[6] = DFFEA(S1_addr_c[6]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--S1_addr_c[7] is stack:inst11|stack_if:inst8|addr_c[7] at LC_X9_Y6_N7
--operation mode is normal

S1_addr_c[7]_lut_out = !S1L8;
S1_addr_c[7] = DFFEA(S1_addr_c[7]_lut_out, GLOBAL(clk_in), GLOBAL(nreset_in), , , , );


--A1L35 is rtl~337 at LC_X12_Y8_N2
--operation mode is normal

A1L35 = LCELL(A1L35 & (H1_q_a[5] # !J1L49) # !A1L35 & H1_q_a[5] & J1L49);


--A1L45 is rtl~338 at LC_X12_Y8_N3
--operation mode is normal

A1L45 = LCELL(A1L45 & (H1_q_a[6] # !J1L49) # !A1L45 & H1_q_a[6] & J1L49);


--A1L55 is rtl~339 at LC_X11_Y6_N0
--operation mode is normal

A1L55 = LCELL(A1L55 & (H1_q_a[7] # !J1L49) # !A1L55 & H1_q_a[7] & J1L49);


--A1L65 is rtl~340 at LC_X12_Y8_N6
--operation mode is normal

A1L65 = LCELL(A1L65 & (H1_q_a[8] # !J1L49) # !A1L65 & H1_q_a[8] & J1L49);


--A1L75 is rtl~341 at LC_X11_Y5_N3
--operation mode is normal

A1L75 = LCELL(A1L75 & (H1_q_a[9] # !J1L49) # !A1L75 & H1_q_a[9] & J1L49);


--A1L85 is rtl~342 at LC_X12_Y4_N0
--operation mode is normal

A1L85 = LCELL(H1_q_a[10] & (A1L85 # J1L49) # !H1_q_a[10] & A1L85 & !J1L49);


--A1L95 is rtl~343 at LC_X12_Y8_N1
--operation mode is normal

A1L95 = LCELL(A1L95 & (H1_q_a[11] # !J1L49) # !A1L95 & H1_q_a[11] & J1L49);


--A1L06 is rtl~344 at LC_X11_Y4_N0
--operation mode is normal

A1L06 = LCELL(A1L06 & (H1_q_a[12] # !J1L49) # !A1L06 & H1_q_a[12] & J1L49);


--A1L16 is rtl~345 at LC_X10_Y6_N3
--operation mode is normal

A1L16 = LCELL(A1L16 & (H1_q_a[13] # !J1L49) # !A1L16 & H1_q_a[13] & J1L49);


--~GND is ~GND at LC_X11_Y11_N2
--operation mode is normal

~GND = GND;


--nreset_in is nreset_in at Pin_66
--operation mode is input

nreset_in = INPUT();


--clk_in is clk_in at Pin_10
--operation mode is input

clk_in = INPUT();


--cpu_int is cpu_int at Pin_87
--operation mode is input

cpu_int = INPUT();


--DATA_IN_EXT[13] is DATA_IN_EXT[13] at Pin_38
--operation mode is input

DATA_IN_EXT[13] = INPUT();


--DATA_IN_EXT[9] is DATA_IN_EXT[9] at Pin_57
--operation mode is input

DATA_IN_EXT[9] = INPUT();


--DATA_IN_EXT[6] is DATA_IN_EXT[6] at Pin_85
--operation mode is input

DATA_IN_EXT[6] = INPUT();


--DATA_IN_EXT[5] is DATA_IN_EXT[5] at Pin_84
--operation mode is input

DATA_IN_EXT[5] = INPUT();


--DATA_IN_EXT[4] is DATA_IN_EXT[4] at Pin_69
--operation mode is input

DATA_IN_EXT[4] = INPUT();


--DATA_IN_EXT[15] is DATA_IN_EXT[15] at Pin_56
--operation mode is input

DATA_IN_EXT[15] = INPUT();


--DATA_IN_EXT[14] is DATA_IN_EXT[14] at Pin_48
--operation mode is input

DATA_IN_EXT[14] = INPUT();


--DATA_IN_EXT[12] is DATA_IN_EXT[12] at Pin_34
--operation mode is input

DATA_IN_EXT[12] = INPUT();


--DATA_IN_EXT[11] is DATA_IN_EXT[11] at Pin_55
--operation mode is input

DATA_IN_EXT[11] = INPUT();


--DATA_IN_EXT[10] is DATA_IN_EXT[10] at Pin_41
--operation mode is input

DATA_IN_EXT[10] = INPUT();


--DATA_IN_EXT[8] is DATA_IN_EXT[8] at Pin_74
--operation mode is input

DATA_IN_EXT[8] = INPUT();


--DATA_IN_EXT[7] is DATA_IN_EXT[7] at Pin_78
--operation mode is input

DATA_IN_EXT[7] = INPUT();


--DATA_IN_EXT[3] is DATA_IN_EXT[3] at Pin_40
--operation mode is input

DATA_IN_EXT[3] = INPUT();


--DATA_IN_EXT[2] is DATA_IN_EXT[2] at Pin_68
--operation mode is input

DATA_IN_EXT[2] = INPUT();


--DATA_IN_EXT[1] is DATA_IN_EXT[1] at Pin_65
--operation mode is input

DATA_IN_EXT[1] = INPUT();


--DATA_IN_EXT[0] is DATA_IN_EXT[0] at Pin_76
--operation mode is input

DATA_IN_EXT[0] = INPUT();


--NRE_EXT is NRE_EXT at Pin_4
--operation mode is output

NRE_EXT = OUTPUT(F1L32);


--NWE_EXT is NWE_EXT at Pin_97
--operation mode is output

NWE_EXT = OUTPUT(!F1_ndwe_c);


--NCS_EXT is NCS_EXT at Pin_39
--operation mode is output

NCS_EXT = OUTPUT(!E1_nCS_EXT_c);


--ADDR_OUT_EXT[9] is ADDR_OUT_EXT[9] at Pin_92
--operation mode is output

ADDR_OUT_EXT[9] = OUTPUT(F1L42);


--ADDR_OUT_EXT[8] is ADDR_OUT_EXT[8] at Pin_6
--operation mode is output

ADDR_OUT_EXT[8] = OUTPUT(F1L52);


--ADDR_OUT_EXT[7] is ADDR_OUT_EXT[7] at Pin_98
--operation mode is output

ADDR_OUT_EXT[7] = OUTPUT(F1L62);


--ADDR_OUT_EXT[6] is ADDR_OUT_EXT[6] at Pin_21
--operation mode is output

ADDR_OUT_EXT[6] = OUTPUT(F1L72);


--ADDR_OUT_EXT[5] is ADDR_OUT_EXT[5] at Pin_35
--operation mode is output

ADDR_OUT_EXT[5] = OUTPUT(F1L82);


--ADDR_OUT_EXT[4] is ADDR_OUT_EXT[4] at Pin_20
--operation mode is output

ADDR_OUT_EXT[4] = OUTPUT(F1L92);


--ADDR_OUT_EXT[3] is ADDR_OUT_EXT[3] at Pin_17
--operation mode is output

ADDR_OUT_EXT[3] = OUTPUT(F1L03);


--ADDR_OUT_EXT[2] is ADDR_OUT_EXT[2] at Pin_5
--operation mode is output

ADDR_OUT_EXT[2] = OUTPUT(F1L13);


--ADDR_OUT_EXT[1] is ADDR_OUT_EXT[1] at Pin_86
--operation mode is output

ADDR_OUT_EXT[1] = OUTPUT(F1L23);


--ADDR_OUT_EXT[0] is ADDR_OUT_EXT[0] at Pin_88
--operation mode is output

ADDR_OUT_EXT[0] = OUTPUT(F1L33);


--DATA_OUT_EXT[15] is DATA_OUT_EXT[15] at Pin_36
--operation mode is output

DATA_OUT_EXT[15] = OUTPUT(M1L911);


--DATA_OUT_EXT[14] is DATA_OUT_EXT[14] at Pin_54
--operation mode is output

DATA_OUT_EXT[14] = OUTPUT(M1L811);


--DATA_OUT_EXT[13] is DATA_OUT_EXT[13] at Pin_42
--operation mode is output

DATA_OUT_EXT[13] = OUTPUT(M1L711);


--DATA_OUT_EXT[12] is DATA_OUT_EXT[12] at Pin_53
--operation mode is output

DATA_OUT_EXT[12] = OUTPUT(M1L611);


--DATA_OUT_EXT[11] is DATA_OUT_EXT[11] at Pin_37
--operation mode is output

DATA_OUT_EXT[11] = OUTPUT(M1L511);


--DATA_OUT_EXT[10] is DATA_OUT_EXT[10] at Pin_28
--operation mode is output

DATA_OUT_EXT[10] = OUTPUT(M1L411);


--DATA_OUT_EXT[9] is DATA_OUT_EXT[9] at Pin_47
--operation mode is output

DATA_OUT_EXT[9] = OUTPUT(M1L311);


--DATA_OUT_EXT[8] is DATA_OUT_EXT[8] at Pin_71
--operation mode is output

DATA_OUT_EXT[8] = OUTPUT(M1L211);


--DATA_OUT_EXT[7] is DATA_OUT_EXT[7] at Pin_79
--operation mode is output

DATA_OUT_EXT[7] = OUTPUT(M1L111);


--DATA_OUT_EXT[6] is DATA_OUT_EXT[6] at Pin_72
--operation mode is output

DATA_OUT_EXT[6] = OUTPUT(M1L011);


--DATA_OUT_EXT[5] is DATA_OUT_EXT[5] at Pin_29
--operation mode is output

DATA_OUT_EXT[5] = OUTPUT(M1L901);


--DATA_OUT_EXT[4] is DATA_OUT_EXT[4] at Pin_91
--operation mode is output

DATA_OUT_EXT[4] = OUTPUT(M1L801);


--DATA_OUT_EXT[3] is DATA_OUT_EXT[3] at Pin_89
--operation mode is output

DATA_OUT_EXT[3] = OUTPUT(M1L701);


--DATA_OUT_EXT[2] is DATA_OUT_EXT[2] at Pin_73
--operation mode is output

DATA_OUT_EXT[2] = OUTPUT(M1L601);


--DATA_OUT_EXT[1] is DATA_OUT_EXT[1] at Pin_70
--operation mode is output

DATA_OUT_EXT[1] = OUTPUT(M1L501);


--DATA_OUT_EXT[0] is DATA_OUT_EXT[0] at Pin_90
--operation mode is output

DATA_OUT_EXT[0] = OUTPUT(M1L401);


