/*
** ###################################################################
**     Version:             rev. 1.1, 2014-09-09
**     Build:               b151102
**
**     Abstract:
**         Enumeration value mapping header.
**
**     Copyright (c) 2015 Freescale Semiconductor, Inc.
**     All rights reserved.
**
**     Redistribution and use in source and binary forms, with or without modification,
**     are permitted provided that the following conditions are met:
**
**     o Redistributions of source code must retain the above copyright notice, this list
**       of conditions and the following disclaimer.
**
**     o Redistributions in binary form must reproduce the above copyright notice, this
**       list of conditions and the following disclaimer in the documentation and/or
**       other materials provided with the distribution.
**
**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
**       contributors may be used to endorse or promote products derived from this
**       software without specific prior written permission.
**
**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**     http:                 www.freescale.com
**     mail:                 support@freescale.com
**
**     Revisions:
**     - rev. 1.0 (2014-05-14)
**         Customer release.
**     - rev. 1.1 (2014-09-09)
**         Added copyright license and support of enumeration description.
**
** ###################################################################
*/

#ifndef _FSL_XBAR_SIGNALS_H_
#define _FSL_XBAR_SIGNALS_H_

typedef enum _xbar_input_signal
{
#if defined(CPU_MKM34Z256VLL7) || defined(CPU_MKM34Z256VLQ7)
    kXBAR_InputVdd = 0|0x100U, /*!< Logic 1 (VDD) output assigned to XBAR_IN0 input. */
    kXBAR_InputVss = 1|0x100U, /*!< Logic 0 (VSS) output assigned to XBAR_IN1 input. */
    kXBAR_InputAfeClock = 2|0x100U, /*!< AFE master clock output output assigned to XBAR_IN2 input. */
    kXBAR_InputAfeMod0DateOutput = 3|0x100U, /*!< AFE modulator data output output assigned to XBAR_IN3 input. */
    kXBAR_InputLptmr0Output = 4|0x100U, /*!< LPTimer Output output assigned to XBAR_IN4 input. */
    kXBAR_InputClockOutput = 5|0x100U, /*!< Clock Output output assigned to XBAR_IN5 input. */
    kXBAR_InputTmrCh0Output = 6|0x100U, /*!< Quad Timer channel 0 output output assigned to XBAR_IN6 input. */
    kXBAR_InputTmrCh1Output = 7|0x100U, /*!< Quad Timer channel 1 output output assigned to XBAR_IN7 input. */
    kXBAR_InputTmrCh2Output = 8|0x100U, /*!< Quad Timer channel 2 output output assigned to XBAR_IN8 input. */
    kXBAR_InputTmrCh3Output = 9|0x100U, /*!< Quad Timer channel 3 output output assigned to XBAR_IN9 input. */
    kXBAR_InputRtcClockOutput = 10|0x100U, /*!< iRTC Clock Output output assigned to XBAR_IN10 input. */
    kXBAR_InputCmp0Output = 11|0x100U, /*!< CMP0 Output output assigned to XBAR_IN11 input. */
    kXBAR_InputCmp1Output = 12|0x100U, /*!< CMP1 Output output assigned to XBAR_IN12 input. */
    kXBAR_InputRtcAlarmOutput = 13|0x100U, /*!< iRTC Alarm Output output assigned to XBAR_IN13 input. */
    kXBAR_InputUartTxOutput = 14|0x100U, /*!< UART TX Output (after modulation) output assigned to XBAR_IN14 input. */
    kXBAR_InputEwmOutput = 15|0x100U, /*!< EWM Output (EWM_OUT) output assigned to XBAR_IN15 input. */
    kXBAR_InputPit0Tif0 = 16|0x100U, /*!< PIT 0 TIF0 output assigned to XBAR_IN16 input. */
    kXBAR_InputXbarIn0 = 17|0x100U, /*!< XBAR Input pin 0 output assigned to XBAR_IN17 input. */
    kXBAR_InputXbarIn1 = 18|0x100U, /*!< XBAR Input pin 1 output assigned to XBAR_IN18 input. */
    kXBAR_InputXbarIn2 = 19|0x100U, /*!< XBAR Input pin 2 output assigned to XBAR_IN19 input. */
    kXBAR_InputXbarIn3 = 20|0x100U, /*!< XBAR Input pin 3 output assigned to XBAR_IN20 input. */
    kXBAR_InputXbarIn4 = 21|0x100U, /*!< XBAR Input pin 4 output assigned to XBAR_IN21 input. */
    kXBAR_InputXbarIn5 = 22|0x100U, /*!< XBAR Input pin 5 output assigned to XBAR_IN22 input. */
    kXBAR_InputXbarIn6 = 23|0x100U, /*!< XBAR Input pin 6 output assigned to XBAR_IN23 input. */
    kXBAR_InputXbarIn7 = 24|0x100U, /*!< XBAR Input pin 7 output assigned to XBAR_IN24 input. */
    kXBAR_InputXbarIn8 = 25|0x100U, /*!< XBAR Input pin 8 output assigned to XBAR_IN25 input. */
    kXBAR_InputAdcCocoFlag = 26|0x100U, /*!< SAR ADC conversion complete output assigned to XBAR_IN26 input. */
    kXBAR_InputAfeAllCocFlag = 27|0x100U, /*!< ORed conversion complete flag for all AFE channels output assigned to XBAR_IN27 input. */
    kXBAR_InputAfeCh0CocFlag = 28|0x100U, /*!< AFE Channel 0 conversion complete output assigned to XBAR_IN28 input. */
    kXBAR_InputAfeCh1CocFlag = 29|0x100U, /*!< AFE Channel 1 conversion complete output assigned to XBAR_IN29 input. */
    kXBAR_InputAfeCh2CocFlag = 30|0x100U, /*!< AFE Channel 2 conversion complete output assigned to XBAR_IN30 input. */
    kXBAR_InputAfeCh3CocFlag = 31|0x100U, /*!< AFE Channel 3 conversion complete output assigned to XBAR_IN31 input. */
    kXBAR_InputDmaDoneSignal = 32|0x100U, /*!< DMA Done Signal output assigned to XBAR_IN32 input. */
    kXBAR_InputXbarIn9 = 33|0x100U, /*!< XBAR Input pin 9 output assigned to XBAR_IN33 input. */
    kXBAR_InputXbarIn10 = 34|0x100U, /*!< XBAR Input pin 10 output assigned to XBAR_IN34 input. */
    kXBAR_InputCmp2Output = 35|0x100U, /*!< CMP2 Output output assigned to XBAR_IN35 input. */
    kXBAR_InputPit0Tif1 = 36|0x100U, /*!< PIT 0 TIF1 output assigned to XBAR_IN36 input. */
    kXBAR_InputPit1Tif0 = 37|0x100U, /*!< PIT 1 TIF0 output assigned to XBAR_IN37 input. */
    kXBAR_InputPit1Tif1 = 38|0x100U, /*!< PIT 1 TIF1 output assigned to XBAR_IN38 input. */
    kXBAR_InputAfeMod1DateOutput = 39|0x100U, /*!< AFE modulator 1 data output output assigned to XBAR_IN39 input. */
    kXBAR_InputAfeMod2DateOutput = 40|0x100U, /*!< AFE modulator 2 data output output assigned to XBAR_IN40 input. */
    kXBAR_InputAfeMod3DateOutput = 41|0x100U, /*!< AFE modulator 3 data output output assigned to XBAR_IN41 input. */
    kXBAR_InputAdcCocoA = 42|0x100U, /*!< SAR ADC COCO A output assigned to XBAR_IN42 input. */
    kXBAR_InputAdcCocoB = 43|0x100U, /*!< SAR ADC COCO B output assigned to XBAR_IN43 input. */
    kXBAR_InputAdcCocoC = 44|0x100U, /*!< SAR ADC COCO C output assigned to XBAR_IN44 input. */
    kXBAR_InputAdcCocoD = 45|0x100U, /*!< SAR ADC COCO D output assigned to XBAR_IN45 input. */
    kXBAR_InputPdb0Ch0Pretrigger0 = 46|0x100U, /*!< PDB0 CH0 Pre-trigger 0 output assigned to XBAR_IN46 input. */
    kXBAR_InputPdb0Ch0Pretrigger1 = 47|0x100U, /*!< PDB0 CH0 Pre-trigger 1 output assigned to XBAR_IN47 input. */
    kXBAR_InputPdb0Ch0Pretrigger2 = 48|0x100U, /*!< PDB0 CH0 Pre-trigger 2 output assigned to XBAR_IN48 input. */
    kXBAR_InputPdb0Ch0Pretrigger3 = 49|0x100U, /*!< PDB0 CH0 Pre-trigger 3 output assigned to XBAR_IN49 input. */
    kXBAR_InputPdb0Ch0Trigger = 50|0x100U, /*!< PDB0 CH0 Trigger output assigned to XBAR_IN50 input. */
    kXBAR_InputPdb0PulseOut0 = 51|0x100U, /*!< PDB0 Pulse-Out 0 output assigned to XBAR_IN51 input. */
#elif defined(CPU_MKV42F128VLF16) || defined(CPU_MKV42F64VLF16)
    kXBARA_InputVss = 0|0x100U, /*!< Logic zero output assigned to XBARA_IN0 input. */
    kXBARA_InputVdd = 1|0x100U, /*!< Logic one output assigned to XBARA_IN1 input. */
    kXBARA_InputXbarIn2 = 2|0x100U, /*!< XBARIN2 input pin output assigned to XBARA_IN2 input. */
    kXBARA_InputXbarIn3 = 3|0x100U, /*!< XBARIN3 input pin output assigned to XBARA_IN3 input. */
    kXBARA_InputXbarIn4 = 4|0x100U, /*!< XBARIN4 input pin output assigned to XBARA_IN4 input. */
    kXBARA_InputXbarIn5 = 5|0x100U, /*!< XBARIN5 input pin output assigned to XBARA_IN5 input. */
    kXBARA_InputXbarIn6 = 6|0x100U, /*!< XBARIN6 input pin output assigned to XBARA_IN6 input. */
    kXBARA_InputXbarIn7 = 7|0x100U, /*!< XBARIN7 input pin output assigned to XBARA_IN7 input. */
    kXBARA_InputXbarIn8 = 8|0x100U, /*!< XBARIN8 input pin output assigned to XBARA_IN8 input. */
    kXBARA_InputXbarIn9 = 9|0x100U, /*!< XBARIN9 input pin output assigned to XBARA_IN9 input. */
    kXBARA_InputXbarIn10 = 10|0x100U, /*!< XBARIN10 input pin output assigned to XBARA_IN10 input. */
    kXBARA_InputXbarIn11 = 11|0x100U, /*!< XBARIN11 input pin output assigned to XBARA_IN11 input. */
    kXBARA_InputCmp0Output = 12|0x100U, /*!< CMP0 Output output assigned to XBARA_IN12 input. */
    kXBARA_InputCmp1Output = 13|0x100U, /*!< CMP1 Output output assigned to XBARA_IN13 input. */
    kXBARA_InputCmp2Output = 14|0x100U, /*!< CMP2 Output output assigned to XBARA_IN14 input. */
    kXBARA_InputCmp3Output = 15|0x100U, /*!< CMP3 Output output assigned to XBARA_IN15 input. */
    kXBARA_InputFtm0Match = 16|0x100U, /*!< FTM0 all channels output compare ORed together output assigned to XBARA_IN16 input. */
    kXBARA_InputFtm0Extrig = 17|0x100U, /*!< FTM0 all channels counter init ORed together output assigned to XBARA_IN17 input. */
    kXBARA_InputRESERVED18 = 18|0x100U, /*!< XBARA_IN18 input is reserved. */
    kXBARA_InputRESERVED19 = 19|0x100U, /*!< XBARA_IN19 input is reserved. */
    kXBARA_InputRESERVED20 = 20|0x100U, /*!< XBARA_IN20 input is reserved. */
    kXBARA_InputRESERVED21 = 21|0x100U, /*!< XBARA_IN21 input is reserved. */
    kXBARA_InputRESERVED22 = 22|0x100U, /*!< XBARA_IN22 input is reserved. */
    kXBARA_InputRESERVED23 = 23|0x100U, /*!< XBARA_IN23 input is reserved. */
    kXBARA_InputRESERVED24 = 24|0x100U, /*!< XBARA_IN24 input is reserved. */
    kXBARA_InputRESERVED25 = 25|0x100U, /*!< XBARA_IN25 input is reserved. */
    kXBARA_InputRESERVED26 = 26|0x100U, /*!< XBARA_IN26 input is reserved. */
    kXBARA_InputRESERVED27 = 27|0x100U, /*!< XBARA_IN27 input is reserved. */
    kXBARA_InputRESERVED28 = 28|0x100U, /*!< XBARA_IN28 input is reserved. */
    kXBARA_InputPdb0Ch0Output = 29|0x100U, /*!< PDB0 channel 0 output trigger output assigned to XBARA_IN29 input. */
    kXBARA_InputRESERVED30 = 30|0x100U, /*!< XBARA_IN30 input is reserved. */
    kXBARA_InputPdb1Ch0Output = 31|0x100U, /*!< PDB1 channel 0 output trigger output assigned to XBARA_IN31 input. */
    kXBARA_InputRESERVED32 = 32|0x100U, /*!< XBARA_IN32 input is reserved. */
    kXBARA_InputAdcAEs = 33|0x100U, /*!< ADC converter A end of scan output assigned to XBARA_IN33 input. */
    kXBARA_InputRESERVED34 = 34|0x100U, /*!< XBARA_IN34 input is reserved. */
    kXBARA_InputAdcBEs = 35|0x100U, /*!< ADC converter B end of scan output assigned to XBARA_IN35 input. */
    kXBARA_InputFtm1Match = 36|0x100U, /*!< FTM1 all channels output compare ORed together output assigned to XBARA_IN36 input. */
    kXBARA_InputFtm1Extrig = 37|0x100U, /*!< FTM1 all channels counter init ORed together output assigned to XBARA_IN37 input. */
    kXBARA_InputDmaCh0Done = 38|0x100U, /*!< DMA channel 0 done output assigned to XBARA_IN38 input. */
    kXBARA_InputDmaCh1Done = 39|0x100U, /*!< DMA channel 1 done output assigned to XBARA_IN39 input. */
    kXBARA_InputDmaCh6Done = 40|0x100U, /*!< DMA channel 6 done output assigned to XBARA_IN40 input. */
    kXBARA_InputDmaCh7Done = 41|0x100U, /*!< DMA channel 7 done output assigned to XBARA_IN41 input. */
    kXBARA_InputPitTrigger0 = 42|0x100U, /*!< PIT trigger 0 output assigned to XBARA_IN42 input. */
    kXBARA_InputPitTrigger1 = 43|0x100U, /*!< PIT trigger 1 output assigned to XBARA_IN43 input. */
    kXBARA_InputRESERVED44 = 44|0x100U, /*!< XBARA_IN44 input is reserved. */
    kXBARA_InputEnc0CmpPosMatch = 45|0x100U, /*!< ENC0 compare trigger and position match output assigned to XBARA_IN45 input. */
    kXBARA_InputAndOrInvert0 = 46|0x100U, /*!< AOI output 0 output assigned to XBARA_IN46 input. */
    kXBARA_InputAndOrInvert1 = 47|0x100U, /*!< AOI output 1 output assigned to XBARA_IN47 input. */
    kXBARA_InputAndOrInvert2 = 48|0x100U, /*!< AOI output 2 output assigned to XBARA_IN48 input. */
    kXBARA_InputAndOrInvert3 = 49|0x100U, /*!< AOI output 3 output assigned to XBARA_IN49 input. */
    kXBARA_InputPitTrigger2 = 50|0x100U, /*!< PIT trigger 2 output assigned to XBARA_IN50 input. */
    kXBARA_InputPitTrigger3 = 51|0x100U, /*!< PIT trigger 3 output assigned to XBARA_IN51 input. */
    kXBARB_InputCmp0Output = 0|0x200U, /*!< CMP0 Output output assigned to XBARB_IN0 input. */
    kXBARB_InputCmp1Output = 1|0x200U, /*!< CMP1 Output output assigned to XBARB_IN1 input. */
    kXBARB_InputCmp2Output = 2|0x200U, /*!< CMP2 Output output assigned to XBARB_IN2 input. */
    kXBARB_InputCmp3Output = 3|0x200U, /*!< CMP3 Output output assigned to XBARB_IN3 input. */
    kXBARB_InputFtm0Match = 4|0x200U, /*!< FTM0 all channels output compare ORed together output assigned to XBARB_IN4 input. */
    kXBARB_InputFtm0Extrig = 5|0x200U, /*!< FTM0 all channels counter init ORed together output assigned to XBARB_IN5 input. */
    kXBARB_InputRESERVED6 = 6|0x200U, /*!< XBARB_IN6 input is reserved. */
    kXBARB_InputRESERVED7 = 7|0x200U, /*!< XBARB_IN7 input is reserved. */
    kXBARB_InputRESERVED8 = 8|0x200U, /*!< XBARB_IN8 input is reserved. */
    kXBARB_InputRESERVED9 = 9|0x200U, /*!< XBARB_IN9 input is reserved. */
    kXBARB_InputRESERVED10 = 10|0x200U, /*!< XBARB_IN10 input is reserved. */
    kXBARB_InputRESERVED11 = 11|0x200U, /*!< XBARB_IN11 input is reserved. */
    kXBARB_InputPdb0Ch0Output = 12|0x200U, /*!< PDB0 channel 0 output trigger output assigned to XBARB_IN12 input. */
    kXBARB_InputAdcAEs = 13|0x200U, /*!< ADC converter A end of scan output assigned to XBARB_IN13 input. */
    kXBARB_InputXbarIn2 = 14|0x200U, /*!< XBARIN2 input pin output assigned to XBARB_IN14 input. */
    kXBARB_InputXbarIn3 = 15|0x200U, /*!< XBARIN3 input pin output assigned to XBARB_IN15 input. */
    kXBARB_InputFtm1Match = 16|0x200U, /*!< FTM1 all channels output compare ORed together output assigned to XBARB_IN16 input. */
    kXBARB_InputFtm1Extrig = 17|0x200U, /*!< FTM1 all channels counter init ORed together output assigned to XBARB_IN17 input. */
    kXBARB_InputDmaCh0Done = 18|0x200U, /*!< DMA channel 0 done output assigned to XBARB_IN18 input. */
    kXBARB_InputDmaCh1Done = 19|0x200U, /*!< DMA channel 1 done output assigned to XBARB_IN19 input. */
    kXBARB_InputXbarIn10 = 20|0x200U, /*!< XBARIN10 input pin output assigned to XBARB_IN20 input. */
    kXBARB_InputXbarIn11 = 21|0x200U, /*!< XBARIN11 input pin output assigned to XBARB_IN21 input. */
    kXBARB_InputDmaCh6Done = 22|0x200U, /*!< DMA channel 6 done output assigned to XBARB_IN22 input. */
    kXBARB_InputDmaCh7Done = 23|0x200U, /*!< DMA channel 7 done output assigned to XBARB_IN23 input. */
    kXBARB_InputPitTrigger0 = 24|0x200U, /*!< PIT trigger 0 output assigned to XBARB_IN24 input. */
    kXBARB_InputPitTrigger1 = 25|0x200U, /*!< PIT trigger 1 output assigned to XBARB_IN25 input. */
    kXBARB_InputPdb1Ch0Output = 26|0x200U, /*!< PDB1 channel 0 output trigger output assigned to XBARB_IN26 input. */
    kXBARB_InputAdcBEs = 27|0x200U, /*!< ADC converter B end of scan output assigned to XBARB_IN27 input. */
#elif defined(CPU_MKV42F128VLH16) || defined(CPU_MKV42F128VLL16) || defined(CPU_MKV42F256VLH16) || defined(CPU_MKV42F256VLL16) || \
    defined(CPU_MKV42F64VLH16)
    kXBARA_InputVss = 0|0x100U, /*!< Logic zero output assigned to XBARA_IN0 input. */
    kXBARA_InputVdd = 1|0x100U, /*!< Logic one output assigned to XBARA_IN1 input. */
    kXBARA_InputXbarIn2 = 2|0x100U, /*!< XBARIN2 input pin output assigned to XBARA_IN2 input. */
    kXBARA_InputXbarIn3 = 3|0x100U, /*!< XBARIN3 input pin output assigned to XBARA_IN3 input. */
    kXBARA_InputXbarIn4 = 4|0x100U, /*!< XBARIN4 input pin output assigned to XBARA_IN4 input. */
    kXBARA_InputXbarIn5 = 5|0x100U, /*!< XBARIN5 input pin output assigned to XBARA_IN5 input. */
    kXBARA_InputXbarIn6 = 6|0x100U, /*!< XBARIN6 input pin output assigned to XBARA_IN6 input. */
    kXBARA_InputXbarIn7 = 7|0x100U, /*!< XBARIN7 input pin output assigned to XBARA_IN7 input. */
    kXBARA_InputXbarIn8 = 8|0x100U, /*!< XBARIN8 input pin output assigned to XBARA_IN8 input. */
    kXBARA_InputXbarIn9 = 9|0x100U, /*!< XBARIN9 input pin output assigned to XBARA_IN9 input. */
    kXBARA_InputXbarIn10 = 10|0x100U, /*!< XBARIN10 input pin output assigned to XBARA_IN10 input. */
    kXBARA_InputXbarIn11 = 11|0x100U, /*!< XBARIN11 input pin output assigned to XBARA_IN11 input. */
    kXBARA_InputCmp0Output = 12|0x100U, /*!< CMP0 Output output assigned to XBARA_IN12 input. */
    kXBARA_InputCmp1Output = 13|0x100U, /*!< CMP1 Output output assigned to XBARA_IN13 input. */
    kXBARA_InputCmp2Output = 14|0x100U, /*!< CMP2 Output output assigned to XBARA_IN14 input. */
    kXBARA_InputCmp3Output = 15|0x100U, /*!< CMP3 Output output assigned to XBARA_IN15 input. */
    kXBARA_InputFtm0Match = 16|0x100U, /*!< FTM0 all channels output compare ORed together output assigned to XBARA_IN16 input. */
    kXBARA_InputFtm0Extrig = 17|0x100U, /*!< FTM0 all channels counter init ORed together output assigned to XBARA_IN17 input. */
    kXBARA_InputFtm3Match = 18|0x100U, /*!< FTM3 all channels output compare ORed together output assigned to XBARA_IN18 input. */
    kXBARA_InputFtm3Extrig = 19|0x100U, /*!< FTM3 all channels counter init ORed together output assigned to XBARA_IN19 input. */
    kXBARA_InputRESERVED20 = 20|0x100U, /*!< XBARA_IN20 input is reserved. */
    kXBARA_InputRESERVED21 = 21|0x100U, /*!< XBARA_IN21 input is reserved. */
    kXBARA_InputRESERVED22 = 22|0x100U, /*!< XBARA_IN22 input is reserved. */
    kXBARA_InputRESERVED23 = 23|0x100U, /*!< XBARA_IN23 input is reserved. */
    kXBARA_InputRESERVED24 = 24|0x100U, /*!< XBARA_IN24 input is reserved. */
    kXBARA_InputRESERVED25 = 25|0x100U, /*!< XBARA_IN25 input is reserved. */
    kXBARA_InputRESERVED26 = 26|0x100U, /*!< XBARA_IN26 input is reserved. */
    kXBARA_InputRESERVED27 = 27|0x100U, /*!< XBARA_IN27 input is reserved. */
    kXBARA_InputRESERVED28 = 28|0x100U, /*!< XBARA_IN28 input is reserved. */
    kXBARA_InputPdb0Ch0Output = 29|0x100U, /*!< PDB0 channel 0 output trigger output assigned to XBARA_IN29 input. */
    kXBARA_InputRESERVED30 = 30|0x100U, /*!< XBARA_IN30 input is reserved. */
    kXBARA_InputPdb1Ch0Output = 31|0x100U, /*!< PDB1 channel 0 output trigger output assigned to XBARA_IN31 input. */
    kXBARA_InputRESERVED32 = 32|0x100U, /*!< XBARA_IN32 input is reserved. */
    kXBARA_InputAdcAEs = 33|0x100U, /*!< ADC converter A end of scan output assigned to XBARA_IN33 input. */
    kXBARA_InputRESERVED34 = 34|0x100U, /*!< XBARA_IN34 input is reserved. */
    kXBARA_InputAdcBEs = 35|0x100U, /*!< ADC converter B end of scan output assigned to XBARA_IN35 input. */
    kXBARA_InputFtm1Match = 36|0x100U, /*!< FTM1 all channels output compare ORed together output assigned to XBARA_IN36 input. */
    kXBARA_InputFtm1Extrig = 37|0x100U, /*!< FTM1 all channels counter init ORed together output assigned to XBARA_IN37 input. */
    kXBARA_InputDmaCh0Done = 38|0x100U, /*!< DMA channel 0 done output assigned to XBARA_IN38 input. */
    kXBARA_InputDmaCh1Done = 39|0x100U, /*!< DMA channel 1 done output assigned to XBARA_IN39 input. */
    kXBARA_InputDmaCh6Done = 40|0x100U, /*!< DMA channel 6 done output assigned to XBARA_IN40 input. */
    kXBARA_InputDmaCh7Done = 41|0x100U, /*!< DMA channel 7 done output assigned to XBARA_IN41 input. */
    kXBARA_InputPitTrigger0 = 42|0x100U, /*!< PIT trigger 0 output assigned to XBARA_IN42 input. */
    kXBARA_InputPitTrigger1 = 43|0x100U, /*!< PIT trigger 1 output assigned to XBARA_IN43 input. */
    kXBARA_InputRESERVED44 = 44|0x100U, /*!< XBARA_IN44 input is reserved. */
    kXBARA_InputEnc0CmpPosMatch = 45|0x100U, /*!< ENC0 compare trigger and position match output assigned to XBARA_IN45 input. */
    kXBARA_InputAndOrInvert0 = 46|0x100U, /*!< AOI output 0 output assigned to XBARA_IN46 input. */
    kXBARA_InputAndOrInvert1 = 47|0x100U, /*!< AOI output 1 output assigned to XBARA_IN47 input. */
    kXBARA_InputAndOrInvert2 = 48|0x100U, /*!< AOI output 2 output assigned to XBARA_IN48 input. */
    kXBARA_InputAndOrInvert3 = 49|0x100U, /*!< AOI output 3 output assigned to XBARA_IN49 input. */
    kXBARA_InputPitTrigger2 = 50|0x100U, /*!< PIT trigger 2 output assigned to XBARA_IN50 input. */
    kXBARA_InputPitTrigger3 = 51|0x100U, /*!< PIT trigger 3 output assigned to XBARA_IN51 input. */
    kXBARB_InputCmp0Output = 0|0x200U, /*!< CMP0 Output output assigned to XBARB_IN0 input. */
    kXBARB_InputCmp1Output = 1|0x200U, /*!< CMP1 Output output assigned to XBARB_IN1 input. */
    kXBARB_InputCmp2Output = 2|0x200U, /*!< CMP2 Output output assigned to XBARB_IN2 input. */
    kXBARB_InputCmp3Output = 3|0x200U, /*!< CMP3 Output output assigned to XBARB_IN3 input. */
    kXBARB_InputFtm0Match = 4|0x200U, /*!< FTM0 all channels output compare ORed together output assigned to XBARB_IN4 input. */
    kXBARB_InputFtm0Extrig = 5|0x200U, /*!< FTM0 all channels counter init ORed together output assigned to XBARB_IN5 input. */
    kXBARB_InputFtm3Match = 6|0x200U, /*!< FTM3 all channels output compare ORed together output assigned to XBARB_IN6 input. */
    kXBARB_InputFtm3Extrig = 7|0x200U, /*!< FTM3 all channels counter init ORed together output assigned to XBARB_IN7 input. */
    kXBARB_InputRESERVED8 = 8|0x200U, /*!< XBARB_IN8 input is reserved. */
    kXBARB_InputRESERVED9 = 9|0x200U, /*!< XBARB_IN9 input is reserved. */
    kXBARB_InputRESERVED10 = 10|0x200U, /*!< XBARB_IN10 input is reserved. */
    kXBARB_InputRESERVED11 = 11|0x200U, /*!< XBARB_IN11 input is reserved. */
    kXBARB_InputPdb0Ch0Output = 12|0x200U, /*!< PDB0 channel 0 output trigger output assigned to XBARB_IN12 input. */
    kXBARB_InputAdcAEs = 13|0x200U, /*!< ADC converter A end of scan output assigned to XBARB_IN13 input. */
    kXBARB_InputXbarIn2 = 14|0x200U, /*!< XBARIN2 input pin output assigned to XBARB_IN14 input. */
    kXBARB_InputXbarIn3 = 15|0x200U, /*!< XBARIN3 input pin output assigned to XBARB_IN15 input. */
    kXBARB_InputFtm1Match = 16|0x200U, /*!< FTM1 all channels output compare ORed together output assigned to XBARB_IN16 input. */
    kXBARB_InputFtm1Extrig = 17|0x200U, /*!< FTM1 all channels counter init ORed together output assigned to XBARB_IN17 input. */
    kXBARB_InputDmaCh0Done = 18|0x200U, /*!< DMA channel 0 done output assigned to XBARB_IN18 input. */
    kXBARB_InputDmaCh1Done = 19|0x200U, /*!< DMA channel 1 done output assigned to XBARB_IN19 input. */
    kXBARB_InputXbarIn10 = 20|0x200U, /*!< XBARIN10 input pin output assigned to XBARB_IN20 input. */
    kXBARB_InputXbarIn11 = 21|0x200U, /*!< XBARIN11 input pin output assigned to XBARB_IN21 input. */
    kXBARB_InputDmaCh6Done = 22|0x200U, /*!< DMA channel 6 done output assigned to XBARB_IN22 input. */
    kXBARB_InputDmaCh7Done = 23|0x200U, /*!< DMA channel 7 done output assigned to XBARB_IN23 input. */
    kXBARB_InputPitTrigger0 = 24|0x200U, /*!< PIT trigger 0 output assigned to XBARB_IN24 input. */
    kXBARB_InputPitTrigger1 = 25|0x200U, /*!< PIT trigger 1 output assigned to XBARB_IN25 input. */
    kXBARB_InputPdb1Ch0Output = 26|0x200U, /*!< PDB1 channel 0 output trigger output assigned to XBARB_IN26 input. */
    kXBARB_InputAdcBEs = 27|0x200U, /*!< ADC converter B end of scan output assigned to XBARB_IN27 input. */
#elif defined(CPU_MKV44F128VLF16) || defined(CPU_MKV44F128VLH16) || defined(CPU_MKV44F128VLL16) || defined(CPU_MKV44F256VLH16) || \
    defined(CPU_MKV44F256VLL16) || defined(CPU_MKV44F64VLF16) || defined(CPU_MKV44F64VLH16)
    kXBARA_InputVss = 0|0x100U, /*!< Logic zero output assigned to XBARA_IN0 input. */
    kXBARA_InputVdd = 1|0x100U, /*!< Logic one output assigned to XBARA_IN1 input. */
    kXBARA_InputXbarIn2 = 2|0x100U, /*!< XBARIN2 input pin output assigned to XBARA_IN2 input. */
    kXBARA_InputXbarIn3 = 3|0x100U, /*!< XBARIN3 input pin output assigned to XBARA_IN3 input. */
    kXBARA_InputXbarIn4 = 4|0x100U, /*!< XBARIN4 input pin output assigned to XBARA_IN4 input. */
    kXBARA_InputXbarIn5 = 5|0x100U, /*!< XBARIN5 input pin output assigned to XBARA_IN5 input. */
    kXBARA_InputXbarIn6 = 6|0x100U, /*!< XBARIN6 input pin output assigned to XBARA_IN6 input. */
    kXBARA_InputXbarIn7 = 7|0x100U, /*!< XBARIN7 input pin output assigned to XBARA_IN7 input. */
    kXBARA_InputXbarIn8 = 8|0x100U, /*!< XBARIN8 input pin output assigned to XBARA_IN8 input. */
    kXBARA_InputXbarIn9 = 9|0x100U, /*!< XBARIN9 input pin output assigned to XBARA_IN9 input. */
    kXBARA_InputXbarIn10 = 10|0x100U, /*!< XBARIN10 input pin output assigned to XBARA_IN10 input. */
    kXBARA_InputXbarIn11 = 11|0x100U, /*!< XBARIN11 input pin output assigned to XBARA_IN11 input. */
    kXBARA_InputCmp0Output = 12|0x100U, /*!< CMP0 Output output assigned to XBARA_IN12 input. */
    kXBARA_InputCmp1Output = 13|0x100U, /*!< CMP1 Output output assigned to XBARA_IN13 input. */
    kXBARA_InputCmp2Output = 14|0x100U, /*!< CMP2 Output output assigned to XBARA_IN14 input. */
    kXBARA_InputCmp3Output = 15|0x100U, /*!< CMP3 Output output assigned to XBARA_IN15 input. */
    kXBARA_InputRESERVED16 = 16|0x100U, /*!< XBARA_IN16 input is reserved. */
    kXBARA_InputRESERVED17 = 17|0x100U, /*!< XBARA_IN17 input is reserved. */
    kXBARA_InputRESERVED18 = 18|0x100U, /*!< XBARA_IN18 input is reserved. */
    kXBARA_InputRESERVED19 = 19|0x100U, /*!< XBARA_IN19 input is reserved. */
    kXBARA_InputPwm0Trg0 = 20|0x100U, /*!< PWMA channel 0 trigger 0 output assigned to XBARA_IN20 input. */
    kXBARA_InputPwm0Trg1 = 21|0x100U, /*!< PWMA channel 0 trigger 1 output assigned to XBARA_IN21 input. */
    kXBARA_InputPwm1Trg0 = 22|0x100U, /*!< PWMA channel 1 trigger 0 output assigned to XBARA_IN22 input. */
    kXBARA_InputPwm1Trg1 = 23|0x100U, /*!< PWMA channel 1 trigger 1 output assigned to XBARA_IN23 input. */
    kXBARA_InputPwm2Trg0 = 24|0x100U, /*!< PWMA channel 2 trigger 0 output assigned to XBARA_IN24 input. */
    kXBARA_InputPwm2Trg1 = 25|0x100U, /*!< PWMA channel 2 trigger 1 output assigned to XBARA_IN25 input. */
    kXBARA_InputPwm3Trg0 = 26|0x100U, /*!< PWMA channel 3 trigger 0 output assigned to XBARA_IN26 input. */
    kXBARA_InputPwm3Trg1 = 27|0x100U, /*!< PWMA channel 3 trigger 1 output assigned to XBARA_IN27 input. */
    kXBARA_InputRESERVED28 = 28|0x100U, /*!< XBARA_IN28 input is reserved. */
    kXBARA_InputPdb0Ch0Output = 29|0x100U, /*!< PDB0 channel 0 output trigger output assigned to XBARA_IN29 input. */
    kXBARA_InputRESERVED30 = 30|0x100U, /*!< XBARA_IN30 input is reserved. */
    kXBARA_InputPdb1Ch0Output = 31|0x100U, /*!< PDB1 channel 0 output trigger output assigned to XBARA_IN31 input. */
    kXBARA_InputRESERVED32 = 32|0x100U, /*!< XBARA_IN32 input is reserved. */
    kXBARA_InputAdcAEs = 33|0x100U, /*!< ADC converter A end of scan output assigned to XBARA_IN33 input. */
    kXBARA_InputRESERVED34 = 34|0x100U, /*!< XBARA_IN34 input is reserved. */
    kXBARA_InputAdcBEs = 35|0x100U, /*!< ADC converter B end of scan output assigned to XBARA_IN35 input. */
    kXBARA_InputRESERVED36 = 36|0x100U, /*!< XBARA_IN36 input is reserved. */
    kXBARA_InputRESERVED37 = 37|0x100U, /*!< XBARA_IN37 input is reserved. */
    kXBARA_InputDmaCh0Done = 38|0x100U, /*!< DMA channel 0 done output assigned to XBARA_IN38 input. */
    kXBARA_InputDmaCh1Done = 39|0x100U, /*!< DMA channel 1 done output assigned to XBARA_IN39 input. */
    kXBARA_InputDmaCh6Done = 40|0x100U, /*!< DMA channel 6 done output assigned to XBARA_IN40 input. */
    kXBARA_InputDmaCh7Done = 41|0x100U, /*!< DMA channel 7 done output assigned to XBARA_IN41 input. */
    kXBARA_InputPitTrigger0 = 42|0x100U, /*!< PIT trigger 0 output assigned to XBARA_IN42 input. */
    kXBARA_InputPitTrigger1 = 43|0x100U, /*!< PIT trigger 1 output assigned to XBARA_IN43 input. */
    kXBARA_InputRESERVED44 = 44|0x100U, /*!< XBARA_IN44 input is reserved. */
    kXBARA_InputEnc0CmpPosMatch = 45|0x100U, /*!< ENC0 compare trigger and position match output assigned to XBARA_IN45 input. */
    kXBARA_InputAndOrInvert0 = 46|0x100U, /*!< AOI output 0 output assigned to XBARA_IN46 input. */
    kXBARA_InputAndOrInvert1 = 47|0x100U, /*!< AOI output 1 output assigned to XBARA_IN47 input. */
    kXBARA_InputAndOrInvert2 = 48|0x100U, /*!< AOI output 2 output assigned to XBARA_IN48 input. */
    kXBARA_InputAndOrInvert3 = 49|0x100U, /*!< AOI output 3 output assigned to XBARA_IN49 input. */
    kXBARA_InputPitTrigger2 = 50|0x100U, /*!< PIT trigger 2 output assigned to XBARA_IN50 input. */
    kXBARA_InputPitTrigger3 = 51|0x100U, /*!< PIT trigger 3 output assigned to XBARA_IN51 input. */
    kXBARB_InputCmp0Output = 0|0x200U, /*!< CMP0 Output output assigned to XBARB_IN0 input. */
    kXBARB_InputCmp1Output = 1|0x200U, /*!< CMP1 Output output assigned to XBARB_IN1 input. */
    kXBARB_InputCmp2Output = 2|0x200U, /*!< CMP2 Output output assigned to XBARB_IN2 input. */
    kXBARB_InputCmp3Output = 3|0x200U, /*!< CMP3 Output output assigned to XBARB_IN3 input. */
    kXBARB_InputRESERVED4 = 4|0x200U, /*!< XBARB_IN4 input is reserved. */
    kXBARB_InputRESERVED5 = 5|0x200U, /*!< XBARB_IN5 input is reserved. */
    kXBARB_InputRESERVED6 = 6|0x200U, /*!< XBARB_IN6 input is reserved. */
    kXBARB_InputRESERVED7 = 7|0x200U, /*!< XBARB_IN7 input is reserved. */
    kXBARB_InputPwm0Trg0OrPwm0Trg1 = 8|0x200U, /*!< PWMA channel 0 trigger 0 or  trigger 1 output assigned to XBARB_IN8 input. */
    kXBARB_InputPwm1Trg0OrPwm1Trg1 = 9|0x200U, /*!< PWMA channel 1 trigger 0 or  trigger 1 output assigned to XBARB_IN9 input. */
    kXBARB_InputPwm2Trg0OrPwm2Trg1 = 10|0x200U, /*!< PWMA channel 2 trigger 0 or  trigger 1 output assigned to XBARB_IN10 input. */
    kXBARB_InputPwm3Trg0OrPwm3Trg1 = 11|0x200U, /*!< PWMA channel 3 trigger 0 or  trigger 1 output assigned to XBARB_IN11 input. */
    kXBARB_InputPdb0Ch0Output = 12|0x200U, /*!< PDB0 channel 0 output trigger output assigned to XBARB_IN12 input. */
    kXBARB_InputAdcAEs = 13|0x200U, /*!< ADC converter A end of scan output assigned to XBARB_IN13 input. */
    kXBARB_InputXbarIn2 = 14|0x200U, /*!< XBARIN2 input pin output assigned to XBARB_IN14 input. */
    kXBARB_InputXbarIn3 = 15|0x200U, /*!< XBARIN3 input pin output assigned to XBARB_IN15 input. */
    kXBARB_InputRESERVED16 = 16|0x200U, /*!< XBARB_IN16 input is reserved. */
    kXBARB_InputRESERVED17 = 17|0x200U, /*!< XBARB_IN17 input is reserved. */
    kXBARB_InputDmaCh0Done = 18|0x200U, /*!< DMA channel 0 done output assigned to XBARB_IN18 input. */
    kXBARB_InputDmaCh1Done = 19|0x200U, /*!< DMA channel 1 done output assigned to XBARB_IN19 input. */
    kXBARB_InputXbarIn10 = 20|0x200U, /*!< XBARIN10 input pin output assigned to XBARB_IN20 input. */
    kXBARB_InputXbarIn11 = 21|0x200U, /*!< XBARIN11 input pin output assigned to XBARB_IN21 input. */
    kXBARB_InputDmaCh6Done = 22|0x200U, /*!< DMA channel 6 done output assigned to XBARB_IN22 input. */
    kXBARB_InputDmaCh7Done = 23|0x200U, /*!< DMA channel 7 done output assigned to XBARB_IN23 input. */
    kXBARB_InputPitTrigger0 = 24|0x200U, /*!< PIT trigger 0 output assigned to XBARB_IN24 input. */
    kXBARB_InputPitTrigger1 = 25|0x200U, /*!< PIT trigger 1 output assigned to XBARB_IN25 input. */
    kXBARB_InputPdb1Ch0Output = 26|0x200U, /*!< PDB1 channel 0 output trigger output assigned to XBARB_IN26 input. */
    kXBARB_InputAdcBEs = 27|0x200U, /*!< ADC converter B end of scan output assigned to XBARB_IN27 input. */
#elif defined(CPU_MKV46F128VLH16) || defined(CPU_MKV46F256VLH16)
    kXBARA_InputVss = 0|0x100U, /*!< Logic zero output assigned to XBARA_IN0 input. */
    kXBARA_InputVdd = 1|0x100U, /*!< Logic one output assigned to XBARA_IN1 input. */
    kXBARA_InputXbarIn2 = 2|0x100U, /*!< XBARIN2 input pin output assigned to XBARA_IN2 input. */
    kXBARA_InputXbarIn3 = 3|0x100U, /*!< XBARIN3 input pin output assigned to XBARA_IN3 input. */
    kXBARA_InputXbarIn4 = 4|0x100U, /*!< XBARIN4 input pin output assigned to XBARA_IN4 input. */
    kXBARA_InputXbarIn5 = 5|0x100U, /*!< XBARIN5 input pin output assigned to XBARA_IN5 input. */
    kXBARA_InputXbarIn6 = 6|0x100U, /*!< XBARIN6 input pin output assigned to XBARA_IN6 input. */
    kXBARA_InputXbarIn7 = 7|0x100U, /*!< XBARIN7 input pin output assigned to XBARA_IN7 input. */
    kXBARA_InputXbarIn8 = 8|0x100U, /*!< XBARIN8 input pin output assigned to XBARA_IN8 input. */
    kXBARA_InputXbarIn9 = 9|0x100U, /*!< XBARIN9 input pin output assigned to XBARA_IN9 input. */
    kXBARA_InputXbarIn10 = 10|0x100U, /*!< XBARIN10 input pin output assigned to XBARA_IN10 input. */
    kXBARA_InputXbarIn11 = 11|0x100U, /*!< XBARIN11 input pin output assigned to XBARA_IN11 input. */
    kXBARA_InputCmp0Output = 12|0x100U, /*!< CMP0 Output output assigned to XBARA_IN12 input. */
    kXBARA_InputCmp1Output = 13|0x100U, /*!< CMP1 Output output assigned to XBARA_IN13 input. */
    kXBARA_InputCmp2Output = 14|0x100U, /*!< CMP2 Output output assigned to XBARA_IN14 input. */
    kXBARA_InputCmp3Output = 15|0x100U, /*!< CMP3 Output output assigned to XBARA_IN15 input. */
    kXBARA_InputFtm0Match = 16|0x100U, /*!< FTM0 all channels output compare ORed together output assigned to XBARA_IN16 input. */
    kXBARA_InputFtm0Extrig = 17|0x100U, /*!< FTM0 all channels counter init ORed together output assigned to XBARA_IN17 input. */
    kXBARA_InputRESERVED18 = 18|0x100U, /*!< XBARA_IN18 input is reserved. */
    kXBARA_InputRESERVED19 = 19|0x100U, /*!< XBARA_IN19 input is reserved. */
    kXBARA_InputPwm0Trg0 = 20|0x100U, /*!< PWMA channel 0 trigger 0 output assigned to XBARA_IN20 input. */
    kXBARA_InputPwm0Trg1 = 21|0x100U, /*!< PWMA channel 0 trigger 1 output assigned to XBARA_IN21 input. */
    kXBARA_InputPwm1Trg0 = 22|0x100U, /*!< PWMA channel 1 trigger 0 output assigned to XBARA_IN22 input. */
    kXBARA_InputPwm1Trg1 = 23|0x100U, /*!< PWMA channel 1 trigger 1 output assigned to XBARA_IN23 input. */
    kXBARA_InputPwm2Trg0 = 24|0x100U, /*!< PWMA channel 2 trigger 0 output assigned to XBARA_IN24 input. */
    kXBARA_InputPwm2Trg1 = 25|0x100U, /*!< PWMA channel 2 trigger 1 output assigned to XBARA_IN25 input. */
    kXBARA_InputPwm3Trg0 = 26|0x100U, /*!< PWMA channel 3 trigger 0 output assigned to XBARA_IN26 input. */
    kXBARA_InputPwm3Trg1 = 27|0x100U, /*!< PWMA channel 3 trigger 1 output assigned to XBARA_IN27 input. */
    kXBARA_InputRESERVED28 = 28|0x100U, /*!< XBARA_IN28 input is reserved. */
    kXBARA_InputPdb0Ch0Output = 29|0x100U, /*!< PDB0 channel 0 output trigger output assigned to XBARA_IN29 input. */
    kXBARA_InputRESERVED30 = 30|0x100U, /*!< XBARA_IN30 input is reserved. */
    kXBARA_InputPdb1Ch0Output = 31|0x100U, /*!< PDB1 channel 0 output trigger output assigned to XBARA_IN31 input. */
    kXBARA_InputRESERVED32 = 32|0x100U, /*!< XBARA_IN32 input is reserved. */
    kXBARA_InputAdcAEs = 33|0x100U, /*!< ADC converter A end of scan output assigned to XBARA_IN33 input. */
    kXBARA_InputRESERVED34 = 34|0x100U, /*!< XBARA_IN34 input is reserved. */
    kXBARA_InputAdcBEs = 35|0x100U, /*!< ADC converter B end of scan output assigned to XBARA_IN35 input. */
    kXBARA_InputFtm1Match = 36|0x100U, /*!< FTM1 all channels output compare ORed together output assigned to XBARA_IN36 input. */
    kXBARA_InputFtm1Extrig = 37|0x100U, /*!< FTM1 all channels counter init ORed together output assigned to XBARA_IN37 input. */
    kXBARA_InputDmaCh0Done = 38|0x100U, /*!< DMA channel 0 done output assigned to XBARA_IN38 input. */
    kXBARA_InputDmaCh1Done = 39|0x100U, /*!< DMA channel 1 done output assigned to XBARA_IN39 input. */
    kXBARA_InputDmaCh6Done = 40|0x100U, /*!< DMA channel 6 done output assigned to XBARA_IN40 input. */
    kXBARA_InputDmaCh7Done = 41|0x100U, /*!< DMA channel 7 done output assigned to XBARA_IN41 input. */
    kXBARA_InputPitTrigger0 = 42|0x100U, /*!< PIT trigger 0 output assigned to XBARA_IN42 input. */
    kXBARA_InputPitTrigger1 = 43|0x100U, /*!< PIT trigger 1 output assigned to XBARA_IN43 input. */
    kXBARA_InputRESERVED44 = 44|0x100U, /*!< XBARA_IN44 input is reserved. */
    kXBARA_InputEnc0CmpPosMatch = 45|0x100U, /*!< ENC0 compare trigger and position match output assigned to XBARA_IN45 input. */
    kXBARA_InputAndOrInvert0 = 46|0x100U, /*!< AOI output 0 output assigned to XBARA_IN46 input. */
    kXBARA_InputAndOrInvert1 = 47|0x100U, /*!< AOI output 1 output assigned to XBARA_IN47 input. */
    kXBARA_InputAndOrInvert2 = 48|0x100U, /*!< AOI output 2 output assigned to XBARA_IN48 input. */
    kXBARA_InputAndOrInvert3 = 49|0x100U, /*!< AOI output 3 output assigned to XBARA_IN49 input. */
    kXBARA_InputPitTrigger2 = 50|0x100U, /*!< PIT trigger 2 output assigned to XBARA_IN50 input. */
    kXBARA_InputPitTrigger3 = 51|0x100U, /*!< PIT trigger 3 output assigned to XBARA_IN51 input. */
    kXBARB_InputCmp0Output = 0|0x200U, /*!< CMP0 Output output assigned to XBARB_IN0 input. */
    kXBARB_InputCmp1Output = 1|0x200U, /*!< CMP1 Output output assigned to XBARB_IN1 input. */
    kXBARB_InputCmp2Output = 2|0x200U, /*!< CMP2 Output output assigned to XBARB_IN2 input. */
    kXBARB_InputCmp3Output = 3|0x200U, /*!< CMP3 Output output assigned to XBARB_IN3 input. */
    kXBARB_InputFtm0Match = 4|0x200U, /*!< FTM0 all channels output compare ORed together output assigned to XBARB_IN4 input. */
    kXBARB_InputFtm0Extrig = 5|0x200U, /*!< FTM0 all channels counter init ORed together output assigned to XBARB_IN5 input. */
    kXBARB_InputRESERVED6 = 6|0x200U, /*!< XBARB_IN6 input is reserved. */
    kXBARB_InputRESERVED7 = 7|0x200U, /*!< XBARB_IN7 input is reserved. */
    kXBARB_InputPwm0Trg0OrPwm0Trg1 = 8|0x200U, /*!< PWMA channel 0 trigger 0 or  trigger 1 output assigned to XBARB_IN8 input. */
    kXBARB_InputPwm1Trg0OrPwm1Trg1 = 9|0x200U, /*!< PWMA channel 1 trigger 0 or  trigger 1 output assigned to XBARB_IN9 input. */
    kXBARB_InputPwm2Trg0OrPwm2Trg1 = 10|0x200U, /*!< PWMA channel 2 trigger 0 or  trigger 1 output assigned to XBARB_IN10 input. */
    kXBARB_InputPwm3Trg0OrPwm3Trg1 = 11|0x200U, /*!< PWMA channel 3 trigger 0 or  trigger 1 output assigned to XBARB_IN11 input. */
    kXBARB_InputPdb0Ch0Output = 12|0x200U, /*!< PDB0 channel 0 output trigger output assigned to XBARB_IN12 input. */
    kXBARB_InputAdcAEs = 13|0x200U, /*!< ADC converter A end of scan output assigned to XBARB_IN13 input. */
    kXBARB_InputXbarIn2 = 14|0x200U, /*!< XBARIN2 input pin output assigned to XBARB_IN14 input. */
    kXBARB_InputXbarIn3 = 15|0x200U, /*!< XBARIN3 input pin output assigned to XBARB_IN15 input. */
    kXBARB_InputFtm1Match = 16|0x200U, /*!< FTM1 all channels output compare ORed together output assigned to XBARB_IN16 input. */
    kXBARB_InputFtm1Extrig = 17|0x200U, /*!< FTM1 all channels counter init ORed together output assigned to XBARB_IN17 input. */
    kXBARB_InputDmaCh0Done = 18|0x200U, /*!< DMA channel 0 done output assigned to XBARB_IN18 input. */
    kXBARB_InputDmaCh1Done = 19|0x200U, /*!< DMA channel 1 done output assigned to XBARB_IN19 input. */
    kXBARB_InputXbarIn10 = 20|0x200U, /*!< XBARIN10 input pin output assigned to XBARB_IN20 input. */
    kXBARB_InputXbarIn11 = 21|0x200U, /*!< XBARIN11 input pin output assigned to XBARB_IN21 input. */
    kXBARB_InputDmaCh6Done = 22|0x200U, /*!< DMA channel 6 done output assigned to XBARB_IN22 input. */
    kXBARB_InputDmaCh7Done = 23|0x200U, /*!< DMA channel 7 done output assigned to XBARB_IN23 input. */
    kXBARB_InputPitTrigger0 = 24|0x200U, /*!< PIT trigger 0 output assigned to XBARB_IN24 input. */
    kXBARB_InputPitTrigger1 = 25|0x200U, /*!< PIT trigger 1 output assigned to XBARB_IN25 input. */
    kXBARB_InputPdb1Ch0Output = 26|0x200U, /*!< PDB1 channel 0 output trigger output assigned to XBARB_IN26 input. */
    kXBARB_InputAdcBEs = 27|0x200U, /*!< ADC converter B end of scan output assigned to XBARB_IN27 input. */
#elif defined(CPU_MKV46F128VLL16) || defined(CPU_MKV46F256VLL16)
    kXBARA_InputVss = 0|0x100U, /*!< Logic zero output assigned to XBARA_IN0 input. */
    kXBARA_InputVdd = 1|0x100U, /*!< Logic one output assigned to XBARA_IN1 input. */
    kXBARA_InputXbarIn2 = 2|0x100U, /*!< XBARIN2 input pin output assigned to XBARA_IN2 input. */
    kXBARA_InputXbarIn3 = 3|0x100U, /*!< XBARIN3 input pin output assigned to XBARA_IN3 input. */
    kXBARA_InputXbarIn4 = 4|0x100U, /*!< XBARIN4 input pin output assigned to XBARA_IN4 input. */
    kXBARA_InputXbarIn5 = 5|0x100U, /*!< XBARIN5 input pin output assigned to XBARA_IN5 input. */
    kXBARA_InputXbarIn6 = 6|0x100U, /*!< XBARIN6 input pin output assigned to XBARA_IN6 input. */
    kXBARA_InputXbarIn7 = 7|0x100U, /*!< XBARIN7 input pin output assigned to XBARA_IN7 input. */
    kXBARA_InputXbarIn8 = 8|0x100U, /*!< XBARIN8 input pin output assigned to XBARA_IN8 input. */
    kXBARA_InputXbarIn9 = 9|0x100U, /*!< XBARIN9 input pin output assigned to XBARA_IN9 input. */
    kXBARA_InputXbarIn10 = 10|0x100U, /*!< XBARIN10 input pin output assigned to XBARA_IN10 input. */
    kXBARA_InputXbarIn11 = 11|0x100U, /*!< XBARIN11 input pin output assigned to XBARA_IN11 input. */
    kXBARA_InputCmp0Output = 12|0x100U, /*!< CMP0 Output output assigned to XBARA_IN12 input. */
    kXBARA_InputCmp1Output = 13|0x100U, /*!< CMP1 Output output assigned to XBARA_IN13 input. */
    kXBARA_InputCmp2Output = 14|0x100U, /*!< CMP2 Output output assigned to XBARA_IN14 input. */
    kXBARA_InputCmp3Output = 15|0x100U, /*!< CMP3 Output output assigned to XBARA_IN15 input. */
    kXBARA_InputFtm0Match = 16|0x100U, /*!< FTM0 all channels output compare ORed together output assigned to XBARA_IN16 input. */
    kXBARA_InputFtm0Extrig = 17|0x100U, /*!< FTM0 all channels counter init ORed together output assigned to XBARA_IN17 input. */
    kXBARA_InputFtm3Match = 18|0x100U, /*!< FTM3 all channels output compare ORed together output assigned to XBARA_IN18 input. */
    kXBARA_InputFtm3Extrig = 19|0x100U, /*!< FTM3 all channels counter init ORed together output assigned to XBARA_IN19 input. */
    kXBARA_InputPwm0Trg0 = 20|0x100U, /*!< PWMA channel 0 trigger 0 output assigned to XBARA_IN20 input. */
    kXBARA_InputPwm0Trg1 = 21|0x100U, /*!< PWMA channel 0 trigger 1 output assigned to XBARA_IN21 input. */
    kXBARA_InputPwm1Trg0 = 22|0x100U, /*!< PWMA channel 1 trigger 0 output assigned to XBARA_IN22 input. */
    kXBARA_InputPwm1Trg1 = 23|0x100U, /*!< PWMA channel 1 trigger 1 output assigned to XBARA_IN23 input. */
    kXBARA_InputPwm2Trg0 = 24|0x100U, /*!< PWMA channel 2 trigger 0 output assigned to XBARA_IN24 input. */
    kXBARA_InputPwm2Trg1 = 25|0x100U, /*!< PWMA channel 2 trigger 1 output assigned to XBARA_IN25 input. */
    kXBARA_InputPwm3Trg0 = 26|0x100U, /*!< PWMA channel 3 trigger 0 output assigned to XBARA_IN26 input. */
    kXBARA_InputPwm3Trg1 = 27|0x100U, /*!< PWMA channel 3 trigger 1 output assigned to XBARA_IN27 input. */
    kXBARA_InputRESERVED28 = 28|0x100U, /*!< XBARA_IN28 input is reserved. */
    kXBARA_InputPdb0Ch0Output = 29|0x100U, /*!< PDB0 channel 0 output trigger output assigned to XBARA_IN29 input. */
    kXBARA_InputRESERVED30 = 30|0x100U, /*!< XBARA_IN30 input is reserved. */
    kXBARA_InputPdb1Ch0Output = 31|0x100U, /*!< PDB1 channel 0 output trigger output assigned to XBARA_IN31 input. */
    kXBARA_InputRESERVED32 = 32|0x100U, /*!< XBARA_IN32 input is reserved. */
    kXBARA_InputAdcAEs = 33|0x100U, /*!< ADC converter A end of scan output assigned to XBARA_IN33 input. */
    kXBARA_InputRESERVED34 = 34|0x100U, /*!< XBARA_IN34 input is reserved. */
    kXBARA_InputAdcBEs = 35|0x100U, /*!< ADC converter B end of scan output assigned to XBARA_IN35 input. */
    kXBARA_InputFtm1Match = 36|0x100U, /*!< FTM1 all channels output compare ORed together output assigned to XBARA_IN36 input. */
    kXBARA_InputFtm1Extrig = 37|0x100U, /*!< FTM1 all channels counter init ORed together output assigned to XBARA_IN37 input. */
    kXBARA_InputDmaCh0Done = 38|0x100U, /*!< DMA channel 0 done output assigned to XBARA_IN38 input. */
    kXBARA_InputDmaCh1Done = 39|0x100U, /*!< DMA channel 1 done output assigned to XBARA_IN39 input. */
    kXBARA_InputDmaCh6Done = 40|0x100U, /*!< DMA channel 6 done output assigned to XBARA_IN40 input. */
    kXBARA_InputDmaCh7Done = 41|0x100U, /*!< DMA channel 7 done output assigned to XBARA_IN41 input. */
    kXBARA_InputPitTrigger0 = 42|0x100U, /*!< PIT trigger 0 output assigned to XBARA_IN42 input. */
    kXBARA_InputPitTrigger1 = 43|0x100U, /*!< PIT trigger 1 output assigned to XBARA_IN43 input. */
    kXBARA_InputRESERVED44 = 44|0x100U, /*!< XBARA_IN44 input is reserved. */
    kXBARA_InputEnc0CmpPosMatch = 45|0x100U, /*!< ENC0 compare trigger and position match output assigned to XBARA_IN45 input. */
    kXBARA_InputAndOrInvert0 = 46|0x100U, /*!< AOI output 0 output assigned to XBARA_IN46 input. */
    kXBARA_InputAndOrInvert1 = 47|0x100U, /*!< AOI output 1 output assigned to XBARA_IN47 input. */
    kXBARA_InputAndOrInvert2 = 48|0x100U, /*!< AOI output 2 output assigned to XBARA_IN48 input. */
    kXBARA_InputAndOrInvert3 = 49|0x100U, /*!< AOI output 3 output assigned to XBARA_IN49 input. */
    kXBARA_InputPitTrigger2 = 50|0x100U, /*!< PIT trigger 2 output assigned to XBARA_IN50 input. */
    kXBARA_InputPitTrigger3 = 51|0x100U, /*!< PIT trigger 3 output assigned to XBARA_IN51 input. */
    kXBARB_InputCmp0Output = 0|0x200U, /*!< CMP0 Output output assigned to XBARB_IN0 input. */
    kXBARB_InputCmp1Output = 1|0x200U, /*!< CMP1 Output output assigned to XBARB_IN1 input. */
    kXBARB_InputCmp2Output = 2|0x200U, /*!< CMP2 Output output assigned to XBARB_IN2 input. */
    kXBARB_InputCmp3Output = 3|0x200U, /*!< CMP3 Output output assigned to XBARB_IN3 input. */
    kXBARB_InputFtm0Match = 4|0x200U, /*!< FTM0 all channels output compare ORed together output assigned to XBARB_IN4 input. */
    kXBARB_InputFtm0Extrig = 5|0x200U, /*!< FTM0 all channels counter init ORed together output assigned to XBARB_IN5 input. */
    kXBARB_InputFtm3Match = 6|0x200U, /*!< FTM3 all channels output compare ORed together output assigned to XBARB_IN6 input. */
    kXBARB_InputFtm3Extrig = 7|0x200U, /*!< FTM3 all channels counter init ORed together output assigned to XBARB_IN7 input. */
    kXBARB_InputPwm0Trg0OrPwm0Trg1 = 8|0x200U, /*!< PWMA channel 0 trigger 0 or  trigger 1 output assigned to XBARB_IN8 input. */
    kXBARB_InputPwm1Trg0OrPwm1Trg1 = 9|0x200U, /*!< PWMA channel 1 trigger 0 or  trigger 1 output assigned to XBARB_IN9 input. */
    kXBARB_InputPwm2Trg0OrPwm2Trg1 = 10|0x200U, /*!< PWMA channel 2 trigger 0 or  trigger 1 output assigned to XBARB_IN10 input. */
    kXBARB_InputPwm3Trg0OrPwm3Trg1 = 11|0x200U, /*!< PWMA channel 3 trigger 0 or  trigger 1 output assigned to XBARB_IN11 input. */
    kXBARB_InputPdb0Ch0Output = 12|0x200U, /*!< PDB0 channel 0 output trigger output assigned to XBARB_IN12 input. */
    kXBARB_InputAdcAEs = 13|0x200U, /*!< ADC converter A end of scan output assigned to XBARB_IN13 input. */
    kXBARB_InputXbarIn2 = 14|0x200U, /*!< XBARIN2 input pin output assigned to XBARB_IN14 input. */
    kXBARB_InputXbarIn3 = 15|0x200U, /*!< XBARIN3 input pin output assigned to XBARB_IN15 input. */
    kXBARB_InputFtm1Match = 16|0x200U, /*!< FTM1 all channels output compare ORed together output assigned to XBARB_IN16 input. */
    kXBARB_InputFtm1Extrig = 17|0x200U, /*!< FTM1 all channels counter init ORed together output assigned to XBARB_IN17 input. */
    kXBARB_InputDmaCh0Done = 18|0x200U, /*!< DMA channel 0 done output assigned to XBARB_IN18 input. */
    kXBARB_InputDmaCh1Done = 19|0x200U, /*!< DMA channel 1 done output assigned to XBARB_IN19 input. */
    kXBARB_InputXbarIn10 = 20|0x200U, /*!< XBARIN10 input pin output assigned to XBARB_IN20 input. */
    kXBARB_InputXbarIn11 = 21|0x200U, /*!< XBARIN11 input pin output assigned to XBARB_IN21 input. */
    kXBARB_InputDmaCh6Done = 22|0x200U, /*!< DMA channel 6 done output assigned to XBARB_IN22 input. */
    kXBARB_InputDmaCh7Done = 23|0x200U, /*!< DMA channel 7 done output assigned to XBARB_IN23 input. */
    kXBARB_InputPitTrigger0 = 24|0x200U, /*!< PIT trigger 0 output assigned to XBARB_IN24 input. */
    kXBARB_InputPitTrigger1 = 25|0x200U, /*!< PIT trigger 1 output assigned to XBARB_IN25 input. */
    kXBARB_InputPdb1Ch0Output = 26|0x200U, /*!< PDB1 channel 0 output trigger output assigned to XBARB_IN26 input. */
    kXBARB_InputAdcBEs = 27|0x200U, /*!< ADC converter B end of scan output assigned to XBARB_IN27 input. */
#elif defined(CPU_MKV56F1M0VLL22) || defined(CPU_MKV56F512VLL22) || defined(CPU_MKV56F1M0VLQ22) || defined(CPU_MKV56F512VLQ22) || \
    defined(CPU_MKV56F1M0VMD22) || defined(CPU_MKV56F512VMD22) || defined(CPU_MKV58F1M0VLL22) || defined(CPU_MKV58F512VLL22) || \
    defined(CPU_MKV58F1M0VLQ22) || defined(CPU_MKV58F512VLQ22) || defined(CPU_MKV58F1M0VMD22) || defined(CPU_MKV58F512VMD22)
    kXBARA_InputVss = 0|0x100U, /*!< Logic zero output assigned to XBARA_IN0 input. */
    kXBARA_InputVdd = 1|0x100U, /*!< Logic one output assigned to XBARA_IN1 input. */
    kXBARA_InputXbarIn2 = 2|0x100U, /*!< XBAR0_IN2 input pin output assigned to XBARA_IN2 input. */
    kXBARA_InputXbarIn3 = 3|0x100U, /*!< XBAR0_IN3 input pin output assigned to XBARA_IN3 input. */
    kXBARA_InputXbarIn4 = 4|0x100U, /*!< XBAR0_IN4 input pin output assigned to XBARA_IN4 input. */
    kXBARA_InputXbarIn5 = 5|0x100U, /*!< XBAR0_IN5 input pin output assigned to XBARA_IN5 input. */
    kXBARA_InputXbarIn6 = 6|0x100U, /*!< XBAR0_IN6 input pin output assigned to XBARA_IN6 input. */
    kXBARA_InputXbarIn7 = 7|0x100U, /*!< XBAR0_IN7 input pin output assigned to XBARA_IN7 input. */
    kXBARA_InputXbarIn8 = 8|0x100U, /*!< XBAR0_IN8 input pin output assigned to XBARA_IN8 input. */
    kXBARA_InputXbarIn9 = 9|0x100U, /*!< XBAR0_IN9 input pin output assigned to XBARA_IN9 input. */
    kXBARA_InputXbarIn10 = 10|0x100U, /*!< XBAR0_IN10 input pin output assigned to XBARA_IN10 input. */
    kXBARA_InputXbarIn11 = 11|0x100U, /*!< XBAR0_IN11 input pin output assigned to XBARA_IN11 input. */
    kXBARA_InputCmp0Output = 12|0x100U, /*!< CMP0 Output output assigned to XBARA_IN12 input. */
    kXBARA_InputCmp1Output = 13|0x100U, /*!< CMP1 Output output assigned to XBARA_IN13 input. */
    kXBARA_InputCmp2Output = 14|0x100U, /*!< CMP2 Output output assigned to XBARA_IN14 input. */
    kXBARA_InputCmp3Output = 15|0x100U, /*!< CMP3 Output output assigned to XBARA_IN15 input. */
    kXBARA_InputFtm0Match = 16|0x100U, /*!< FTM0 all channels output compare ORed together output assigned to XBARA_IN16 input. */
    kXBARA_InputFtm0Extrig = 17|0x100U, /*!< FTM0 all channels counter init ORed together output assigned to XBARA_IN17 input. */
    kXBARA_InputFtm3Match = 18|0x100U, /*!< FTM3 all channels output compare ORed together output assigned to XBARA_IN18 input. */
    kXBARA_InputFtm3Extrig = 19|0x100U, /*!< FTM3 all channels counter init ORed together output assigned to XBARA_IN19 input. */
    kXBARA_InputPwm0Ch0Trg0 = 20|0x100U, /*!< PWMA channel 0 trigger 0 output assigned to XBARA_IN20 input. */
    kXBARA_InputPwm0Ch0Trg1 = 21|0x100U, /*!< PWMA channel 0 trigger 1 output assigned to XBARA_IN21 input. */
    kXBARA_InputPwm0Ch1Trg0 = 22|0x100U, /*!< PWMA channel 1 trigger 0 output assigned to XBARA_IN22 input. */
    kXBARA_InputPwm0Ch1Trg1 = 23|0x100U, /*!< PWMA channel 1 trigger 1 output assigned to XBARA_IN23 input. */
    kXBARA_InputPwm0Ch2Trg0 = 24|0x100U, /*!< PWMA channel 2 trigger 0 output assigned to XBARA_IN24 input. */
    kXBARA_InputPwm0Ch2Trg1 = 25|0x100U, /*!< PWMA channel 2 trigger 1 output assigned to XBARA_IN25 input. */
    kXBARA_InputPwm0Ch3Trg0 = 26|0x100U, /*!< PWMA channel 3 trigger 0 output assigned to XBARA_IN26 input. */
    kXBARA_InputPwm0Ch3Trg1 = 27|0x100U, /*!< PWMA channel 3 trigger 1 output assigned to XBARA_IN27 input. */
    kXBARA_InputPdb0Ch1Output = 28|0x100U, /*!< PDB0 channel 1 output trigger output assigned to XBARA_IN28 input. */
    kXBARA_InputPdb0Ch0Output = 29|0x100U, /*!< PDB0 channel 0 output trigger output assigned to XBARA_IN29 input. */
    kXBARA_InputPdb1Ch1Output = 30|0x100U, /*!< PDB1 channel 1 output trigger output assigned to XBARA_IN30 input. */
    kXBARA_InputPdb1Ch0Output = 31|0x100U, /*!< PDB1 channel 0 output trigger output assigned to XBARA_IN31 input. */
    kXBARA_InputHsadc1Cca = 32|0x100U, /*!< High Speed Analog-to-Digital Converter 0 conversion A complete output assigned to XBARA_IN32 input. */
    kXBARA_InputHsadc0Cca = 33|0x100U, /*!< High Speed Analog-to-Digital Converter 1 conversion A complete output assigned to XBARA_IN33 input. */
    kXBARA_InputHsadc1Ccb = 34|0x100U, /*!< High Speed Analog-to-Digital Converter 0 conversion B complete output assigned to XBARA_IN34 input. */
    kXBARA_InputHsadc0Ccb = 35|0x100U, /*!< High Speed Analog-to-Digital Converter 1 conversion B complete output assigned to XBARA_IN35 input. */
    kXBARA_InputFtm1Match = 36|0x100U, /*!< FTM1 all channels output compare ORed together output assigned to XBARA_IN36 input. */
    kXBARA_InputFtm1Extrig = 37|0x100U, /*!< FTM1 all channels counter init ORed together output assigned to XBARA_IN37 input. */
    kXBARA_InputDmaCh0Done = 38|0x100U, /*!< DMA channel 0 done output assigned to XBARA_IN38 input. */
    kXBARA_InputDmaCh1Done = 39|0x100U, /*!< DMA channel 1 done output assigned to XBARA_IN39 input. */
    kXBARA_InputDmaCh6Done = 40|0x100U, /*!< DMA channel 6 done output assigned to XBARA_IN40 input. */
    kXBARA_InputDmaCh7Done = 41|0x100U, /*!< DMA channel 7 done output assigned to XBARA_IN41 input. */
    kXBARA_InputPitTrigger0 = 42|0x100U, /*!< PIT trigger 0 output assigned to XBARA_IN42 input. */
    kXBARA_InputPitTrigger1 = 43|0x100U, /*!< PIT trigger 1 output assigned to XBARA_IN43 input. */
    kXBARA_InputAdc0Coco = 44|0x100U, /*!< Analog-to-Digital Converter 0 conversion complete output assigned to XBARA_IN44 input. */
    kXBARA_InputEncCmpPosMatch = 45|0x100U, /*!< ENC compare trigger and position match output assigned to XBARA_IN45 input. */
    kXBARA_InputAndOrInvert0 = 46|0x100U, /*!< AOI output 0 output assigned to XBARA_IN46 input. */
    kXBARA_InputAndOrInvert1 = 47|0x100U, /*!< AOI output 1 output assigned to XBARA_IN47 input. */
    kXBARA_InputAndOrInvert2 = 48|0x100U, /*!< AOI output 2 output assigned to XBARA_IN48 input. */
    kXBARA_InputAndOrInvert3 = 49|0x100U, /*!< AOI output 3 output assigned to XBARA_IN49 input. */
    kXBARA_InputPitTrigger2 = 50|0x100U, /*!< PIT trigger 2 output assigned to XBARA_IN50 input. */
    kXBARA_InputPitTrigger3 = 51|0x100U, /*!< PIT trigger 3 output assigned to XBARA_IN51 input. */
    kXBARA_InputPwm1Ch0Trg0OrTrg1 = 52|0x100U, /*!< PWMB channel 0 trigger 0 or trigger 1 output assigned to XBARA_IN52 input. */
    kXBARA_InputPwm1Ch1Trg0OrTrg1 = 53|0x100U, /*!< PWMB channel 1 trigger 0 or trigger 1 output assigned to XBARA_IN53 input. */
    kXBARA_InputPwm1Ch2Trg0OrTrg1 = 54|0x100U, /*!< PWMB channel 2 trigger 0 or trigger 1 output assigned to XBARA_IN54 input. */
    kXBARA_InputPwm1Ch3Trg0OrTrg1 = 55|0x100U, /*!< PWMB channel 3 trigger 0 or trigger 1 output assigned to XBARA_IN55 input. */
    kXBARA_InputFtm2Match = 56|0x100U, /*!< FTM2 all channels output compare ORed together output assigned to XBARA_IN56 input. */
    kXBARA_InputFtm2Extrig = 57|0x100U, /*!< FTM2 all channels counter init ORed together output assigned to XBARA_IN57 input. */
    kXBARB_InputCmp0Output = 0|0x200U, /*!< CMP0 Output output assigned to XBARB_IN0 input. */
    kXBARB_InputCmp1Output = 1|0x200U, /*!< CMP1 Output output assigned to XBARB_IN1 input. */
    kXBARB_InputCmp2Output = 2|0x200U, /*!< CMP2 Output output assigned to XBARB_IN2 input. */
    kXBARB_InputCmp3Output = 3|0x200U, /*!< CMP3 Output output assigned to XBARB_IN3 input. */
    kXBARB_InputFtm0Match = 4|0x200U, /*!< FTM0 all channels output compare ORed together output assigned to XBARB_IN4 input. */
    kXBARB_InputFtm0Extrig = 5|0x200U, /*!< FTM0 all channels counter init ORed together output assigned to XBARB_IN5 input. */
    kXBARB_InputFtm3Match = 6|0x200U, /*!< FTM3 all channels output compare ORed together output assigned to XBARB_IN6 input. */
    kXBARB_InputFtm3Extrig = 7|0x200U, /*!< FTM3 all channels counter init ORed together output assigned to XBARB_IN7 input. */
    kXBARB_InputPwm0Ch0Trg0 = 8|0x200U, /*!< PWMA channel 0 trigger 0 output assigned to XBARB_IN8 input. */
    kXBARB_InputPwm0Ch1Trg0 = 9|0x200U, /*!< PWMA channel 1 trigger 0 output assigned to XBARB_IN9 input. */
    kXBARB_InputPwm0Ch2Trg0 = 10|0x200U, /*!< PWMA channel 2 trigger 0 output assigned to XBARB_IN10 input. */
    kXBARB_InputPwm0Ch3Trg0 = 11|0x200U, /*!< PWMA channel 3 trigger 0 output assigned to XBARB_IN11 input. */
    kXBARB_InputPdb0Ch0Output = 12|0x200U, /*!< PDB0 channel 0 output trigger output assigned to XBARB_IN12 input. */
    kXBARB_InputHsadc0Cca = 13|0x200U, /*!< High Speed Analog-to-Digital Converter 1 conversion A complete output assigned to XBARB_IN13 input. */
    kXBARB_InputXbarIn2 = 14|0x200U, /*!< XBAR0_IN2 input pin output assigned to XBARB_IN14 input. */
    kXBARB_InputXbarIn3 = 15|0x200U, /*!< XBAR0_IN3 input pin output assigned to XBARB_IN15 input. */
    kXBARB_InputFtm1Match = 16|0x200U, /*!< FTM1 all channels output compare ORed together output assigned to XBARB_IN16 input. */
    kXBARB_InputFtm1Extrig = 17|0x200U, /*!< FTM1 all channels counter init ORed together output assigned to XBARB_IN17 input. */
    kXBARB_InputDmaCh0Done = 18|0x200U, /*!< DMA channel 0 done output assigned to XBARB_IN18 input. */
    kXBARB_InputDmaCh1Done = 19|0x200U, /*!< DMA channel 1 done output assigned to XBARB_IN19 input. */
    kXBARB_InputXbarIn10 = 20|0x200U, /*!< XBAR0_IN10 input pin output assigned to XBARB_IN20 input. */
    kXBARB_InputXbarIn11 = 21|0x200U, /*!< XBAR0_IN11 input pin output assigned to XBARB_IN21 input. */
    kXBARB_InputDmaCh6Done = 22|0x200U, /*!< DMA channel 6 done output assigned to XBARB_IN22 input. */
    kXBARB_InputDmaCh7Done = 23|0x200U, /*!< DMA channel 7 done output assigned to XBARB_IN23 input. */
    kXBARB_InputPitTtrigger0 = 24|0x200U, /*!< PIT trigger 0 output assigned to XBARB_IN24 input. */
    kXBARB_InputPitTrigger1 = 25|0x200U, /*!< PIT trigger 1 output assigned to XBARB_IN25 input. */
    kXBARB_InputPdb1Ch0Output = 26|0x200U, /*!< PDB1 channel 0 output trigger output assigned to XBARB_IN26 input. */
    kXBARB_InputHsadc0Ccb = 27|0x200U, /*!< High Speed Analog-to-Digital Converter 1 conversion B complete output assigned to XBARB_IN27 input. */
    kXBARB_InputPwm1Ch0Trg0OrTrg1 = 28|0x200U, /*!< PWMB channel 0 trigger 0 or trigger 1 output assigned to XBARB_IN28 input. */
    kXBARB_InputPwm1Ch1Trg0OrTrg1 = 29|0x200U, /*!< PWMB channel 1 trigger 0 or trigger 1 output assigned to XBARB_IN29 input. */
    kXBARB_InputPwm1Ch2Trg0OrTrg1 = 30|0x200U, /*!< PWMB channel 2 trigger 0 or trigger 1 output assigned to XBARB_IN30 input. */
    kXBARB_InputPwm1Ch3Trg0OrTrg1 = 31|0x200U, /*!< PWMB channel 3 trigger 0 or trigger 1 output assigned to XBARB_IN31 input. */
    kXBARB_InputFtm2Match = 32|0x200U, /*!< FTM2 all channels output compare ORed together output assigned to XBARB_IN32 input. */
    kXBARB_InputFtm2Extrig = 33|0x200U, /*!< FTM2 all channels counter init ORed together output assigned to XBARB_IN33 input. */
    kXBARB_InputPdb0Ch1Output = 34|0x200U, /*!< PDB0 channel 1 output trigger output assigned to XBARB_IN34 input. */
    kXBARB_InputPdb1Ch1Output = 35|0x200U, /*!< PDB1 channel 1 output trigger output assigned to XBARB_IN35 input. */
    kXBARB_InputHsadc1Cca = 36|0x200U, /*!< High Speed Analog-to-Digital Converter 0 conversion A complete output assigned to XBARB_IN36 input. */
    kXBARB_InputHsadc1Ccb = 37|0x200U, /*!< High Speed Analog-to-Digital Converter 0 conversion B complete output assigned to XBARB_IN37 input. */
    kXBARB_InputAdc0Coco = 38|0x200U, /*!< Analog-to-Digital Converter 0 conversion complete output assigned to XBARB_IN38 input. */
#else
    #error "No valid CPU defined!"
#endif
} xbar_input_signal_t;

typedef enum _xbar_output_signal
{
#if defined(CPU_MKM34Z256VLL7) || defined(CPU_MKM34Z256VLQ7)
    kXBAR_OutputXbDmaInt0 = 0|0x100U, /*!< XBAR_OUT0 output assigned to XBAR DMA request or Interrupt */
    kXBAR_OutputXbDmaInt1 = 1|0x100U, /*!< XBAR_OUT1 output assigned to External modulator data input for AFE Channel 0 */
    kXBAR_OutputXbDmaInt2 = 2|0x100U, /*!< XBAR_OUT2 output assigned to External modulator data input for AFE Channel 1 */
    kXBAR_OutputXbDmaInt3 = 3|0x100U, /*!< XBAR_OUT3 output assigned to External modulator data input for AFE Channel 2 */
    kXBAR_OutputCmp2SampleWindowInput = 4|0x100U, /*!< XBAR_OUT4 output assigned to External modulator data input for AFE Channel 3 */
    kXBAR_OutputTmrCh0SecInput = 5|0x100U, /*!< XBAR_OUT5 output assigned to Quad Timer channel 0 secondary input */
    kXBAR_OutputTmrCh1SecInput = 6|0x100U, /*!< XBAR_OUT6 output assigned to Quad Timer channel 1 secondary input */
    kXBAR_OutputTmrCh2SecInput = 7|0x100U, /*!< XBAR_OUT7 output assigned to Quad Timer channel 2 secondary input */
    kXBAR_OutputTmrCh3SecInput = 8|0x100U, /*!< XBAR_OUT8 output assigned to Quad Timer channel 3 secondary input */
    kXBAR_OutputTmrClockInput1 = 9|0x100U, /*!< XBAR_OUT9 output assigned to Quad Timer primary clock input 1 */
    kXBAR_OutputTmrClockInput2 = 10|0x100U, /*!< XBAR_OUT10 output assigned to Quad Timer primary clock input 2 */
    kXBAR_OutputCmp0SampleWindowInput = 11|0x100U, /*!< XBAR_OUT11 output assigned to CMP0 Sample Window input */
    kXBAR_OutputCmp1SampleWindowInput = 12|0x100U, /*!< XBAR_OUT12 output assigned to CMP1 Sample Window input */
    kXBAR_OutputUartRxInput = 13|0x100U, /*!< XBAR_OUT13 output assigned to UART Rx Input */
    kXBAR_OutputUartTxOutput = 14|0x100U, /*!< XBAR_OUT14 output assigned to UART Tx Modulation Output */
    kXBAR_OutputAdcTrgA = 15|0x100U, /*!< XBAR_OUT15 output assigned to SAR ADC trigger select A pulse */
    kXBAR_OutputAdcTrgB = 16|0x100U, /*!< XBAR_OUT16 output assigned to SAR ADC trigger select B pulse */
    kXBAR_OutputXbOut0 = 17|0x100U, /*!< XBAR_OUT17 output assigned to XBAR Output pin 0 */
    kXBAR_OutputXbOut1 = 18|0x100U, /*!< XBAR_OUT18 output assigned to XBAR Output pin 1 */
    kXBAR_OutputXbOut2 = 19|0x100U, /*!< XBAR_OUT19 output assigned to XBAR Output pin 2 */
    kXBAR_OutputXbOut3 = 20|0x100U, /*!< XBAR_OUT20 output assigned to XBAR Output pin 3 */
    kXBAR_OutputXbOut4 = 21|0x100U, /*!< XBAR_OUT21 output assigned to XBAR Output pin 4 */
    kXBAR_OutputXbOut5 = 22|0x100U, /*!< XBAR_OUT22 output assigned to XBAR Output pin 5 */
    kXBAR_OutputXbOut6 = 23|0x100U, /*!< XBAR_OUT23 output assigned to XBAR Output pin 6 */
    kXBAR_OutputXbOut7 = 24|0x100U, /*!< XBAR_OUT24 output assigned to XBAR Output pin 7 */
    kXBAR_OutputXbOut8 = 25|0x100U, /*!< XBAR_OUT25 output assigned to XBAR Output pin 8 */
    kXBAR_OutputAdcTrgC = 26|0x100U, /*!< XBAR_OUT26 output assigned to SAR ADC trigger select C pulse */
    kXBAR_OutputAdcTrgD = 27|0x100U, /*!< XBAR_OUT27 output assigned to ADC trigger select D pulse */
    kXBAR_OutputAfeCh0Tgr = 28|0x100U, /*!< XBAR_OUT28 output assigned to AFE Channel 0 Trigger */
    kXBAR_OutputAfeCh1Tgr = 29|0x100U, /*!< XBAR_OUT29 output assigned to AFE Channel 1 Trigger */
    kXBAR_OutputAfeCh2Tgr = 30|0x100U, /*!< XBAR_OUT30 output assigned to AFE Channel 2 Trigger */
    kXBAR_OutputAfeCh3Tgr = 31|0x100U, /*!< XBAR_OUT31 output assigned to AFE Channel 3 Trigger */
    kXBAR_OutputEwmIn = 32|0x100U, /*!< XBAR_OUT32 output assigned to EWM input (EWM_IN) */
    kXBAR_OutputXbOut9 = 33|0x100U, /*!< XBAR_OUT33 output assigned to XBAR Output pin 9 */
    kXBAR_OutputXbOut10 = 34|0x100U, /*!< XBAR_OUT34 output assigned to XBAR Output pin 10 */
    kXBAR_OutputPdb0PreTrigger0Ack = 35|0x100U, /*!< XBAR_OUT35 output assigned to PDB0 Pre-trigger0 B2B Ack */
    kXBAR_OutputPdb0PreTrigger1Ack = 36|0x100U, /*!< XBAR_OUT36 output assigned to PDB0 Pre-trigger1 B2B Ack */
    kXBAR_OutputPdb0PreTrigger2Ack = 37|0x100U, /*!< XBAR_OUT37 output assigned to PDB0 Pre-trigger2 B2B Ack */
    kXBAR_OutputPdb0PreTrigger3Ack = 38|0x100U, /*!< XBAR_OUT38 output assigned to PDB0 Pre-trigger3 B2B Ack */
    kXBAR_OutputPdb0TriggerInput = 39|0x100U, /*!< XBAR_OUT39 output assigned to PDB0 Trigger Input 14 */
    kXBAR_OutputAfeCh0ExModData = 40|0x100U, /*!< XBAR_OUT40 output assigned to External modulator data input for AFE Channel 0 */
    kXBAR_OutputAfeCh1ExModData = 41|0x100U, /*!< XBAR_OUT41 output assigned to External modulator data input for AFE Channel 1 */
    kXBAR_OutputAfeCh2ExModData = 42|0x100U, /*!< XBAR_OUT42 output assigned to External modulator data input for AFE Channel 2 */
    kXBAR_OutputAfeCh3ExModData = 43|0x100U, /*!< XBAR_OUT43 output assigned to External modulator data input for AFE Channel 3 */
#elif defined(CPU_MKV42F128VLF16) || defined(CPU_MKV42F64VLF16)
    kXBARA_OutputDmamux18 = 0|0x100U, /*!< XBARA_OUT0 output assigned to DMAMUX slot 18 */
    kXBARA_OutputDmamux19 = 1|0x100U, /*!< XBARA_OUT1 output assigned to DMAMUX slot 19 */
    kXBARA_OutputDmamux20 = 2|0x100U, /*!< XBARA_OUT2 output assigned to DMAMUX slot 20 */
    kXBARA_OutputDmamux21 = 3|0x100U, /*!< XBARA_OUT3 output assigned to DMAMUX slot 21 */
    kXBARA_OutputXbOut4 = 4|0x100U, /*!< XBARA_OUT4 output assigned to XBAROUT4 output pin */
    kXBARA_OutputXbOut5 = 5|0x100U, /*!< XBARA_OUT5 output assigned to XBAROUT5 output pin */
    kXBARA_OutputXbOut6 = 6|0x100U, /*!< XBARA_OUT6 output assigned to XBAROUT6 output pin */
    kXBARA_OutputXbOut7 = 7|0x100U, /*!< XBARA_OUT7 output assigned to XBAROUT7 output pin */
    kXBARA_OutputXbOut8 = 8|0x100U, /*!< XBARA_OUT8 output assigned to XBAROUT8 output pin */
    kXBARA_OutputXbOut9 = 9|0x100U, /*!< XBARA_OUT9 output assigned to XBAROUT9 output pin */
    kXBARA_OutputRESERVED10 = 10|0x100U, /*!< XBARA_OUT10 output is reserved. */
    kXBARA_OutputRESERVED11 = 11|0x100U, /*!< XBARA_OUT11 output is reserved. */
    kXBARA_OutputAdcaTrig = 12|0x100U, /*!< XBARA_OUT12 output assigned to ADC converter A trigger */
    kXBARA_OutputAdcbTrig = 13|0x100U, /*!< XBARA_OUT13 output assigned to ADC converter B trigger */
    kXBARA_OutputRESERVED14 = 14|0x100U, /*!< XBARA_OUT14 output is reserved. */
    kXBARA_OutputRESERVED15 = 15|0x100U, /*!< XBARA_OUT15 output is reserved. */
    kXBARA_OutputCmp0 = 16|0x100U, /*!< XBARA_OUT16 output assigned to CMP0 window/sample */
    kXBARA_OutputCmp1 = 17|0x100U, /*!< XBARA_OUT17 output assigned to CMP1 window/sample */
    kXBARA_OutputCmp2 = 18|0x100U, /*!< XBARA_OUT18 output assigned to CMP2 window/sample */
    kXBARA_OutputCmp3 = 19|0x100U, /*!< XBARA_OUT19 output assigned to CMP3 window/sample */
    kXBARA_OutputRESERVED20 = 20|0x100U, /*!< XBARA_OUT20 output is reserved. */
    kXBARA_OutputRESERVED21 = 21|0x100U, /*!< XBARA_OUT21 output is reserved. */
    kXBARA_OutputRESERVED22 = 22|0x100U, /*!< XBARA_OUT22 output is reserved. */
    kXBARA_OutputRESERVED23 = 23|0x100U, /*!< XBARA_OUT23 output is reserved. */
    kXBARA_OutputRESERVED24 = 24|0x100U, /*!< XBARA_OUT24 output is reserved. */
    kXBARA_OutputRESERVED25 = 25|0x100U, /*!< XBARA_OUT25 output is reserved. */
    kXBARA_OutputRESERVED26 = 26|0x100U, /*!< XBARA_OUT26 output is reserved. */
    kXBARA_OutputRESERVED27 = 27|0x100U, /*!< XBARA_OUT27 output is reserved. */
    kXBARA_OutputRESERVED28 = 28|0x100U, /*!< XBARA_OUT28 output is reserved. */
    kXBARA_OutputRESERVED29 = 29|0x100U, /*!< XBARA_OUT29 output is reserved. */
    kXBARA_OutputRESERVED30 = 30|0x100U, /*!< XBARA_OUT30 output is reserved. */
    kXBARA_OutputRESERVED31 = 31|0x100U, /*!< XBARA_OUT31 output is reserved. */
    kXBARA_OutputRESERVED32 = 32|0x100U, /*!< XBARA_OUT32 output is reserved. */
    kXBARA_OutputRESERVED33 = 33|0x100U, /*!< XBARA_OUT33 output is reserved. */
    kXBARA_OutputFtm0Trig2 = 34|0x100U, /*!< XBARA_OUT34 output assigned to FTM0 hardware trigger 2 */
    kXBARA_OutputFtm1Trig2 = 35|0x100U, /*!< XBARA_OUT35 output assigned to FTM1 hardware trigger 2 */
    kXBARA_OutputRESERVED36 = 36|0x100U, /*!< XBARA_OUT36 output is reserved. */
    kXBARA_OutputRESERVED37 = 37|0x100U, /*!< XBARA_OUT37 output is reserved. */
    kXBARA_OutputPdb0InCh12 = 38|0x100U, /*!< XBARA_OUT38 output assigned to PDB0 trigger option 12 */
    kXBARA_OutputRESERVED39 = 39|0x100U, /*!< XBARA_OUT39 output is reserved. */
    kXBARA_OutputRESERVED40 = 40|0x100U, /*!< XBARA_OUT40 output is reserved. */
    kXBARA_OutputPdb1InCh12 = 41|0x100U, /*!< XBARA_OUT41 output assigned to PDB1 trigger option 12 */
    kXBARA_OutputSimXorFtm1Ch1Ftm1Ch2 = 42|0x100U, /*!< XBARA_OUT42 output assigned to SIM XOR of FTM1_CH1 and FTM1_CH0 pins and XBARA output 42 */
    kXBARA_OutputRESERVED43 = 43|0x100U, /*!< XBARA_OUT43 output is reserved. */
    kXBARA_OutputEnc0PhA = 44|0x100U, /*!< XBARA_OUT44 output assigned to ENC0 quadrature waveform phase A */
    kXBARA_OutputEnc0PhB = 45|0x100U, /*!< XBARA_OUT45 output assigned to ENC0 quadrature waveform phase B */
    kXBARA_OutputEnc0Index = 46|0x100U, /*!< XBARA_OUT46 output assigned to ENC0 refresh/reload */
    kXBARA_OutputEnv0Home = 47|0x100U, /*!< XBARA_OUT47 output assigned to ENC0 home position */
    kXBARA_OutputEnc0CapTrigger = 48|0x100U, /*!< XBARA_OUT48 output assigned to ENC0 clear/snapshot */
    kXBARA_OutputFtm0Fault3 = 49|0x100U, /*!< XBARA_OUT49 output assigned to FTM0 fault 3 */
    kXBARA_OutputFtm1Fault1 = 50|0x100U, /*!< XBARA_OUT50 output assigned to FTM1 fault 1 */
    kXBARA_OutputRESERVED51 = 51|0x100U, /*!< XBARA_OUT51 output is reserved. */
    kXBARA_OutputRESERVED52 = 52|0x100U, /*!< XBARA_OUT52 output is reserved. */
    kXBARA_OutputRESERVED53 = 53|0x100U, /*!< XBARA_OUT53 output is reserved. */
    kXBARA_OutputRESERVED54 = 54|0x100U, /*!< XBARA_OUT54 output is reserved. */
    kXBARA_OutputRESERVED55 = 55|0x100U, /*!< XBARA_OUT55 output is reserved. */
    kXBARA_OutputRESERVED56 = 56|0x100U, /*!< XBARA_OUT56 output is reserved. */
    kXBARA_OutputRESERVED57 = 57|0x100U, /*!< XBARA_OUT57 output is reserved. */
    kXBARA_OutputEwmIn = 58|0x100U, /*!< XBARA_OUT58 output assigned to EWM input */
    kXBARB_OutputAoiIn0 = 0|0x200U, /*!< XBARB_OUT0 output assigned to AOI input0 */
    kXBARB_OutputAoiIn1 = 1|0x200U, /*!< XBARB_OUT1 output assigned to AOI input1 */
    kXBARB_OutputAoiIn2 = 2|0x200U, /*!< XBARB_OUT2 output assigned to AOI input2 */
    kXBARB_OutputAoiIn3 = 3|0x200U, /*!< XBARB_OUT3 output assigned to AOI input3 */
    kXBARB_OutputAoiIn4 = 4|0x200U, /*!< XBARB_OUT4 output assigned to AOI input4 */
    kXBARB_OutputAoiIn5 = 5|0x200U, /*!< XBARB_OUT5 output assigned to AOI input5 */
    kXBARB_OutputAoiIn6 = 6|0x200U, /*!< XBARB_OUT6 output assigned to AOI input6 */
    kXBARB_OutputAoiIn7 = 7|0x200U, /*!< XBARB_OUT7 output assigned to AOI input7 */
    kXBARB_OutputAoiIn8 = 8|0x200U, /*!< XBARB_OUT8 output assigned to AOI input8 */
    kXBARB_OutputAoiIn9 = 9|0x200U, /*!< XBARB_OUT9 output assigned to AOI input9 */
    kXBARB_OutputAoiIn10 = 10|0x200U, /*!< XBARB_OUT10 output assigned to AOI input10 */
    kXBARB_OutputAoiIn11 = 11|0x200U, /*!< XBARB_OUT11 output assigned to AOI input11 */
    kXBARB_OutputAoiIn12 = 12|0x200U, /*!< XBARB_OUT12 output assigned to AOI input12 */
    kXBARB_OutputAoiIn13 = 13|0x200U, /*!< XBARB_OUT13 output assigned to AOI input13 */
    kXBARB_OutputAoiIn14 = 14|0x200U, /*!< XBARB_OUT14 output assigned to AOI input14 */
    kXBARB_OutputAoiIn15 = 15|0x200U, /*!< XBARB_OUT15 output assigned to AOI input15 */
#elif defined(CPU_MKV42F128VLH16) || defined(CPU_MKV42F128VLL16) || defined(CPU_MKV42F256VLH16) || defined(CPU_MKV42F256VLL16) || \
    defined(CPU_MKV42F64VLH16)
    kXBARA_OutputDmamux18 = 0|0x100U, /*!< XBARA_OUT0 output assigned to DMAMUX slot 18 */
    kXBARA_OutputDmamux19 = 1|0x100U, /*!< XBARA_OUT1 output assigned to DMAMUX slot 19 */
    kXBARA_OutputDmamux20 = 2|0x100U, /*!< XBARA_OUT2 output assigned to DMAMUX slot 20 */
    kXBARA_OutputDmamux21 = 3|0x100U, /*!< XBARA_OUT3 output assigned to DMAMUX slot 21 */
    kXBARA_OutputXbOut4 = 4|0x100U, /*!< XBARA_OUT4 output assigned to XBAROUT4 output pin */
    kXBARA_OutputXbOut5 = 5|0x100U, /*!< XBARA_OUT5 output assigned to XBAROUT5 output pin */
    kXBARA_OutputXbOut6 = 6|0x100U, /*!< XBARA_OUT6 output assigned to XBAROUT6 output pin */
    kXBARA_OutputXbOut7 = 7|0x100U, /*!< XBARA_OUT7 output assigned to XBAROUT7 output pin */
    kXBARA_OutputXbOut8 = 8|0x100U, /*!< XBARA_OUT8 output assigned to XBAROUT8 output pin */
    kXBARA_OutputXbOut9 = 9|0x100U, /*!< XBARA_OUT9 output assigned to XBAROUT9 output pin */
    kXBARA_OutputXbOut10 = 10|0x100U, /*!< XBARA_OUT10 output assigned to XBAROUT10 output pin */
    kXBARA_OutputXbOut11 = 11|0x100U, /*!< XBARA_OUT11 output assigned to XBAROUT11 output pin */
    kXBARA_OutputAdcaTrig = 12|0x100U, /*!< XBARA_OUT12 output assigned to ADC converter A trigger */
    kXBARA_OutputAdcbTrig = 13|0x100U, /*!< XBARA_OUT13 output assigned to ADC converter B trigger */
    kXBARA_OutputRESERVED14 = 14|0x100U, /*!< XBARA_OUT14 output is reserved. */
    kXBARA_OutputRESERVED15 = 15|0x100U, /*!< XBARA_OUT15 output is reserved. */
    kXBARA_OutputCmp0 = 16|0x100U, /*!< XBARA_OUT16 output assigned to CMP0 window/sample */
    kXBARA_OutputCmp1 = 17|0x100U, /*!< XBARA_OUT17 output assigned to CMP1 window/sample */
    kXBARA_OutputCmp2 = 18|0x100U, /*!< XBARA_OUT18 output assigned to CMP2 window/sample */
    kXBARA_OutputCmp3 = 19|0x100U, /*!< XBARA_OUT19 output assigned to CMP3 window/sample */
    kXBARA_OutputRESERVED20 = 20|0x100U, /*!< XBARA_OUT20 output is reserved. */
    kXBARA_OutputRESERVED21 = 21|0x100U, /*!< XBARA_OUT21 output is reserved. */
    kXBARA_OutputRESERVED22 = 22|0x100U, /*!< XBARA_OUT22 output is reserved. */
    kXBARA_OutputRESERVED23 = 23|0x100U, /*!< XBARA_OUT23 output is reserved. */
    kXBARA_OutputRESERVED24 = 24|0x100U, /*!< XBARA_OUT24 output is reserved. */
    kXBARA_OutputRESERVED25 = 25|0x100U, /*!< XBARA_OUT25 output is reserved. */
    kXBARA_OutputRESERVED26 = 26|0x100U, /*!< XBARA_OUT26 output is reserved. */
    kXBARA_OutputRESERVED27 = 27|0x100U, /*!< XBARA_OUT27 output is reserved. */
    kXBARA_OutputRESERVED28 = 28|0x100U, /*!< XBARA_OUT28 output is reserved. */
    kXBARA_OutputRESERVED29 = 29|0x100U, /*!< XBARA_OUT29 output is reserved. */
    kXBARA_OutputRESERVED30 = 30|0x100U, /*!< XBARA_OUT30 output is reserved. */
    kXBARA_OutputRESERVED31 = 31|0x100U, /*!< XBARA_OUT31 output is reserved. */
    kXBARA_OutputRESERVED32 = 32|0x100U, /*!< XBARA_OUT32 output is reserved. */
    kXBARA_OutputRESERVED33 = 33|0x100U, /*!< XBARA_OUT33 output is reserved. */
    kXBARA_OutputFtm0Trig2 = 34|0x100U, /*!< XBARA_OUT34 output assigned to FTM0 hardware trigger 2 */
    kXBARA_OutputFtm1Trig2 = 35|0x100U, /*!< XBARA_OUT35 output assigned to FTM1 hardware trigger 2 */
    kXBARA_OutputRESERVED36 = 36|0x100U, /*!< XBARA_OUT36 output is reserved. */
    kXBARA_OutputFtm3Trig2 = 37|0x100U, /*!< XBARA_OUT37 output assigned to FTM3 hardware trigger 2 */
    kXBARA_OutputPdb0InCh12 = 38|0x100U, /*!< XBARA_OUT38 output assigned to PDB0 trigger option 12 */
    kXBARA_OutputRESERVED39 = 39|0x100U, /*!< XBARA_OUT39 output is reserved. */
    kXBARA_OutputRESERVED40 = 40|0x100U, /*!< XBARA_OUT40 output is reserved. */
    kXBARA_OutputPdb1InCh12 = 41|0x100U, /*!< XBARA_OUT41 output assigned to PDB1 trigger option 12 */
    kXBARA_OutputSimXorFtm1Ch1Ftm1Ch2 = 42|0x100U, /*!< XBARA_OUT42 output assigned to SIM XOR of FTM1_CH1 and FTM1_CH0 pins and XBARA output 42 */
    kXBARA_OutputRESERVED43 = 43|0x100U, /*!< XBARA_OUT43 output is reserved. */
    kXBARA_OutputEnc0PhA = 44|0x100U, /*!< XBARA_OUT44 output assigned to ENC0 quadrature waveform phase A */
    kXBARA_OutputEnc0PhB = 45|0x100U, /*!< XBARA_OUT45 output assigned to ENC0 quadrature waveform phase B */
    kXBARA_OutputEnc0Index = 46|0x100U, /*!< XBARA_OUT46 output assigned to ENC0 refresh/reload */
    kXBARA_OutputEnv0Home = 47|0x100U, /*!< XBARA_OUT47 output assigned to ENC0 home position */
    kXBARA_OutputEnc0CapTrigger = 48|0x100U, /*!< XBARA_OUT48 output assigned to ENC0 clear/snapshot */
    kXBARA_OutputFtm0Fault3 = 49|0x100U, /*!< XBARA_OUT49 output assigned to FTM0 fault 3 */
    kXBARA_OutputFtm1Fault1 = 50|0x100U, /*!< XBARA_OUT50 output assigned to FTM1 fault 1 */
    kXBARA_OutputRESERVED51 = 51|0x100U, /*!< XBARA_OUT51 output is reserved. */
    kXBARA_OutputFtm3Fault3 = 52|0x100U, /*!< XBARA_OUT52 output assigned to FTM3 fault 3 */
    kXBARA_OutputRESERVED53 = 53|0x100U, /*!< XBARA_OUT53 output is reserved. */
    kXBARA_OutputRESERVED54 = 54|0x100U, /*!< XBARA_OUT54 output is reserved. */
    kXBARA_OutputRESERVED55 = 55|0x100U, /*!< XBARA_OUT55 output is reserved. */
    kXBARA_OutputRESERVED56 = 56|0x100U, /*!< XBARA_OUT56 output is reserved. */
    kXBARA_OutputRESERVED57 = 57|0x100U, /*!< XBARA_OUT57 output is reserved. */
    kXBARA_OutputEwmIn = 58|0x100U, /*!< XBARA_OUT58 output assigned to EWM input */
    kXBARB_OutputAoiIn0 = 0|0x200U, /*!< XBARB_OUT0 output assigned to AOI input0 */
    kXBARB_OutputAoiIn1 = 1|0x200U, /*!< XBARB_OUT1 output assigned to AOI input1 */
    kXBARB_OutputAoiIn2 = 2|0x200U, /*!< XBARB_OUT2 output assigned to AOI input2 */
    kXBARB_OutputAoiIn3 = 3|0x200U, /*!< XBARB_OUT3 output assigned to AOI input3 */
    kXBARB_OutputAoiIn4 = 4|0x200U, /*!< XBARB_OUT4 output assigned to AOI input4 */
    kXBARB_OutputAoiIn5 = 5|0x200U, /*!< XBARB_OUT5 output assigned to AOI input5 */
    kXBARB_OutputAoiIn6 = 6|0x200U, /*!< XBARB_OUT6 output assigned to AOI input6 */
    kXBARB_OutputAoiIn7 = 7|0x200U, /*!< XBARB_OUT7 output assigned to AOI input7 */
    kXBARB_OutputAoiIn8 = 8|0x200U, /*!< XBARB_OUT8 output assigned to AOI input8 */
    kXBARB_OutputAoiIn9 = 9|0x200U, /*!< XBARB_OUT9 output assigned to AOI input9 */
    kXBARB_OutputAoiIn10 = 10|0x200U, /*!< XBARB_OUT10 output assigned to AOI input10 */
    kXBARB_OutputAoiIn11 = 11|0x200U, /*!< XBARB_OUT11 output assigned to AOI input11 */
    kXBARB_OutputAoiIn12 = 12|0x200U, /*!< XBARB_OUT12 output assigned to AOI input12 */
    kXBARB_OutputAoiIn13 = 13|0x200U, /*!< XBARB_OUT13 output assigned to AOI input13 */
    kXBARB_OutputAoiIn14 = 14|0x200U, /*!< XBARB_OUT14 output assigned to AOI input14 */
    kXBARB_OutputAoiIn15 = 15|0x200U, /*!< XBARB_OUT15 output assigned to AOI input15 */
#elif defined(CPU_MKV44F128VLF16) || defined(CPU_MKV44F64VLF16)
    kXBARA_OutputDmamux18 = 0|0x100U, /*!< XBARA_OUT0 output assigned to DMAMUX slot 18 */
    kXBARA_OutputDmamux19 = 1|0x100U, /*!< XBARA_OUT1 output assigned to DMAMUX slot 19 */
    kXBARA_OutputDmamux20 = 2|0x100U, /*!< XBARA_OUT2 output assigned to DMAMUX slot 20 */
    kXBARA_OutputDmamux21 = 3|0x100U, /*!< XBARA_OUT3 output assigned to DMAMUX slot 21 */
    kXBARA_OutputXbOut4 = 4|0x100U, /*!< XBARA_OUT4 output assigned to XBAROUT4 output pin */
    kXBARA_OutputXbOut5 = 5|0x100U, /*!< XBARA_OUT5 output assigned to XBAROUT5 output pin */
    kXBARA_OutputXbOut6 = 6|0x100U, /*!< XBARA_OUT6 output assigned to XBAROUT6 output pin */
    kXBARA_OutputXbOut7 = 7|0x100U, /*!< XBARA_OUT7 output assigned to XBAROUT7 output pin */
    kXBARA_OutputXbOut8 = 8|0x100U, /*!< XBARA_OUT8 output assigned to XBAROUT8 output pin */
    kXBARA_OutputXbOut9 = 9|0x100U, /*!< XBARA_OUT9 output assigned to XBAROUT9 output pin */
    kXBARA_OutputRESERVED10 = 10|0x100U, /*!< XBARA_OUT10 output is reserved. */
    kXBARA_OutputRESERVED11 = 11|0x100U, /*!< XBARA_OUT11 output is reserved. */
    kXBARA_OutputAdcaTrig = 12|0x100U, /*!< XBARA_OUT12 output assigned to ADC converter A trigger */
    kXBARA_OutputAdcbTrig = 13|0x100U, /*!< XBARA_OUT13 output assigned to ADC converter B trigger */
    kXBARA_OutputRESERVED14 = 14|0x100U, /*!< XBARA_OUT14 output is reserved. */
    kXBARA_OutputDac012bSync = 15|0x100U, /*!< XBARA_OUT15 output assigned to DAC0 synchronisation trigger */
    kXBARA_OutputCmp0 = 16|0x100U, /*!< XBARA_OUT16 output assigned to CMP0 window/sample */
    kXBARA_OutputCmp1 = 17|0x100U, /*!< XBARA_OUT17 output assigned to CMP1 window/sample */
    kXBARA_OutputCmp2 = 18|0x100U, /*!< XBARA_OUT18 output assigned to CMP2 window/sample */
    kXBARA_OutputCmp3 = 19|0x100U, /*!< XBARA_OUT19 output assigned to CMP3 window/sample */
    kXBARA_OutputPwmA0Exta = 20|0x100U, /*!< XBARA_OUT20 output assigned to PWMA channel 0 external control A */
    kXBARA_OutputPwmA1Exta = 21|0x100U, /*!< XBARA_OUT21 output assigned to PWMA channel 1 external control A */
    kXBARA_OutputPwmA2Exta = 22|0x100U, /*!< XBARA_OUT22 output assigned to PWMA channel 2 external control A */
    kXBARA_OutputPwmA3Exta = 23|0x100U, /*!< XBARA_OUT23 output assigned to PWMA channel 3 external control A */
    kXBARA_OutputPwmA0ExtSync = 24|0x100U, /*!< XBARA_OUT24 output assigned to PWMA channel 0 external synchronization */
    kXBARA_OutputPwmA1ExtSync = 25|0x100U, /*!< XBARA_OUT25 output assigned to PWMA channel 1 external synchronization */
    kXBARA_OutputPwmA2ExtSync = 26|0x100U, /*!< XBARA_OUT26 output assigned to PWMA channel 2 external synchronization */
    kXBARA_OutputPwmA3ExtSync = 27|0x100U, /*!< XBARA_OUT27 output assigned to PWMA channel 3 external synchronization */
    kXBARA_OutputPwmAExtClk = 28|0x100U, /*!< XBARA_OUT28 output assigned to PWMA external clock */
    kXBARA_OutputPwmAFault0 = 29|0x100U, /*!< XBARA_OUT29 output assigned to PWMA fault 0 */
    kXBARA_OutputPwmAFault1 = 30|0x100U, /*!< XBARA_OUT30 output assigned to PWMA fault 1 */
    kXBARA_OutputPwmAFault2 = 31|0x100U, /*!< XBARA_OUT31 output assigned to PWMA fault 2 */
    kXBARA_OutputPwmAFault3 = 32|0x100U, /*!< XBARA_OUT32 output assigned to PWMA fault 3 */
    kXBARA_OutputPwmAForce = 33|0x100U, /*!< XBARA_OUT33 output assigned to PWMA external output force */
    kXBARA_OutputRESERVED34 = 34|0x100U, /*!< XBARA_OUT34 output is reserved. */
    kXBARA_OutputRESERVED35 = 35|0x100U, /*!< XBARA_OUT35 output is reserved. */
    kXBARA_OutputRESERVED36 = 36|0x100U, /*!< XBARA_OUT36 output is reserved. */
    kXBARA_OutputRESERVED37 = 37|0x100U, /*!< XBARA_OUT37 output is reserved. */
    kXBARA_OutputPdb0InCh12 = 38|0x100U, /*!< XBARA_OUT38 output assigned to PDB0 trigger option 12 */
    kXBARA_OutputRESERVED39 = 39|0x100U, /*!< XBARA_OUT39 output is reserved. */
    kXBARA_OutputRESERVED40 = 40|0x100U, /*!< XBARA_OUT40 output is reserved. */
    kXBARA_OutputPdb1InCh12 = 41|0x100U, /*!< XBARA_OUT41 output assigned to PDB1 trigger option 12 */
    kXBARA_OutputRESERVED42 = 42|0x100U, /*!< XBARA_OUT42 output is reserved. */
    kXBARA_OutputRESERVED43 = 43|0x100U, /*!< XBARA_OUT43 output is reserved. */
    kXBARA_OutputEnc0PhA = 44|0x100U, /*!< XBARA_OUT44 output assigned to ENC0 quadrature waveform phase A */
    kXBARA_OutputEnc0PhB = 45|0x100U, /*!< XBARA_OUT45 output assigned to ENC0 quadrature waveform phase B */
    kXBARA_OutputEnc0Index = 46|0x100U, /*!< XBARA_OUT46 output assigned to ENC0 refresh/reload */
    kXBARA_OutputEnv0Home = 47|0x100U, /*!< XBARA_OUT47 output assigned to ENC0 home position */
    kXBARA_OutputEnc0CapTrigger = 48|0x100U, /*!< XBARA_OUT48 output assigned to ENC0 clear/snapshot */
    kXBARA_OutputRESERVED49 = 49|0x100U, /*!< XBARA_OUT49 output is reserved. */
    kXBARA_OutputRESERVED50 = 50|0x100U, /*!< XBARA_OUT50 output is reserved. */
    kXBARA_OutputRESERVED51 = 51|0x100U, /*!< XBARA_OUT51 output is reserved. */
    kXBARA_OutputRESERVED52 = 52|0x100U, /*!< XBARA_OUT52 output is reserved. */
    kXBARA_OutputRESERVED53 = 53|0x100U, /*!< XBARA_OUT53 output is reserved. */
    kXBARA_OutputRESERVED54 = 54|0x100U, /*!< XBARA_OUT54 output is reserved. */
    kXBARA_OutputRESERVED55 = 55|0x100U, /*!< XBARA_OUT55 output is reserved. */
    kXBARA_OutputRESERVED56 = 56|0x100U, /*!< XBARA_OUT56 output is reserved. */
    kXBARA_OutputRESERVED57 = 57|0x100U, /*!< XBARA_OUT57 output is reserved. */
    kXBARA_OutputEwmIn = 58|0x100U, /*!< XBARA_OUT58 output assigned to EWM input */
    kXBARB_OutputAoiIn0 = 0|0x200U, /*!< XBARB_OUT0 output assigned to AOI input0 */
    kXBARB_OutputAoiIn1 = 1|0x200U, /*!< XBARB_OUT1 output assigned to AOI input1 */
    kXBARB_OutputAoiIn2 = 2|0x200U, /*!< XBARB_OUT2 output assigned to AOI input2 */
    kXBARB_OutputAoiIn3 = 3|0x200U, /*!< XBARB_OUT3 output assigned to AOI input3 */
    kXBARB_OutputAoiIn4 = 4|0x200U, /*!< XBARB_OUT4 output assigned to AOI input4 */
    kXBARB_OutputAoiIn5 = 5|0x200U, /*!< XBARB_OUT5 output assigned to AOI input5 */
    kXBARB_OutputAoiIn6 = 6|0x200U, /*!< XBARB_OUT6 output assigned to AOI input6 */
    kXBARB_OutputAoiIn7 = 7|0x200U, /*!< XBARB_OUT7 output assigned to AOI input7 */
    kXBARB_OutputAoiIn8 = 8|0x200U, /*!< XBARB_OUT8 output assigned to AOI input8 */
    kXBARB_OutputAoiIn9 = 9|0x200U, /*!< XBARB_OUT9 output assigned to AOI input9 */
    kXBARB_OutputAoiIn10 = 10|0x200U, /*!< XBARB_OUT10 output assigned to AOI input10 */
    kXBARB_OutputAoiIn11 = 11|0x200U, /*!< XBARB_OUT11 output assigned to AOI input11 */
    kXBARB_OutputAoiIn12 = 12|0x200U, /*!< XBARB_OUT12 output assigned to AOI input12 */
    kXBARB_OutputAoiIn13 = 13|0x200U, /*!< XBARB_OUT13 output assigned to AOI input13 */
    kXBARB_OutputAoiIn14 = 14|0x200U, /*!< XBARB_OUT14 output assigned to AOI input14 */
    kXBARB_OutputAoiIn15 = 15|0x200U, /*!< XBARB_OUT15 output assigned to AOI input15 */
#elif defined(CPU_MKV44F128VLH16) || defined(CPU_MKV44F128VLL16) || defined(CPU_MKV44F256VLH16) || defined(CPU_MKV44F256VLL16) || \
    defined(CPU_MKV44F64VLH16)
    kXBARA_OutputDmamux18 = 0|0x100U, /*!< XBARA_OUT0 output assigned to DMAMUX slot 18 */
    kXBARA_OutputDmamux19 = 1|0x100U, /*!< XBARA_OUT1 output assigned to DMAMUX slot 19 */
    kXBARA_OutputDmamux20 = 2|0x100U, /*!< XBARA_OUT2 output assigned to DMAMUX slot 20 */
    kXBARA_OutputDmamux21 = 3|0x100U, /*!< XBARA_OUT3 output assigned to DMAMUX slot 21 */
    kXBARA_OutputXbOut4 = 4|0x100U, /*!< XBARA_OUT4 output assigned to XBAROUT4 output pin */
    kXBARA_OutputXbOut5 = 5|0x100U, /*!< XBARA_OUT5 output assigned to XBAROUT5 output pin */
    kXBARA_OutputXbOut6 = 6|0x100U, /*!< XBARA_OUT6 output assigned to XBAROUT6 output pin */
    kXBARA_OutputXbOut7 = 7|0x100U, /*!< XBARA_OUT7 output assigned to XBAROUT7 output pin */
    kXBARA_OutputXbOut8 = 8|0x100U, /*!< XBARA_OUT8 output assigned to XBAROUT8 output pin */
    kXBARA_OutputXbOut9 = 9|0x100U, /*!< XBARA_OUT9 output assigned to XBAROUT9 output pin */
    kXBARA_OutputXbOut10 = 10|0x100U, /*!< XBARA_OUT10 output assigned to XBAROUT10 output pin */
    kXBARA_OutputXbOut11 = 11|0x100U, /*!< XBARA_OUT11 output assigned to XBAROUT11 output pin */
    kXBARA_OutputAdcaTrig = 12|0x100U, /*!< XBARA_OUT12 output assigned to ADC converter A trigger */
    kXBARA_OutputAdcbTrig = 13|0x100U, /*!< XBARA_OUT13 output assigned to ADC converter B trigger */
    kXBARA_OutputRESERVED14 = 14|0x100U, /*!< XBARA_OUT14 output is reserved. */
    kXBARA_OutputDac012bSync = 15|0x100U, /*!< XBARA_OUT15 output assigned to DAC0 synchronisation trigger */
    kXBARA_OutputCmp0 = 16|0x100U, /*!< XBARA_OUT16 output assigned to CMP0 window/sample */
    kXBARA_OutputCmp1 = 17|0x100U, /*!< XBARA_OUT17 output assigned to CMP1 window/sample */
    kXBARA_OutputCmp2 = 18|0x100U, /*!< XBARA_OUT18 output assigned to CMP2 window/sample */
    kXBARA_OutputCmp3 = 19|0x100U, /*!< XBARA_OUT19 output assigned to CMP3 window/sample */
    kXBARA_OutputPwmA0Exta = 20|0x100U, /*!< XBARA_OUT20 output assigned to PWMA channel 0 external control A */
    kXBARA_OutputPwmA1Exta = 21|0x100U, /*!< XBARA_OUT21 output assigned to PWMA channel 1 external control A */
    kXBARA_OutputPwmA2Exta = 22|0x100U, /*!< XBARA_OUT22 output assigned to PWMA channel 2 external control A */
    kXBARA_OutputPwmA3Exta = 23|0x100U, /*!< XBARA_OUT23 output assigned to PWMA channel 3 external control A */
    kXBARA_OutputPwmA0ExtSync = 24|0x100U, /*!< XBARA_OUT24 output assigned to PWMA channel 0 external synchronization */
    kXBARA_OutputPwmA1ExtSync = 25|0x100U, /*!< XBARA_OUT25 output assigned to PWMA channel 1 external synchronization */
    kXBARA_OutputPwmA2ExtSync = 26|0x100U, /*!< XBARA_OUT26 output assigned to PWMA channel 2 external synchronization */
    kXBARA_OutputPwmA3ExtSync = 27|0x100U, /*!< XBARA_OUT27 output assigned to PWMA channel 3 external synchronization */
    kXBARA_OutputPwmAExtClk = 28|0x100U, /*!< XBARA_OUT28 output assigned to PWMA external clock */
    kXBARA_OutputPwmAFault0 = 29|0x100U, /*!< XBARA_OUT29 output assigned to PWMA fault 0 */
    kXBARA_OutputPwmAFault1 = 30|0x100U, /*!< XBARA_OUT30 output assigned to PWMA fault 1 */
    kXBARA_OutputPwmAFault2 = 31|0x100U, /*!< XBARA_OUT31 output assigned to PWMA fault 2 */
    kXBARA_OutputPwmAFault3 = 32|0x100U, /*!< XBARA_OUT32 output assigned to PWMA fault 3 */
    kXBARA_OutputPwmAForce = 33|0x100U, /*!< XBARA_OUT33 output assigned to PWMA external output force */
    kXBARA_OutputRESERVED34 = 34|0x100U, /*!< XBARA_OUT34 output is reserved. */
    kXBARA_OutputRESERVED35 = 35|0x100U, /*!< XBARA_OUT35 output is reserved. */
    kXBARA_OutputRESERVED36 = 36|0x100U, /*!< XBARA_OUT36 output is reserved. */
    kXBARA_OutputRESERVED37 = 37|0x100U, /*!< XBARA_OUT37 output is reserved. */
    kXBARA_OutputPdb0InCh12 = 38|0x100U, /*!< XBARA_OUT38 output assigned to PDB0 trigger option 12 */
    kXBARA_OutputRESERVED39 = 39|0x100U, /*!< XBARA_OUT39 output is reserved. */
    kXBARA_OutputRESERVED40 = 40|0x100U, /*!< XBARA_OUT40 output is reserved. */
    kXBARA_OutputPdb1InCh12 = 41|0x100U, /*!< XBARA_OUT41 output assigned to PDB1 trigger option 12 */
    kXBARA_OutputRESERVED42 = 42|0x100U, /*!< XBARA_OUT42 output is reserved. */
    kXBARA_OutputRESERVED43 = 43|0x100U, /*!< XBARA_OUT43 output is reserved. */
    kXBARA_OutputEnc0PhA = 44|0x100U, /*!< XBARA_OUT44 output assigned to ENC0 quadrature waveform phase A */
    kXBARA_OutputEnc0PhB = 45|0x100U, /*!< XBARA_OUT45 output assigned to ENC0 quadrature waveform phase B */
    kXBARA_OutputEnc0Index = 46|0x100U, /*!< XBARA_OUT46 output assigned to ENC0 refresh/reload */
    kXBARA_OutputEnv0Home = 47|0x100U, /*!< XBARA_OUT47 output assigned to ENC0 home position */
    kXBARA_OutputEnc0CapTrigger = 48|0x100U, /*!< XBARA_OUT48 output assigned to ENC0 clear/snapshot */
    kXBARA_OutputRESERVED49 = 49|0x100U, /*!< XBARA_OUT49 output is reserved. */
    kXBARA_OutputRESERVED50 = 50|0x100U, /*!< XBARA_OUT50 output is reserved. */
    kXBARA_OutputRESERVED51 = 51|0x100U, /*!< XBARA_OUT51 output is reserved. */
    kXBARA_OutputRESERVED52 = 52|0x100U, /*!< XBARA_OUT52 output is reserved. */
    kXBARA_OutputRESERVED53 = 53|0x100U, /*!< XBARA_OUT53 output is reserved. */
    kXBARA_OutputRESERVED54 = 54|0x100U, /*!< XBARA_OUT54 output is reserved. */
    kXBARA_OutputRESERVED55 = 55|0x100U, /*!< XBARA_OUT55 output is reserved. */
    kXBARA_OutputRESERVED56 = 56|0x100U, /*!< XBARA_OUT56 output is reserved. */
    kXBARA_OutputRESERVED57 = 57|0x100U, /*!< XBARA_OUT57 output is reserved. */
    kXBARA_OutputEwmIn = 58|0x100U, /*!< XBARA_OUT58 output assigned to EWM input */
    kXBARB_OutputAoiIn0 = 0|0x200U, /*!< XBARB_OUT0 output assigned to AOI input0 */
    kXBARB_OutputAoiIn1 = 1|0x200U, /*!< XBARB_OUT1 output assigned to AOI input1 */
    kXBARB_OutputAoiIn2 = 2|0x200U, /*!< XBARB_OUT2 output assigned to AOI input2 */
    kXBARB_OutputAoiIn3 = 3|0x200U, /*!< XBARB_OUT3 output assigned to AOI input3 */
    kXBARB_OutputAoiIn4 = 4|0x200U, /*!< XBARB_OUT4 output assigned to AOI input4 */
    kXBARB_OutputAoiIn5 = 5|0x200U, /*!< XBARB_OUT5 output assigned to AOI input5 */
    kXBARB_OutputAoiIn6 = 6|0x200U, /*!< XBARB_OUT6 output assigned to AOI input6 */
    kXBARB_OutputAoiIn7 = 7|0x200U, /*!< XBARB_OUT7 output assigned to AOI input7 */
    kXBARB_OutputAoiIn8 = 8|0x200U, /*!< XBARB_OUT8 output assigned to AOI input8 */
    kXBARB_OutputAoiIn9 = 9|0x200U, /*!< XBARB_OUT9 output assigned to AOI input9 */
    kXBARB_OutputAoiIn10 = 10|0x200U, /*!< XBARB_OUT10 output assigned to AOI input10 */
    kXBARB_OutputAoiIn11 = 11|0x200U, /*!< XBARB_OUT11 output assigned to AOI input11 */
    kXBARB_OutputAoiIn12 = 12|0x200U, /*!< XBARB_OUT12 output assigned to AOI input12 */
    kXBARB_OutputAoiIn13 = 13|0x200U, /*!< XBARB_OUT13 output assigned to AOI input13 */
    kXBARB_OutputAoiIn14 = 14|0x200U, /*!< XBARB_OUT14 output assigned to AOI input14 */
    kXBARB_OutputAoiIn15 = 15|0x200U, /*!< XBARB_OUT15 output assigned to AOI input15 */
#elif defined(CPU_MKV46F128VLH16) || defined(CPU_MKV46F256VLH16)
    kXBARA_OutputDmamux18 = 0|0x100U, /*!< XBARA_OUT0 output assigned to DMAMUX slot 18 */
    kXBARA_OutputDmamux19 = 1|0x100U, /*!< XBARA_OUT1 output assigned to DMAMUX slot 19 */
    kXBARA_OutputDmamux20 = 2|0x100U, /*!< XBARA_OUT2 output assigned to DMAMUX slot 20 */
    kXBARA_OutputDmamux21 = 3|0x100U, /*!< XBARA_OUT3 output assigned to DMAMUX slot 21 */
    kXBARA_OutputXbOut4 = 4|0x100U, /*!< XBARA_OUT4 output assigned to XBAROUT4 output pin */
    kXBARA_OutputXbOut5 = 5|0x100U, /*!< XBARA_OUT5 output assigned to XBAROUT5 output pin */
    kXBARA_OutputXbOut6 = 6|0x100U, /*!< XBARA_OUT6 output assigned to XBAROUT6 output pin */
    kXBARA_OutputXbOut7 = 7|0x100U, /*!< XBARA_OUT7 output assigned to XBAROUT7 output pin */
    kXBARA_OutputXbOut8 = 8|0x100U, /*!< XBARA_OUT8 output assigned to XBAROUT8 output pin */
    kXBARA_OutputXbOut9 = 9|0x100U, /*!< XBARA_OUT9 output assigned to XBAROUT9 output pin */
    kXBARA_OutputXbOut10 = 10|0x100U, /*!< XBARA_OUT10 output assigned to XBAROUT10 output pin */
    kXBARA_OutputXbOut11 = 11|0x100U, /*!< XBARA_OUT11 output assigned to XBAROUT11 output pin */
    kXBARA_OutputAdcaTrig = 12|0x100U, /*!< XBARA_OUT12 output assigned to ADC converter A trigger */
    kXBARA_OutputAdcbTrig = 13|0x100U, /*!< XBARA_OUT13 output assigned to ADC converter B trigger */
    kXBARA_OutputRESERVED14 = 14|0x100U, /*!< XBARA_OUT14 output is reserved. */
    kXBARA_OutputDac012bSync = 15|0x100U, /*!< XBARA_OUT15 output assigned to DAC0 synchronisation trigger */
    kXBARA_OutputCmp0 = 16|0x100U, /*!< XBARA_OUT16 output assigned to CMP0 window/sample */
    kXBARA_OutputCmp1 = 17|0x100U, /*!< XBARA_OUT17 output assigned to CMP1 window/sample */
    kXBARA_OutputCmp2 = 18|0x100U, /*!< XBARA_OUT18 output assigned to CMP2 window/sample */
    kXBARA_OutputCmp3 = 19|0x100U, /*!< XBARA_OUT19 output assigned to CMP3 window/sample */
    kXBARA_OutputPwmA0Exta = 20|0x100U, /*!< XBARA_OUT20 output assigned to PWMA channel 0 external control A */
    kXBARA_OutputPwmA1Exta = 21|0x100U, /*!< XBARA_OUT21 output assigned to PWMA channel 1 external control A */
    kXBARA_OutputPwmA2Exta = 22|0x100U, /*!< XBARA_OUT22 output assigned to PWMA channel 2 external control A */
    kXBARA_OutputPwmA3Exta = 23|0x100U, /*!< XBARA_OUT23 output assigned to PWMA channel 3 external control A */
    kXBARA_OutputPwmA0ExtSync = 24|0x100U, /*!< XBARA_OUT24 output assigned to PWMA channel 0 external synchronization */
    kXBARA_OutputPwmA1ExtSync = 25|0x100U, /*!< XBARA_OUT25 output assigned to PWMA channel 1 external synchronization */
    kXBARA_OutputPwmA2ExtSync = 26|0x100U, /*!< XBARA_OUT26 output assigned to PWMA channel 2 external synchronization */
    kXBARA_OutputPwmA3ExtSync = 27|0x100U, /*!< XBARA_OUT27 output assigned to PWMA channel 3 external synchronization */
    kXBARA_OutputPwmAExtClk = 28|0x100U, /*!< XBARA_OUT28 output assigned to PWMA external clock */
    kXBARA_OutputPwmAFault0 = 29|0x100U, /*!< XBARA_OUT29 output assigned to PWMA fault 0 */
    kXBARA_OutputPwmAFault1 = 30|0x100U, /*!< XBARA_OUT30 output assigned to PWMA fault 1 */
    kXBARA_OutputPwmAFault2 = 31|0x100U, /*!< XBARA_OUT31 output assigned to PWMA fault 2 */
    kXBARA_OutputPwmAFault3 = 32|0x100U, /*!< XBARA_OUT32 output assigned to PWMA fault 3 */
    kXBARA_OutputPwmAForce = 33|0x100U, /*!< XBARA_OUT33 output assigned to PWMA external output force */
    kXBARA_OutputFtm0Trig2 = 34|0x100U, /*!< XBARA_OUT34 output assigned to FTM0 hardware trigger 2 */
    kXBARA_OutputFtm1Trig2 = 35|0x100U, /*!< XBARA_OUT35 output assigned to FTM1 hardware trigger 2 */
    kXBARA_OutputRESERVED36 = 36|0x100U, /*!< XBARA_OUT36 output is reserved. */
    kXBARA_OutputRESERVED37 = 37|0x100U, /*!< XBARA_OUT37 output is reserved. */
    kXBARA_OutputPdb0InCh12 = 38|0x100U, /*!< XBARA_OUT38 output assigned to PDB0 trigger option 12 */
    kXBARA_OutputRESERVED39 = 39|0x100U, /*!< XBARA_OUT39 output is reserved. */
    kXBARA_OutputRESERVED40 = 40|0x100U, /*!< XBARA_OUT40 output is reserved. */
    kXBARA_OutputPdb1InCh12 = 41|0x100U, /*!< XBARA_OUT41 output assigned to PDB1 trigger option 12 */
    kXBARA_OutputSimXorFtm1Ch1Ftm1Ch2 = 42|0x100U, /*!< XBARA_OUT42 output assigned to SIM XOR of FTM1_CH1 and FTM1_CH0 pins and XBARA output 42 */
    kXBARA_OutputRESERVED43 = 43|0x100U, /*!< XBARA_OUT43 output is reserved. */
    kXBARA_OutputEnc0PhA = 44|0x100U, /*!< XBARA_OUT44 output assigned to ENC0 quadrature waveform phase A */
    kXBARA_OutputEnc0PhB = 45|0x100U, /*!< XBARA_OUT45 output assigned to ENC0 quadrature waveform phase B */
    kXBARA_OutputEnc0Index = 46|0x100U, /*!< XBARA_OUT46 output assigned to ENC0 refresh/reload */
    kXBARA_OutputEnv0Home = 47|0x100U, /*!< XBARA_OUT47 output assigned to ENC0 home position */
    kXBARA_OutputEnc0CapTrigger = 48|0x100U, /*!< XBARA_OUT48 output assigned to ENC0 clear/snapshot */
    kXBARA_OutputFtm0Fault3 = 49|0x100U, /*!< XBARA_OUT49 output assigned to FTM0 fault 3 */
    kXBARA_OutputFtm1Fault1 = 50|0x100U, /*!< XBARA_OUT50 output assigned to FTM1 fault 1 */
    kXBARA_OutputRESERVED51 = 51|0x100U, /*!< XBARA_OUT51 output is reserved. */
    kXBARA_OutputRESERVED52 = 52|0x100U, /*!< XBARA_OUT52 output is reserved. */
    kXBARA_OutputRESERVED53 = 53|0x100U, /*!< XBARA_OUT53 output is reserved. */
    kXBARA_OutputRESERVED54 = 54|0x100U, /*!< XBARA_OUT54 output is reserved. */
    kXBARA_OutputRESERVED55 = 55|0x100U, /*!< XBARA_OUT55 output is reserved. */
    kXBARA_OutputRESERVED56 = 56|0x100U, /*!< XBARA_OUT56 output is reserved. */
    kXBARA_OutputRESERVED57 = 57|0x100U, /*!< XBARA_OUT57 output is reserved. */
    kXBARA_OutputEwmIn = 58|0x100U, /*!< XBARA_OUT58 output assigned to EWM input */
    kXBARB_OutputAoiIn0 = 0|0x200U, /*!< XBARB_OUT0 output assigned to AOI input0 */
    kXBARB_OutputAoiIn1 = 1|0x200U, /*!< XBARB_OUT1 output assigned to AOI input1 */
    kXBARB_OutputAoiIn2 = 2|0x200U, /*!< XBARB_OUT2 output assigned to AOI input2 */
    kXBARB_OutputAoiIn3 = 3|0x200U, /*!< XBARB_OUT3 output assigned to AOI input3 */
    kXBARB_OutputAoiIn4 = 4|0x200U, /*!< XBARB_OUT4 output assigned to AOI input4 */
    kXBARB_OutputAoiIn5 = 5|0x200U, /*!< XBARB_OUT5 output assigned to AOI input5 */
    kXBARB_OutputAoiIn6 = 6|0x200U, /*!< XBARB_OUT6 output assigned to AOI input6 */
    kXBARB_OutputAoiIn7 = 7|0x200U, /*!< XBARB_OUT7 output assigned to AOI input7 */
    kXBARB_OutputAoiIn8 = 8|0x200U, /*!< XBARB_OUT8 output assigned to AOI input8 */
    kXBARB_OutputAoiIn9 = 9|0x200U, /*!< XBARB_OUT9 output assigned to AOI input9 */
    kXBARB_OutputAoiIn10 = 10|0x200U, /*!< XBARB_OUT10 output assigned to AOI input10 */
    kXBARB_OutputAoiIn11 = 11|0x200U, /*!< XBARB_OUT11 output assigned to AOI input11 */
    kXBARB_OutputAoiIn12 = 12|0x200U, /*!< XBARB_OUT12 output assigned to AOI input12 */
    kXBARB_OutputAoiIn13 = 13|0x200U, /*!< XBARB_OUT13 output assigned to AOI input13 */
    kXBARB_OutputAoiIn14 = 14|0x200U, /*!< XBARB_OUT14 output assigned to AOI input14 */
    kXBARB_OutputAoiIn15 = 15|0x200U, /*!< XBARB_OUT15 output assigned to AOI input15 */
#elif defined(CPU_MKV46F128VLL16) || defined(CPU_MKV46F256VLL16)
    kXBARA_OutputDmamux18 = 0|0x100U, /*!< XBARA_OUT0 output assigned to DMAMUX slot 18 */
    kXBARA_OutputDmamux19 = 1|0x100U, /*!< XBARA_OUT1 output assigned to DMAMUX slot 19 */
    kXBARA_OutputDmamux20 = 2|0x100U, /*!< XBARA_OUT2 output assigned to DMAMUX slot 20 */
    kXBARA_OutputDmamux21 = 3|0x100U, /*!< XBARA_OUT3 output assigned to DMAMUX slot 21 */
    kXBARA_OutputXbOut4 = 4|0x100U, /*!< XBARA_OUT4 output assigned to XBAROUT4 output pin */
    kXBARA_OutputXbOut5 = 5|0x100U, /*!< XBARA_OUT5 output assigned to XBAROUT5 output pin */
    kXBARA_OutputXbOut6 = 6|0x100U, /*!< XBARA_OUT6 output assigned to XBAROUT6 output pin */
    kXBARA_OutputXbOut7 = 7|0x100U, /*!< XBARA_OUT7 output assigned to XBAROUT7 output pin */
    kXBARA_OutputXbOut8 = 8|0x100U, /*!< XBARA_OUT8 output assigned to XBAROUT8 output pin */
    kXBARA_OutputXbOut9 = 9|0x100U, /*!< XBARA_OUT9 output assigned to XBAROUT9 output pin */
    kXBARA_OutputXbOut10 = 10|0x100U, /*!< XBARA_OUT10 output assigned to XBAROUT10 output pin */
    kXBARA_OutputXbOut11 = 11|0x100U, /*!< XBARA_OUT11 output assigned to XBAROUT11 output pin */
    kXBARA_OutputAdcaTrig = 12|0x100U, /*!< XBARA_OUT12 output assigned to ADC converter A trigger */
    kXBARA_OutputAdcbTrig = 13|0x100U, /*!< XBARA_OUT13 output assigned to ADC converter B trigger */
    kXBARA_OutputRESERVED14 = 14|0x100U, /*!< XBARA_OUT14 output is reserved. */
    kXBARA_OutputDac012bSync = 15|0x100U, /*!< XBARA_OUT15 output assigned to DAC0 synchronisation trigger */
    kXBARA_OutputCmp0 = 16|0x100U, /*!< XBARA_OUT16 output assigned to CMP0 window/sample */
    kXBARA_OutputCmp1 = 17|0x100U, /*!< XBARA_OUT17 output assigned to CMP1 window/sample */
    kXBARA_OutputCmp2 = 18|0x100U, /*!< XBARA_OUT18 output assigned to CMP2 window/sample */
    kXBARA_OutputCmp3 = 19|0x100U, /*!< XBARA_OUT19 output assigned to CMP3 window/sample */
    kXBARA_OutputPwmA0Exta = 20|0x100U, /*!< XBARA_OUT20 output assigned to PWMA channel 0 external control A */
    kXBARA_OutputPwmA1Exta = 21|0x100U, /*!< XBARA_OUT21 output assigned to PWMA channel 1 external control A */
    kXBARA_OutputPwmA2Exta = 22|0x100U, /*!< XBARA_OUT22 output assigned to PWMA channel 2 external control A */
    kXBARA_OutputPwmA3Exta = 23|0x100U, /*!< XBARA_OUT23 output assigned to PWMA channel 3 external control A */
    kXBARA_OutputPwmA0ExtSync = 24|0x100U, /*!< XBARA_OUT24 output assigned to PWMA channel 0 external synchronization */
    kXBARA_OutputPwmA1ExtSync = 25|0x100U, /*!< XBARA_OUT25 output assigned to PWMA channel 1 external synchronization */
    kXBARA_OutputPwmA2ExtSync = 26|0x100U, /*!< XBARA_OUT26 output assigned to PWMA channel 2 external synchronization */
    kXBARA_OutputPwmA3ExtSync = 27|0x100U, /*!< XBARA_OUT27 output assigned to PWMA channel 3 external synchronization */
    kXBARA_OutputPwmAExtClk = 28|0x100U, /*!< XBARA_OUT28 output assigned to PWMA external clock */
    kXBARA_OutputPwmAFault0 = 29|0x100U, /*!< XBARA_OUT29 output assigned to PWMA fault 0 */
    kXBARA_OutputPwmAFault1 = 30|0x100U, /*!< XBARA_OUT30 output assigned to PWMA fault 1 */
    kXBARA_OutputPwmAFault2 = 31|0x100U, /*!< XBARA_OUT31 output assigned to PWMA fault 2 */
    kXBARA_OutputPwmAFault3 = 32|0x100U, /*!< XBARA_OUT32 output assigned to PWMA fault 3 */
    kXBARA_OutputPwmAForce = 33|0x100U, /*!< XBARA_OUT33 output assigned to PWMA external output force */
    kXBARA_OutputFtm0Trig2 = 34|0x100U, /*!< XBARA_OUT34 output assigned to FTM0 hardware trigger 2 */
    kXBARA_OutputFtm1Trig2 = 35|0x100U, /*!< XBARA_OUT35 output assigned to FTM1 hardware trigger 2 */
    kXBARA_OutputRESERVED36 = 36|0x100U, /*!< XBARA_OUT36 output is reserved. */
    kXBARA_OutputFtm3Trig2 = 37|0x100U, /*!< XBARA_OUT37 output assigned to FTM3 hardware trigger 2 */
    kXBARA_OutputPdb0InCh12 = 38|0x100U, /*!< XBARA_OUT38 output assigned to PDB0 trigger option 12 */
    kXBARA_OutputRESERVED39 = 39|0x100U, /*!< XBARA_OUT39 output is reserved. */
    kXBARA_OutputRESERVED40 = 40|0x100U, /*!< XBARA_OUT40 output is reserved. */
    kXBARA_OutputPdb1InCh12 = 41|0x100U, /*!< XBARA_OUT41 output assigned to PDB1 trigger option 12 */
    kXBARA_OutputSimXorFtm1Ch1Ftm1Ch2 = 42|0x100U, /*!< XBARA_OUT42 output assigned to SIM XOR of FTM1_CH1 and FTM1_CH0 pins and XBARA output 42 */
    kXBARA_OutputRESERVED43 = 43|0x100U, /*!< XBARA_OUT43 output is reserved. */
    kXBARA_OutputEnc0PhA = 44|0x100U, /*!< XBARA_OUT44 output assigned to ENC0 quadrature waveform phase A */
    kXBARA_OutputEnc0PhB = 45|0x100U, /*!< XBARA_OUT45 output assigned to ENC0 quadrature waveform phase B */
    kXBARA_OutputEnc0Index = 46|0x100U, /*!< XBARA_OUT46 output assigned to ENC0 refresh/reload */
    kXBARA_OutputEnv0Home = 47|0x100U, /*!< XBARA_OUT47 output assigned to ENC0 home position */
    kXBARA_OutputEnc0CapTrigger = 48|0x100U, /*!< XBARA_OUT48 output assigned to ENC0 clear/snapshot */
    kXBARA_OutputFtm0Fault3 = 49|0x100U, /*!< XBARA_OUT49 output assigned to FTM0 fault 3 */
    kXBARA_OutputFtm1Fault1 = 50|0x100U, /*!< XBARA_OUT50 output assigned to FTM1 fault 1 */
    kXBARA_OutputRESERVED51 = 51|0x100U, /*!< XBARA_OUT51 output is reserved. */
    kXBARA_OutputFtm3Fault3 = 52|0x100U, /*!< XBARA_OUT52 output assigned to FTM3 fault 3 */
    kXBARA_OutputRESERVED53 = 53|0x100U, /*!< XBARA_OUT53 output is reserved. */
    kXBARA_OutputRESERVED54 = 54|0x100U, /*!< XBARA_OUT54 output is reserved. */
    kXBARA_OutputRESERVED55 = 55|0x100U, /*!< XBARA_OUT55 output is reserved. */
    kXBARA_OutputRESERVED56 = 56|0x100U, /*!< XBARA_OUT56 output is reserved. */
    kXBARA_OutputRESERVED57 = 57|0x100U, /*!< XBARA_OUT57 output is reserved. */
    kXBARA_OutputEwmIn = 58|0x100U, /*!< XBARA_OUT58 output assigned to EWM input */
    kXBARB_OutputAoiIn0 = 0|0x200U, /*!< XBARB_OUT0 output assigned to AOI input0 */
    kXBARB_OutputAoiIn1 = 1|0x200U, /*!< XBARB_OUT1 output assigned to AOI input1 */
    kXBARB_OutputAoiIn2 = 2|0x200U, /*!< XBARB_OUT2 output assigned to AOI input2 */
    kXBARB_OutputAoiIn3 = 3|0x200U, /*!< XBARB_OUT3 output assigned to AOI input3 */
    kXBARB_OutputAoiIn4 = 4|0x200U, /*!< XBARB_OUT4 output assigned to AOI input4 */
    kXBARB_OutputAoiIn5 = 5|0x200U, /*!< XBARB_OUT5 output assigned to AOI input5 */
    kXBARB_OutputAoiIn6 = 6|0x200U, /*!< XBARB_OUT6 output assigned to AOI input6 */
    kXBARB_OutputAoiIn7 = 7|0x200U, /*!< XBARB_OUT7 output assigned to AOI input7 */
    kXBARB_OutputAoiIn8 = 8|0x200U, /*!< XBARB_OUT8 output assigned to AOI input8 */
    kXBARB_OutputAoiIn9 = 9|0x200U, /*!< XBARB_OUT9 output assigned to AOI input9 */
    kXBARB_OutputAoiIn10 = 10|0x200U, /*!< XBARB_OUT10 output assigned to AOI input10 */
    kXBARB_OutputAoiIn11 = 11|0x200U, /*!< XBARB_OUT11 output assigned to AOI input11 */
    kXBARB_OutputAoiIn12 = 12|0x200U, /*!< XBARB_OUT12 output assigned to AOI input12 */
    kXBARB_OutputAoiIn13 = 13|0x200U, /*!< XBARB_OUT13 output assigned to AOI input13 */
    kXBARB_OutputAoiIn14 = 14|0x200U, /*!< XBARB_OUT14 output assigned to AOI input14 */
    kXBARB_OutputAoiIn15 = 15|0x200U, /*!< XBARB_OUT15 output assigned to AOI input15 */
#elif defined(CPU_MKV56F1M0VLL22) || defined(CPU_MKV56F512VLL22) || defined(CPU_MKV56F1M0VLQ22) || defined(CPU_MKV56F512VLQ22) || \
    defined(CPU_MKV56F1M0VMD22) || defined(CPU_MKV56F512VMD22) || defined(CPU_MKV58F1M0VLL22) || defined(CPU_MKV58F512VLL22) || \
    defined(CPU_MKV58F1M0VLQ22) || defined(CPU_MKV58F512VLQ22) || defined(CPU_MKV58F1M0VMD22) || defined(CPU_MKV58F512VMD22)
    kXBARA_OutputDmamux18 = 0|0x100U, /*!< XBARA_OUT0 output assigned to DMAMUX slot 18 */
    kXBARA_OutputDmamux19 = 1|0x100U, /*!< XBARA_OUT1 output assigned to DMAMUX slot 19 */
    kXBARA_OutputDmamux20 = 2|0x100U, /*!< XBARA_OUT2 output assigned to DMAMUX slot 20 */
    kXBARA_OutputDmamux21 = 3|0x100U, /*!< XBARA_OUT3 output assigned to DMAMUX slot 21 */
    kXBARA_OutputXbOut4 = 4|0x100U, /*!< XBARA_OUT4 output assigned to XBAROUT4 output pin */
    kXBARA_OutputXbOut5 = 5|0x100U, /*!< XBARA_OUT5 output assigned to XBAROUT5 output pin */
    kXBARA_OutputXbOut6 = 6|0x100U, /*!< XBARA_OUT6 output assigned to XBAROUT6 output pin */
    kXBARA_OutputXbOut7 = 7|0x100U, /*!< XBARA_OUT7 output assigned to XBAROUT7 output pin */
    kXBARA_OutputXbOut8 = 8|0x100U, /*!< XBARA_OUT8 output assigned to XBAROUT8 output pin */
    kXBARA_OutputXbOut9 = 9|0x100U, /*!< XBARA_OUT9 output assigned to XBAROUT9 output pin */
    kXBARA_OutputXbOut10 = 10|0x100U, /*!< XBARA_OUT10 output assigned to XBAROUT10 output pin */
    kXBARA_OutputXbOut11 = 11|0x100U, /*!< XBARA_OUT11 output assigned to XBAROUT11 output pin */
    kXBARA_OutputHsadc0ATrig = 12|0x100U, /*!< XBARA_OUT12 output assigned to HSADC0 converter A trigger */
    kXBARA_OutputHsadc0BTrig = 13|0x100U, /*!< XBARA_OUT13 output assigned to HSADC0 converter B trigger */
    kXBARA_OutputRESERVED14 = 14|0x100U, /*!< XBARA_OUT14 output is reserved. */
    kXBARA_OutputDac12bSync = 15|0x100U, /*!< XBARA_OUT15 output assigned to DAC synchronisation trigger */
    kXBARA_OutputCmp0 = 16|0x100U, /*!< XBARA_OUT16 output assigned to CMP0 window/sample */
    kXBARA_OutputCmp1 = 17|0x100U, /*!< XBARA_OUT17 output assigned to CMP1 window/sample */
    kXBARA_OutputCmp2 = 18|0x100U, /*!< XBARA_OUT18 output assigned to CMP2 window/sample */
    kXBARA_OutputCmp3 = 19|0x100U, /*!< XBARA_OUT19 output assigned to CMP3 window/sample */
    kXBARA_OutputPwmCh0Exta = 20|0x100U, /*!< XBARA_OUT20 output assigned to PWM0 and PWM1 channel 0 external control A */
    kXBARA_OutputPwmCh1Exta = 21|0x100U, /*!< XBARA_OUT21 output assigned to PWM0 and PWM1 channel 1 external control A */
    kXBARA_OutputPwmCh2Exta = 22|0x100U, /*!< XBARA_OUT22 output assigned to PWM0 and PWM1 channel 2 external control A */
    kXBARA_OutputPwmCh3Exta = 23|0x100U, /*!< XBARA_OUT23 output assigned to PWM0 and PWM1 channel 3 external control A */
    kXBARA_OutputPwm0Ch0ExtSync = 24|0x100U, /*!< XBARA_OUT24 output assigned to PWM0 channel 0 external synchronization */
    kXBARA_OutputPwm0Ch1ExtSync = 25|0x100U, /*!< XBARA_OUT25 output assigned to PWM0 channel 1 external synchronization */
    kXBARA_OutputPwm0Ch2ExtSync = 26|0x100U, /*!< XBARA_OUT26 output assigned to PWM0 channel 2 external synchronization */
    kXBARA_OutputPwm0Ch3ExtSync = 27|0x100U, /*!< XBARA_OUT27 output assigned to PWM0 channel 3 external synchronization */
    kXBARA_OutputPwmExtClk = 28|0x100U, /*!< XBARA_OUT28 output assigned to PWM0 and PWM1 external clock */
    kXBARA_OutputPwm0Fault0 = 29|0x100U, /*!< XBARA_OUT29 output assigned to PWM0 and PWM1 fault 0 */
    kXBARA_OutputPwm0Fault1 = 30|0x100U, /*!< XBARA_OUT30 output assigned to PWM0 and PWM1 fault 1 */
    kXBARA_OutputPwm0Fault2 = 31|0x100U, /*!< XBARA_OUT31 output assigned to PWM0 and PWM1 fault 2 */
    kXBARA_OutputPwm0Fault3 = 32|0x100U, /*!< XBARA_OUT32 output assigned to PWM0 and PWM1 fault 3 */
    kXBARA_OutputPwm0Force = 33|0x100U, /*!< XBARA_OUT33 output assigned to PWM0 external output force */
    kXBARA_OutputFtm0Trig2 = 34|0x100U, /*!< XBARA_OUT34 output assigned to FTM0 hardware trigger 2 */
    kXBARA_OutputFtm1Trig2 = 35|0x100U, /*!< XBARA_OUT35 output assigned to FTM1 hardware trigger 2 */
    kXBARA_OutputFtm2Trig2 = 36|0x100U, /*!< XBARA_OUT36 output assigned to FTM2 hardware trigger 2 */
    kXBARA_OutputFtm3Trig2 = 37|0x100U, /*!< XBARA_OUT37 output assigned to FTM3 hardware trigger 2 */
    kXBARA_OutputPdb0InCh12 = 38|0x100U, /*!< XBARA_OUT38 output assigned to PDB0 trigger option 12 */
    kXBARA_OutputAdc0Hdwt = 39|0x100U, /*!< XBARA_OUT39 output assigned to ADC0 hardware trigger */
    kXBARA_OutputRESERVED40 = 40|0x100U, /*!< XBARA_OUT40 output is reserved. */
    kXBARA_OutputPdb1InCh12 = 41|0x100U, /*!< XBARA_OUT41 output assigned to PDB1 trigger option 12 */
    kXBARA_OutputHsadc1ATrig = 42|0x100U, /*!< XBARA_OUT42 output assigned to HSADC1 converter A trigger and FTM1 channel 1 signal XOR input */
    kXBARA_OutputHsadc1BTrig = 43|0x100U, /*!< XBARA_OUT43 output assigned to HSADC1 converter B trigger */
    kXBARA_OutputEncPhA = 44|0x100U, /*!< XBARA_OUT44 output assigned to ENC quadrature waveform phase A */
    kXBARA_OutputEncPhB = 45|0x100U, /*!< XBARA_OUT45 output assigned to ENC quadrature waveform phase B */
    kXBARA_OutputEncIndex = 46|0x100U, /*!< XBARA_OUT46 output assigned to ENC refresh/reload */
    kXBARA_OutputEncHome = 47|0x100U, /*!< XBARA_OUT47 output assigned to ENC home position */
    kXBARA_OutputEncCapTrigger = 48|0x100U, /*!< XBARA_OUT48 output assigned to ENC clear/snapshot */
    kXBARA_OutputFtm0Fault3 = 49|0x100U, /*!< XBARA_OUT49 output assigned to FTM0 fault 3 */
    kXBARA_OutputFtm1Fault1 = 50|0x100U, /*!< XBARA_OUT50 output assigned to FTM1 fault 1 */
    kXBARA_OutputFtm2Fault1 = 51|0x100U, /*!< XBARA_OUT51 output assigned to FTM2 fault 1 */
    kXBARA_OutputFtm3Fault3 = 52|0x100U, /*!< XBARA_OUT52 output assigned to FTM3 fault 3 */
    kXBARA_OutputPwm1Ch0ExtSync = 53|0x100U, /*!< XBARA_OUT53 output assigned to PWM0 and PWM1 channel 0 external synchronization */
    kXBARA_OutputPwm1Ch1ExtSync = 54|0x100U, /*!< XBARA_OUT54 output assigned to PWM0 and PWM1 channel 1 external synchronization */
    kXBARA_OutputPwm1Ch2ExtSync = 55|0x100U, /*!< XBARA_OUT55 output assigned to PWM0 and PWM1 channel 2 external synchronization */
    kXBARA_OutputPwm1Ch3ExtSync = 56|0x100U, /*!< XBARA_OUT56 output assigned to PWM0 and PWM1 channel 3 external synchronization */
    kXBARA_OutputPwm1Force = 57|0x100U, /*!< XBARA_OUT57 output assigned to PWM1 external output force */
    kXBARA_OutputEwmIn = 58|0x100U, /*!< XBARA_OUT58 output assigned to EWM input */
    kXBARB_OutputAoiIn0 = 0|0x200U, /*!< XBARB_OUT0 output assigned to AOI input0 */
    kXBARB_OutputAoiIn1 = 1|0x200U, /*!< XBARB_OUT1 output assigned to AOI input1 */
    kXBARB_OutputAoiIn2 = 2|0x200U, /*!< XBARB_OUT2 output assigned to AOI input2 */
    kXBARB_OutputAoiIn3 = 3|0x200U, /*!< XBARB_OUT3 output assigned to AOI input3 */
    kXBARB_OutputAoiIn4 = 4|0x200U, /*!< XBARB_OUT4 output assigned to AOI input4 */
    kXBARB_OutputAoiIn5 = 5|0x200U, /*!< XBARB_OUT5 output assigned to AOI input5 */
    kXBARB_OutputAoiIn6 = 6|0x200U, /*!< XBARB_OUT6 output assigned to AOI input6 */
    kXBARB_OutputAoiIn7 = 7|0x200U, /*!< XBARB_OUT7 output assigned to AOI input7 */
    kXBARB_OutputAoiIn8 = 8|0x200U, /*!< XBARB_OUT8 output assigned to AOI input8 */
    kXBARB_OutputAoiIn9 = 9|0x200U, /*!< XBARB_OUT9 output assigned to AOI input9 */
    kXBARB_OutputAoiIn10 = 10|0x200U, /*!< XBARB_OUT10 output assigned to AOI input10 */
    kXBARB_OutputAoiIn11 = 11|0x200U, /*!< XBARB_OUT11 output assigned to AOI input11 */
    kXBARB_OutputAoiIn12 = 12|0x200U, /*!< XBARB_OUT12 output assigned to AOI input12 */
    kXBARB_OutputAoiIn13 = 13|0x200U, /*!< XBARB_OUT13 output assigned to AOI input13 */
    kXBARB_OutputAoiIn14 = 14|0x200U, /*!< XBARB_OUT14 output assigned to AOI input14 */
    kXBARB_OutputAoiIn15 = 15|0x200U, /*!< XBARB_OUT15 output assigned to AOI input15 */
#else
    #error "No valid CPU defined!"
#endif
} xbar_output_signal_t;

#endif /* _FSL_XBAR_SIGNALS_H_ */
