//
// This is a file generated by EMB wizard.
// Please do not edit this file!
// Generated time: 12/06/2019 13:38:14
// Version: Fuxi fuxi win64
// Wizard name: EMB 1.0b
//
// ============================================================
// File Name: sram_128.v
// IP core : emb
// Device name: C1P060TF784C7-ES
// ============================================================

// Copyright (C) 2017-2019 Hercules Microelectronics Co., Ltd. All rights reserved.
// This file is generated by Fuxi. 
// Version: "2018a.0 win64 " 
// Date: "Dec 06 2019 13:38:14"


module sram_128(aa, ab, cea, ceb, clka, clkb, da, db, qa, qb, rstna, rstnb, wea, 
    web);
  input [5:0] aa;
  input [5:0] ab;
  input cea;
  input ceb;
  input clka;
  input clkb;
  input [127:0] da;
  input [127:0] db;
  output [127:0] qa;
  output [127:0] qb;
  input rstna;
  input rstnb;
  input wea;
  input web;

    wire aa_0__net;
    wire aa_1__net;
    wire aa_2__net;
    wire aa_3__net;
    wire aa_4__net;
    wire aa_5__net;
    wire ab_0__net;
    wire ab_1__net;
    wire ab_2__net;
    wire ab_3__net;
    wire ab_4__net;
    wire ab_5__net;
    wire cea_net;
    wire ceb_net;
    wire clka_net;
    wire clkb_net;
    wire da_0__net;
    wire da_100__net;
    wire da_101__net;
    wire da_102__net;
    wire da_103__net;
    wire da_104__net;
    wire da_105__net;
    wire da_106__net;
    wire da_107__net;
    wire da_108__net;
    wire da_109__net;
    wire da_10__net;
    wire da_110__net;
    wire da_111__net;
    wire da_112__net;
    wire da_113__net;
    wire da_114__net;
    wire da_115__net;
    wire da_116__net;
    wire da_117__net;
    wire da_118__net;
    wire da_119__net;
    wire da_11__net;
    wire da_120__net;
    wire da_121__net;
    wire da_122__net;
    wire da_123__net;
    wire da_124__net;
    wire da_125__net;
    wire da_126__net;
    wire da_127__net;
    wire da_12__net;
    wire da_13__net;
    wire da_14__net;
    wire da_15__net;
    wire da_16__net;
    wire da_17__net;
    wire da_18__net;
    wire da_19__net;
    wire da_1__net;
    wire da_20__net;
    wire da_21__net;
    wire da_22__net;
    wire da_23__net;
    wire da_24__net;
    wire da_25__net;
    wire da_26__net;
    wire da_27__net;
    wire da_28__net;
    wire da_29__net;
    wire da_2__net;
    wire da_30__net;
    wire da_31__net;
    wire da_32__net;
    wire da_33__net;
    wire da_34__net;
    wire da_35__net;
    wire da_36__net;
    wire da_37__net;
    wire da_38__net;
    wire da_39__net;
    wire da_3__net;
    wire da_40__net;
    wire da_41__net;
    wire da_42__net;
    wire da_43__net;
    wire da_44__net;
    wire da_45__net;
    wire da_46__net;
    wire da_47__net;
    wire da_48__net;
    wire da_49__net;
    wire da_4__net;
    wire da_50__net;
    wire da_51__net;
    wire da_52__net;
    wire da_53__net;
    wire da_54__net;
    wire da_55__net;
    wire da_56__net;
    wire da_57__net;
    wire da_58__net;
    wire da_59__net;
    wire da_5__net;
    wire da_60__net;
    wire da_61__net;
    wire da_62__net;
    wire da_63__net;
    wire da_64__net;
    wire da_65__net;
    wire da_66__net;
    wire da_67__net;
    wire da_68__net;
    wire da_69__net;
    wire da_6__net;
    wire da_70__net;
    wire da_71__net;
    wire da_72__net;
    wire da_73__net;
    wire da_74__net;
    wire da_75__net;
    wire da_76__net;
    wire da_77__net;
    wire da_78__net;
    wire da_79__net;
    wire da_7__net;
    wire da_80__net;
    wire da_81__net;
    wire da_82__net;
    wire da_83__net;
    wire da_84__net;
    wire da_85__net;
    wire da_86__net;
    wire da_87__net;
    wire da_88__net;
    wire da_89__net;
    wire da_8__net;
    wire da_90__net;
    wire da_91__net;
    wire da_92__net;
    wire da_93__net;
    wire da_94__net;
    wire da_95__net;
    wire da_96__net;
    wire da_97__net;
    wire da_98__net;
    wire da_99__net;
    wire da_9__net;
    wire db_0__net;
    wire db_100__net;
    wire db_101__net;
    wire db_102__net;
    wire db_103__net;
    wire db_104__net;
    wire db_105__net;
    wire db_106__net;
    wire db_107__net;
    wire db_108__net;
    wire db_109__net;
    wire db_10__net;
    wire db_110__net;
    wire db_111__net;
    wire db_112__net;
    wire db_113__net;
    wire db_114__net;
    wire db_115__net;
    wire db_116__net;
    wire db_117__net;
    wire db_118__net;
    wire db_119__net;
    wire db_11__net;
    wire db_120__net;
    wire db_121__net;
    wire db_122__net;
    wire db_123__net;
    wire db_124__net;
    wire db_125__net;
    wire db_126__net;
    wire db_127__net;
    wire db_12__net;
    wire db_13__net;
    wire db_14__net;
    wire db_15__net;
    wire db_16__net;
    wire db_17__net;
    wire db_18__net;
    wire db_19__net;
    wire db_1__net;
    wire db_20__net;
    wire db_21__net;
    wire db_22__net;
    wire db_23__net;
    wire db_24__net;
    wire db_25__net;
    wire db_26__net;
    wire db_27__net;
    wire db_28__net;
    wire db_29__net;
    wire db_2__net;
    wire db_30__net;
    wire db_31__net;
    wire db_32__net;
    wire db_33__net;
    wire db_34__net;
    wire db_35__net;
    wire db_36__net;
    wire db_37__net;
    wire db_38__net;
    wire db_39__net;
    wire db_3__net;
    wire db_40__net;
    wire db_41__net;
    wire db_42__net;
    wire db_43__net;
    wire db_44__net;
    wire db_45__net;
    wire db_46__net;
    wire db_47__net;
    wire db_48__net;
    wire db_49__net;
    wire db_4__net;
    wire db_50__net;
    wire db_51__net;
    wire db_52__net;
    wire db_53__net;
    wire db_54__net;
    wire db_55__net;
    wire db_56__net;
    wire db_57__net;
    wire db_58__net;
    wire db_59__net;
    wire db_5__net;
    wire db_60__net;
    wire db_61__net;
    wire db_62__net;
    wire db_63__net;
    wire db_64__net;
    wire db_65__net;
    wire db_66__net;
    wire db_67__net;
    wire db_68__net;
    wire db_69__net;
    wire db_6__net;
    wire db_70__net;
    wire db_71__net;
    wire db_72__net;
    wire db_73__net;
    wire db_74__net;
    wire db_75__net;
    wire db_76__net;
    wire db_77__net;
    wire db_78__net;
    wire db_79__net;
    wire db_7__net;
    wire db_80__net;
    wire db_81__net;
    wire db_82__net;
    wire db_83__net;
    wire db_84__net;
    wire db_85__net;
    wire db_86__net;
    wire db_87__net;
    wire db_88__net;
    wire db_89__net;
    wire db_8__net;
    wire db_90__net;
    wire db_91__net;
    wire db_92__net;
    wire db_93__net;
    wire db_94__net;
    wire db_95__net;
    wire db_96__net;
    wire db_97__net;
    wire db_98__net;
    wire db_99__net;
    wire db_9__net;
    wire rstna_net;
    wire rstnb_net;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[0]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[100]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[101]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[102]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[103]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[104]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[105]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[106]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[107]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[108]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[109]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[10]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[110]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[111]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[112]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[113]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[114]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[115]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[116]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[117]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[118]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[119]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[11]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[120]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[121]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[122]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[123]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[124]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[125]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[126]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[127]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[12]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[13]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[14]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[15]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[16]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[17]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[18]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[19]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[1]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[20]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[21]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[22]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[23]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[24]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[25]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[26]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[27]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[28]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[29]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[2]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[30]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[31]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[32]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[33]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[34]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[35]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[36]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[37]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[38]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[39]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[3]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[40]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[41]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[42]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[43]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[44]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[45]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[46]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[47]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[48]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[49]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[4]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[50]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[51]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[52]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[53]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[54]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[55]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[56]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[57]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[58]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[59]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[5]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[60]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[61]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[62]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[63]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[64]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[65]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[66]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[67]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[68]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[69]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[6]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[70]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[71]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[72]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[73]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[74]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[75]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[76]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[77]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[78]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[79]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[7]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[80]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[81]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[82]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[83]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[84]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[85]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[86]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[87]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[88]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[89]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[8]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[90]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[91]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[92]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[93]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[94]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[95]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[96]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[97]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[98]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[99]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_0[9]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[0]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[100]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[101]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[102]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[103]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[104]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[105]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[106]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[107]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[108]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[109]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[10]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[110]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[111]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[112]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[113]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[114]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[115]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[116]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[117]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[118]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[119]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[11]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[120]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[121]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[122]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[123]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[124]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[125]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[126]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[127]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[12]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[13]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[14]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[15]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[16]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[17]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[18]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[19]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[1]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[20]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[21]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[22]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[23]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[24]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[25]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[26]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[27]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[28]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[29]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[2]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[30]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[31]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[32]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[33]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[34]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[35]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[36]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[37]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[38]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[39]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[3]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[40]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[41]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[42]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[43]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[44]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[45]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[46]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[47]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[48]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[49]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[4]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[50]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[51]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[52]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[53]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[54]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[55]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[56]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[57]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[58]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[59]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[5]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[60]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[61]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[62]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[63]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[64]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[65]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[66]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[67]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[68]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[69]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[6]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[70]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[71]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[72]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[73]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[74]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[75]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[76]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[77]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[78]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[79]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[7]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[80]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[81]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[82]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[83]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[84]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[85]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[86]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[87]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[88]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[89]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[8]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[90]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[91]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[92]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[93]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[94]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[95]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[96]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[97]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[98]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[99]_net ;
    wire \sram_128_0_MEMORY_6X128_2_inst|DO_1[9]_net ;
    wire wea_net;
    wire web_net;

    assign aa_0__net = aa[0];
    assign aa_1__net = aa[1];
    assign aa_2__net = aa[2];
    assign aa_3__net = aa[3];
    assign aa_4__net = aa[4];
    assign aa_5__net = aa[5];
    assign ab_0__net = ab[0];
    assign ab_1__net = ab[1];
    assign ab_2__net = ab[2];
    assign ab_3__net = ab[3];
    assign ab_4__net = ab[4];
    assign ab_5__net = ab[5];
    assign cea_net = cea;
    assign ceb_net = ceb;
    assign clka_net = clka;
    assign clkb_net = clkb;
    assign da_0__net = da[0];
    assign da_100__net = da[100];
    assign da_101__net = da[101];
    assign da_102__net = da[102];
    assign da_103__net = da[103];
    assign da_104__net = da[104];
    assign da_105__net = da[105];
    assign da_106__net = da[106];
    assign da_107__net = da[107];
    assign da_108__net = da[108];
    assign da_109__net = da[109];
    assign da_10__net = da[10];
    assign da_110__net = da[110];
    assign da_111__net = da[111];
    assign da_112__net = da[112];
    assign da_113__net = da[113];
    assign da_114__net = da[114];
    assign da_115__net = da[115];
    assign da_116__net = da[116];
    assign da_117__net = da[117];
    assign da_118__net = da[118];
    assign da_119__net = da[119];
    assign da_11__net = da[11];
    assign da_120__net = da[120];
    assign da_121__net = da[121];
    assign da_122__net = da[122];
    assign da_123__net = da[123];
    assign da_124__net = da[124];
    assign da_125__net = da[125];
    assign da_126__net = da[126];
    assign da_127__net = da[127];
    assign da_12__net = da[12];
    assign da_13__net = da[13];
    assign da_14__net = da[14];
    assign da_15__net = da[15];
    assign da_16__net = da[16];
    assign da_17__net = da[17];
    assign da_18__net = da[18];
    assign da_19__net = da[19];
    assign da_1__net = da[1];
    assign da_20__net = da[20];
    assign da_21__net = da[21];
    assign da_22__net = da[22];
    assign da_23__net = da[23];
    assign da_24__net = da[24];
    assign da_25__net = da[25];
    assign da_26__net = da[26];
    assign da_27__net = da[27];
    assign da_28__net = da[28];
    assign da_29__net = da[29];
    assign da_2__net = da[2];
    assign da_30__net = da[30];
    assign da_31__net = da[31];
    assign da_32__net = da[32];
    assign da_33__net = da[33];
    assign da_34__net = da[34];
    assign da_35__net = da[35];
    assign da_36__net = da[36];
    assign da_37__net = da[37];
    assign da_38__net = da[38];
    assign da_39__net = da[39];
    assign da_3__net = da[3];
    assign da_40__net = da[40];
    assign da_41__net = da[41];
    assign da_42__net = da[42];
    assign da_43__net = da[43];
    assign da_44__net = da[44];
    assign da_45__net = da[45];
    assign da_46__net = da[46];
    assign da_47__net = da[47];
    assign da_48__net = da[48];
    assign da_49__net = da[49];
    assign da_4__net = da[4];
    assign da_50__net = da[50];
    assign da_51__net = da[51];
    assign da_52__net = da[52];
    assign da_53__net = da[53];
    assign da_54__net = da[54];
    assign da_55__net = da[55];
    assign da_56__net = da[56];
    assign da_57__net = da[57];
    assign da_58__net = da[58];
    assign da_59__net = da[59];
    assign da_5__net = da[5];
    assign da_60__net = da[60];
    assign da_61__net = da[61];
    assign da_62__net = da[62];
    assign da_63__net = da[63];
    assign da_64__net = da[64];
    assign da_65__net = da[65];
    assign da_66__net = da[66];
    assign da_67__net = da[67];
    assign da_68__net = da[68];
    assign da_69__net = da[69];
    assign da_6__net = da[6];
    assign da_70__net = da[70];
    assign da_71__net = da[71];
    assign da_72__net = da[72];
    assign da_73__net = da[73];
    assign da_74__net = da[74];
    assign da_75__net = da[75];
    assign da_76__net = da[76];
    assign da_77__net = da[77];
    assign da_78__net = da[78];
    assign da_79__net = da[79];
    assign da_7__net = da[7];
    assign da_80__net = da[80];
    assign da_81__net = da[81];
    assign da_82__net = da[82];
    assign da_83__net = da[83];
    assign da_84__net = da[84];
    assign da_85__net = da[85];
    assign da_86__net = da[86];
    assign da_87__net = da[87];
    assign da_88__net = da[88];
    assign da_89__net = da[89];
    assign da_8__net = da[8];
    assign da_90__net = da[90];
    assign da_91__net = da[91];
    assign da_92__net = da[92];
    assign da_93__net = da[93];
    assign da_94__net = da[94];
    assign da_95__net = da[95];
    assign da_96__net = da[96];
    assign da_97__net = da[97];
    assign da_98__net = da[98];
    assign da_99__net = da[99];
    assign da_9__net = da[9];
    assign db_0__net = db[0];
    assign db_100__net = db[100];
    assign db_101__net = db[101];
    assign db_102__net = db[102];
    assign db_103__net = db[103];
    assign db_104__net = db[104];
    assign db_105__net = db[105];
    assign db_106__net = db[106];
    assign db_107__net = db[107];
    assign db_108__net = db[108];
    assign db_109__net = db[109];
    assign db_10__net = db[10];
    assign db_110__net = db[110];
    assign db_111__net = db[111];
    assign db_112__net = db[112];
    assign db_113__net = db[113];
    assign db_114__net = db[114];
    assign db_115__net = db[115];
    assign db_116__net = db[116];
    assign db_117__net = db[117];
    assign db_118__net = db[118];
    assign db_119__net = db[119];
    assign db_11__net = db[11];
    assign db_120__net = db[120];
    assign db_121__net = db[121];
    assign db_122__net = db[122];
    assign db_123__net = db[123];
    assign db_124__net = db[124];
    assign db_125__net = db[125];
    assign db_126__net = db[126];
    assign db_127__net = db[127];
    assign db_12__net = db[12];
    assign db_13__net = db[13];
    assign db_14__net = db[14];
    assign db_15__net = db[15];
    assign db_16__net = db[16];
    assign db_17__net = db[17];
    assign db_18__net = db[18];
    assign db_19__net = db[19];
    assign db_1__net = db[1];
    assign db_20__net = db[20];
    assign db_21__net = db[21];
    assign db_22__net = db[22];
    assign db_23__net = db[23];
    assign db_24__net = db[24];
    assign db_25__net = db[25];
    assign db_26__net = db[26];
    assign db_27__net = db[27];
    assign db_28__net = db[28];
    assign db_29__net = db[29];
    assign db_2__net = db[2];
    assign db_30__net = db[30];
    assign db_31__net = db[31];
    assign db_32__net = db[32];
    assign db_33__net = db[33];
    assign db_34__net = db[34];
    assign db_35__net = db[35];
    assign db_36__net = db[36];
    assign db_37__net = db[37];
    assign db_38__net = db[38];
    assign db_39__net = db[39];
    assign db_3__net = db[3];
    assign db_40__net = db[40];
    assign db_41__net = db[41];
    assign db_42__net = db[42];
    assign db_43__net = db[43];
    assign db_44__net = db[44];
    assign db_45__net = db[45];
    assign db_46__net = db[46];
    assign db_47__net = db[47];
    assign db_48__net = db[48];
    assign db_49__net = db[49];
    assign db_4__net = db[4];
    assign db_50__net = db[50];
    assign db_51__net = db[51];
    assign db_52__net = db[52];
    assign db_53__net = db[53];
    assign db_54__net = db[54];
    assign db_55__net = db[55];
    assign db_56__net = db[56];
    assign db_57__net = db[57];
    assign db_58__net = db[58];
    assign db_59__net = db[59];
    assign db_5__net = db[5];
    assign db_60__net = db[60];
    assign db_61__net = db[61];
    assign db_62__net = db[62];
    assign db_63__net = db[63];
    assign db_64__net = db[64];
    assign db_65__net = db[65];
    assign db_66__net = db[66];
    assign db_67__net = db[67];
    assign db_68__net = db[68];
    assign db_69__net = db[69];
    assign db_6__net = db[6];
    assign db_70__net = db[70];
    assign db_71__net = db[71];
    assign db_72__net = db[72];
    assign db_73__net = db[73];
    assign db_74__net = db[74];
    assign db_75__net = db[75];
    assign db_76__net = db[76];
    assign db_77__net = db[77];
    assign db_78__net = db[78];
    assign db_79__net = db[79];
    assign db_7__net = db[7];
    assign db_80__net = db[80];
    assign db_81__net = db[81];
    assign db_82__net = db[82];
    assign db_83__net = db[83];
    assign db_84__net = db[84];
    assign db_85__net = db[85];
    assign db_86__net = db[86];
    assign db_87__net = db[87];
    assign db_88__net = db[88];
    assign db_89__net = db[89];
    assign db_8__net = db[8];
    assign db_90__net = db[90];
    assign db_91__net = db[91];
    assign db_92__net = db[92];
    assign db_93__net = db[93];
    assign db_94__net = db[94];
    assign db_95__net = db[95];
    assign db_96__net = db[96];
    assign db_97__net = db[97];
    assign db_98__net = db[98];
    assign db_99__net = db[99];
    assign db_9__net = db[9];
    assign qa[0] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[0]_net ;
    assign qa[100] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[100]_net ;
    assign qa[101] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[101]_net ;
    assign qa[102] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[102]_net ;
    assign qa[103] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[103]_net ;
    assign qa[104] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[104]_net ;
    assign qa[105] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[105]_net ;
    assign qa[106] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[106]_net ;
    assign qa[107] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[107]_net ;
    assign qa[108] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[108]_net ;
    assign qa[109] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[109]_net ;
    assign qa[10] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[10]_net ;
    assign qa[110] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[110]_net ;
    assign qa[111] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[111]_net ;
    assign qa[112] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[112]_net ;
    assign qa[113] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[113]_net ;
    assign qa[114] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[114]_net ;
    assign qa[115] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[115]_net ;
    assign qa[116] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[116]_net ;
    assign qa[117] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[117]_net ;
    assign qa[118] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[118]_net ;
    assign qa[119] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[119]_net ;
    assign qa[11] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[11]_net ;
    assign qa[120] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[120]_net ;
    assign qa[121] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[121]_net ;
    assign qa[122] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[122]_net ;
    assign qa[123] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[123]_net ;
    assign qa[124] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[124]_net ;
    assign qa[125] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[125]_net ;
    assign qa[126] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[126]_net ;
    assign qa[127] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[127]_net ;
    assign qa[12] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[12]_net ;
    assign qa[13] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[13]_net ;
    assign qa[14] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[14]_net ;
    assign qa[15] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[15]_net ;
    assign qa[16] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[16]_net ;
    assign qa[17] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[17]_net ;
    assign qa[18] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[18]_net ;
    assign qa[19] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[19]_net ;
    assign qa[1] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[1]_net ;
    assign qa[20] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[20]_net ;
    assign qa[21] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[21]_net ;
    assign qa[22] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[22]_net ;
    assign qa[23] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[23]_net ;
    assign qa[24] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[24]_net ;
    assign qa[25] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[25]_net ;
    assign qa[26] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[26]_net ;
    assign qa[27] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[27]_net ;
    assign qa[28] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[28]_net ;
    assign qa[29] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[29]_net ;
    assign qa[2] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[2]_net ;
    assign qa[30] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[30]_net ;
    assign qa[31] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[31]_net ;
    assign qa[32] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[32]_net ;
    assign qa[33] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[33]_net ;
    assign qa[34] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[34]_net ;
    assign qa[35] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[35]_net ;
    assign qa[36] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[36]_net ;
    assign qa[37] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[37]_net ;
    assign qa[38] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[38]_net ;
    assign qa[39] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[39]_net ;
    assign qa[3] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[3]_net ;
    assign qa[40] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[40]_net ;
    assign qa[41] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[41]_net ;
    assign qa[42] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[42]_net ;
    assign qa[43] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[43]_net ;
    assign qa[44] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[44]_net ;
    assign qa[45] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[45]_net ;
    assign qa[46] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[46]_net ;
    assign qa[47] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[47]_net ;
    assign qa[48] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[48]_net ;
    assign qa[49] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[49]_net ;
    assign qa[4] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[4]_net ;
    assign qa[50] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[50]_net ;
    assign qa[51] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[51]_net ;
    assign qa[52] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[52]_net ;
    assign qa[53] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[53]_net ;
    assign qa[54] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[54]_net ;
    assign qa[55] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[55]_net ;
    assign qa[56] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[56]_net ;
    assign qa[57] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[57]_net ;
    assign qa[58] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[58]_net ;
    assign qa[59] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[59]_net ;
    assign qa[5] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[5]_net ;
    assign qa[60] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[60]_net ;
    assign qa[61] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[61]_net ;
    assign qa[62] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[62]_net ;
    assign qa[63] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[63]_net ;
    assign qa[64] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[64]_net ;
    assign qa[65] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[65]_net ;
    assign qa[66] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[66]_net ;
    assign qa[67] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[67]_net ;
    assign qa[68] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[68]_net ;
    assign qa[69] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[69]_net ;
    assign qa[6] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[6]_net ;
    assign qa[70] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[70]_net ;
    assign qa[71] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[71]_net ;
    assign qa[72] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[72]_net ;
    assign qa[73] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[73]_net ;
    assign qa[74] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[74]_net ;
    assign qa[75] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[75]_net ;
    assign qa[76] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[76]_net ;
    assign qa[77] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[77]_net ;
    assign qa[78] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[78]_net ;
    assign qa[79] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[79]_net ;
    assign qa[7] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[7]_net ;
    assign qa[80] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[80]_net ;
    assign qa[81] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[81]_net ;
    assign qa[82] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[82]_net ;
    assign qa[83] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[83]_net ;
    assign qa[84] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[84]_net ;
    assign qa[85] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[85]_net ;
    assign qa[86] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[86]_net ;
    assign qa[87] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[87]_net ;
    assign qa[88] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[88]_net ;
    assign qa[89] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[89]_net ;
    assign qa[8] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[8]_net ;
    assign qa[90] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[90]_net ;
    assign qa[91] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[91]_net ;
    assign qa[92] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[92]_net ;
    assign qa[93] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[93]_net ;
    assign qa[94] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[94]_net ;
    assign qa[95] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[95]_net ;
    assign qa[96] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[96]_net ;
    assign qa[97] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[97]_net ;
    assign qa[98] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[98]_net ;
    assign qa[99] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[99]_net ;
    assign qa[9] = \sram_128_0_MEMORY_6X128_2_inst|DO_0[9]_net ;
    assign qb[0] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[0]_net ;
    assign qb[100] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[100]_net ;
    assign qb[101] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[101]_net ;
    assign qb[102] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[102]_net ;
    assign qb[103] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[103]_net ;
    assign qb[104] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[104]_net ;
    assign qb[105] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[105]_net ;
    assign qb[106] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[106]_net ;
    assign qb[107] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[107]_net ;
    assign qb[108] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[108]_net ;
    assign qb[109] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[109]_net ;
    assign qb[10] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[10]_net ;
    assign qb[110] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[110]_net ;
    assign qb[111] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[111]_net ;
    assign qb[112] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[112]_net ;
    assign qb[113] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[113]_net ;
    assign qb[114] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[114]_net ;
    assign qb[115] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[115]_net ;
    assign qb[116] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[116]_net ;
    assign qb[117] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[117]_net ;
    assign qb[118] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[118]_net ;
    assign qb[119] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[119]_net ;
    assign qb[11] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[11]_net ;
    assign qb[120] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[120]_net ;
    assign qb[121] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[121]_net ;
    assign qb[122] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[122]_net ;
    assign qb[123] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[123]_net ;
    assign qb[124] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[124]_net ;
    assign qb[125] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[125]_net ;
    assign qb[126] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[126]_net ;
    assign qb[127] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[127]_net ;
    assign qb[12] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[12]_net ;
    assign qb[13] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[13]_net ;
    assign qb[14] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[14]_net ;
    assign qb[15] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[15]_net ;
    assign qb[16] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[16]_net ;
    assign qb[17] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[17]_net ;
    assign qb[18] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[18]_net ;
    assign qb[19] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[19]_net ;
    assign qb[1] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[1]_net ;
    assign qb[20] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[20]_net ;
    assign qb[21] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[21]_net ;
    assign qb[22] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[22]_net ;
    assign qb[23] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[23]_net ;
    assign qb[24] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[24]_net ;
    assign qb[25] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[25]_net ;
    assign qb[26] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[26]_net ;
    assign qb[27] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[27]_net ;
    assign qb[28] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[28]_net ;
    assign qb[29] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[29]_net ;
    assign qb[2] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[2]_net ;
    assign qb[30] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[30]_net ;
    assign qb[31] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[31]_net ;
    assign qb[32] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[32]_net ;
    assign qb[33] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[33]_net ;
    assign qb[34] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[34]_net ;
    assign qb[35] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[35]_net ;
    assign qb[36] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[36]_net ;
    assign qb[37] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[37]_net ;
    assign qb[38] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[38]_net ;
    assign qb[39] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[39]_net ;
    assign qb[3] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[3]_net ;
    assign qb[40] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[40]_net ;
    assign qb[41] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[41]_net ;
    assign qb[42] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[42]_net ;
    assign qb[43] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[43]_net ;
    assign qb[44] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[44]_net ;
    assign qb[45] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[45]_net ;
    assign qb[46] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[46]_net ;
    assign qb[47] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[47]_net ;
    assign qb[48] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[48]_net ;
    assign qb[49] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[49]_net ;
    assign qb[4] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[4]_net ;
    assign qb[50] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[50]_net ;
    assign qb[51] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[51]_net ;
    assign qb[52] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[52]_net ;
    assign qb[53] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[53]_net ;
    assign qb[54] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[54]_net ;
    assign qb[55] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[55]_net ;
    assign qb[56] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[56]_net ;
    assign qb[57] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[57]_net ;
    assign qb[58] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[58]_net ;
    assign qb[59] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[59]_net ;
    assign qb[5] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[5]_net ;
    assign qb[60] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[60]_net ;
    assign qb[61] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[61]_net ;
    assign qb[62] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[62]_net ;
    assign qb[63] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[63]_net ;
    assign qb[64] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[64]_net ;
    assign qb[65] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[65]_net ;
    assign qb[66] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[66]_net ;
    assign qb[67] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[67]_net ;
    assign qb[68] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[68]_net ;
    assign qb[69] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[69]_net ;
    assign qb[6] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[6]_net ;
    assign qb[70] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[70]_net ;
    assign qb[71] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[71]_net ;
    assign qb[72] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[72]_net ;
    assign qb[73] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[73]_net ;
    assign qb[74] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[74]_net ;
    assign qb[75] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[75]_net ;
    assign qb[76] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[76]_net ;
    assign qb[77] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[77]_net ;
    assign qb[78] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[78]_net ;
    assign qb[79] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[79]_net ;
    assign qb[7] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[7]_net ;
    assign qb[80] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[80]_net ;
    assign qb[81] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[81]_net ;
    assign qb[82] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[82]_net ;
    assign qb[83] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[83]_net ;
    assign qb[84] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[84]_net ;
    assign qb[85] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[85]_net ;
    assign qb[86] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[86]_net ;
    assign qb[87] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[87]_net ;
    assign qb[88] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[88]_net ;
    assign qb[89] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[89]_net ;
    assign qb[8] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[8]_net ;
    assign qb[90] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[90]_net ;
    assign qb[91] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[91]_net ;
    assign qb[92] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[92]_net ;
    assign qb[93] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[93]_net ;
    assign qb[94] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[94]_net ;
    assign qb[95] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[95]_net ;
    assign qb[96] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[96]_net ;
    assign qb[97] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[97]_net ;
    assign qb[98] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[98]_net ;
    assign qb[99] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[99]_net ;
    assign qb[9] = \sram_128_0_MEMORY_6X128_2_inst|DO_1[9]_net ;
    assign rstna_net = rstna;
    assign rstnb_net = rstnb;
    assign wea_net = wea;
    assign web_net = web;

    sram_128_0_MEMORY_6X128_2 sram_128_0_MEMORY_6X128_2_inst ( .ADDR_0( { 
        aa_5__net, aa_4__net, aa_3__net, aa_2__net, aa_1__net, aa_0__net } ), 
        .ADDR_1( { ab_5__net, ab_4__net, ab_3__net, ab_2__net, ab_1__net, 
        ab_0__net } ), .CE_0(cea_net), .CE_1(ceb_net), .CLK_0(clka_net), .CLK_1(
        clkb_net), .DI_0( { da_127__net, da_126__net, da_125__net, da_124__net, 
        da_123__net, da_122__net, da_121__net, da_120__net, da_119__net, 
        da_118__net, da_117__net, da_116__net, da_115__net, da_114__net, 
        da_113__net, da_112__net, da_111__net, da_110__net, da_109__net, 
        da_108__net, da_107__net, da_106__net, da_105__net, da_104__net, 
        da_103__net, da_102__net, da_101__net, da_100__net, da_99__net, 
        da_98__net, da_97__net, da_96__net, da_95__net, da_94__net, da_93__net, 
        da_92__net, da_91__net, da_90__net, da_89__net, da_88__net, da_87__net, 
        da_86__net, da_85__net, da_84__net, da_83__net, da_82__net, da_81__net, 
        da_80__net, da_79__net, da_78__net, da_77__net, da_76__net, da_75__net, 
        da_74__net, da_73__net, da_72__net, da_71__net, da_70__net, da_69__net, 
        da_68__net, da_67__net, da_66__net, da_65__net, da_64__net, da_63__net, 
        da_62__net, da_61__net, da_60__net, da_59__net, da_58__net, da_57__net, 
        da_56__net, da_55__net, da_54__net, da_53__net, da_52__net, da_51__net, 
        da_50__net, da_49__net, da_48__net, da_47__net, da_46__net, da_45__net, 
        da_44__net, da_43__net, da_42__net, da_41__net, da_40__net, da_39__net, 
        da_38__net, da_37__net, da_36__net, da_35__net, da_34__net, da_33__net, 
        da_32__net, da_31__net, da_30__net, da_29__net, da_28__net, da_27__net, 
        da_26__net, da_25__net, da_24__net, da_23__net, da_22__net, da_21__net, 
        da_20__net, da_19__net, da_18__net, da_17__net, da_16__net, da_15__net, 
        da_14__net, da_13__net, da_12__net, da_11__net, da_10__net, da_9__net, 
        da_8__net, da_7__net, da_6__net, da_5__net, da_4__net, da_3__net, 
        da_2__net, da_1__net, da_0__net } ), .DI_1( { db_127__net, db_126__net, 
        db_125__net, db_124__net, db_123__net, db_122__net, db_121__net, 
        db_120__net, db_119__net, db_118__net, db_117__net, db_116__net, 
        db_115__net, db_114__net, db_113__net, db_112__net, db_111__net, 
        db_110__net, db_109__net, db_108__net, db_107__net, db_106__net, 
        db_105__net, db_104__net, db_103__net, db_102__net, db_101__net, 
        db_100__net, db_99__net, db_98__net, db_97__net, db_96__net, db_95__net, 
        db_94__net, db_93__net, db_92__net, db_91__net, db_90__net, db_89__net, 
        db_88__net, db_87__net, db_86__net, db_85__net, db_84__net, db_83__net, 
        db_82__net, db_81__net, db_80__net, db_79__net, db_78__net, db_77__net, 
        db_76__net, db_75__net, db_74__net, db_73__net, db_72__net, db_71__net, 
        db_70__net, db_69__net, db_68__net, db_67__net, db_66__net, db_65__net, 
        db_64__net, db_63__net, db_62__net, db_61__net, db_60__net, db_59__net, 
        db_58__net, db_57__net, db_56__net, db_55__net, db_54__net, db_53__net, 
        db_52__net, db_51__net, db_50__net, db_49__net, db_48__net, db_47__net, 
        db_46__net, db_45__net, db_44__net, db_43__net, db_42__net, db_41__net, 
        db_40__net, db_39__net, db_38__net, db_37__net, db_36__net, db_35__net, 
        db_34__net, db_33__net, db_32__net, db_31__net, db_30__net, db_29__net, 
        db_28__net, db_27__net, db_26__net, db_25__net, db_24__net, db_23__net, 
        db_22__net, db_21__net, db_20__net, db_19__net, db_18__net, db_17__net, 
        db_16__net, db_15__net, db_14__net, db_13__net, db_12__net, db_11__net, 
        db_10__net, db_9__net, db_8__net, db_7__net, db_6__net, db_5__net, 
        db_4__net, db_3__net, db_2__net, db_1__net, db_0__net } ), .DO_0( { 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[127]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[126]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[125]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[124]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[123]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[122]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[121]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[120]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[119]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[118]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[117]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[116]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[115]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[114]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[113]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[112]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[111]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[110]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[109]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[108]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[107]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[106]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[105]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[104]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[103]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[102]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[101]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[100]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[99]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[98]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[97]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[96]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[95]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[94]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[93]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[92]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[91]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[90]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[89]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[88]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[87]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[86]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[85]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[84]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[83]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[82]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[81]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[80]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[79]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[78]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[77]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[76]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[75]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[74]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[73]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[72]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[71]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[70]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[69]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[68]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[67]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[66]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[65]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[64]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[63]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[62]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[61]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[60]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[59]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[58]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[57]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[56]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[55]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[54]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[53]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[52]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[51]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[50]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[49]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[48]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[47]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[46]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[45]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[44]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[43]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[42]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[41]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[40]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[39]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[38]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[37]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[36]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[35]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[34]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[33]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[32]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[31]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[30]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[29]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[28]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[27]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[26]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[25]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[24]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[23]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[22]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[21]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[20]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[19]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[18]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[17]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[16]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[15]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[14]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[13]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[12]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[11]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[10]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[9]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[8]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[7]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[6]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[5]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[4]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[3]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[2]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[1]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_0[0]_net  } ), .DO_1( { 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[127]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[126]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[125]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[124]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[123]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[122]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[121]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[120]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[119]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[118]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[117]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[116]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[115]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[114]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[113]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[112]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[111]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[110]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[109]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[108]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[107]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[106]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[105]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[104]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[103]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[102]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[101]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[100]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[99]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[98]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[97]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[96]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[95]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[94]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[93]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[92]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[91]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[90]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[89]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[88]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[87]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[86]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[85]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[84]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[83]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[82]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[81]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[80]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[79]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[78]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[77]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[76]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[75]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[74]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[73]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[72]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[71]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[70]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[69]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[68]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[67]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[66]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[65]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[64]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[63]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[62]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[61]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[60]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[59]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[58]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[57]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[56]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[55]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[54]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[53]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[52]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[51]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[50]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[49]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[48]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[47]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[46]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[45]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[44]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[43]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[42]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[41]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[40]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[39]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[38]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[37]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[36]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[35]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[34]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[33]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[32]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[31]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[30]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[29]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[28]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[27]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[26]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[25]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[24]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[23]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[22]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[21]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[20]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[19]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[18]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[17]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[16]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[15]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[14]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[13]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[12]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[11]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[10]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[9]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[8]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[7]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[6]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[5]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[4]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[3]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[2]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[1]_net , 
        \sram_128_0_MEMORY_6X128_2_inst|DO_1[0]_net  } ), .RST_0(rstna_net), 
        .RST_1(rstnb_net), .WE_0(wea_net), .WE_1(web_net) );
endmodule

module sram_128_0_MEMORY_6X128_2(ADDR_0, ADDR_1, CE_0, CE_1, CLK_0, CLK_1, DI_0, 
    DI_1, DO_0, DO_1, RST_0, RST_1, WE_0, WE_1);
  input [5:0] ADDR_0;
  input [5:0] ADDR_1;
  input CE_0;
  input CE_1;
  input CLK_0;
  input CLK_1;
  input [127:0] DI_0;
  input [127:0] DI_1;
  output [127:0] DO_0;
  output [127:0] DO_1;
  input RST_0;
  input RST_1;
  input WE_0;
  input WE_1;

    wire ADDR_0_0__net;
    wire ADDR_0_1__net;
    wire ADDR_0_2__net;
    wire ADDR_0_3__net;
    wire ADDR_0_4__net;
    wire ADDR_0_5__net;
    wire ADDR_1_0__net;
    wire ADDR_1_1__net;
    wire ADDR_1_2__net;
    wire ADDR_1_3__net;
    wire ADDR_1_4__net;
    wire ADDR_1_5__net;
    wire CE_0_net;
    wire CE_1_net;
    wire CLK_0_net;
    wire CLK_1_net;
    wire DI_0_0__net;
    wire DI_0_100__net;
    wire DI_0_101__net;
    wire DI_0_102__net;
    wire DI_0_103__net;
    wire DI_0_104__net;
    wire DI_0_105__net;
    wire DI_0_106__net;
    wire DI_0_107__net;
    wire DI_0_108__net;
    wire DI_0_109__net;
    wire DI_0_10__net;
    wire DI_0_110__net;
    wire DI_0_111__net;
    wire DI_0_112__net;
    wire DI_0_113__net;
    wire DI_0_114__net;
    wire DI_0_115__net;
    wire DI_0_116__net;
    wire DI_0_117__net;
    wire DI_0_118__net;
    wire DI_0_119__net;
    wire DI_0_11__net;
    wire DI_0_120__net;
    wire DI_0_121__net;
    wire DI_0_122__net;
    wire DI_0_123__net;
    wire DI_0_124__net;
    wire DI_0_125__net;
    wire DI_0_126__net;
    wire DI_0_127__net;
    wire DI_0_12__net;
    wire DI_0_13__net;
    wire DI_0_14__net;
    wire DI_0_15__net;
    wire DI_0_16__net;
    wire DI_0_17__net;
    wire DI_0_18__net;
    wire DI_0_19__net;
    wire DI_0_1__net;
    wire DI_0_20__net;
    wire DI_0_21__net;
    wire DI_0_22__net;
    wire DI_0_23__net;
    wire DI_0_24__net;
    wire DI_0_25__net;
    wire DI_0_26__net;
    wire DI_0_27__net;
    wire DI_0_28__net;
    wire DI_0_29__net;
    wire DI_0_2__net;
    wire DI_0_30__net;
    wire DI_0_31__net;
    wire DI_0_32__net;
    wire DI_0_33__net;
    wire DI_0_34__net;
    wire DI_0_35__net;
    wire DI_0_36__net;
    wire DI_0_37__net;
    wire DI_0_38__net;
    wire DI_0_39__net;
    wire DI_0_3__net;
    wire DI_0_40__net;
    wire DI_0_41__net;
    wire DI_0_42__net;
    wire DI_0_43__net;
    wire DI_0_44__net;
    wire DI_0_45__net;
    wire DI_0_46__net;
    wire DI_0_47__net;
    wire DI_0_48__net;
    wire DI_0_49__net;
    wire DI_0_4__net;
    wire DI_0_50__net;
    wire DI_0_51__net;
    wire DI_0_52__net;
    wire DI_0_53__net;
    wire DI_0_54__net;
    wire DI_0_55__net;
    wire DI_0_56__net;
    wire DI_0_57__net;
    wire DI_0_58__net;
    wire DI_0_59__net;
    wire DI_0_5__net;
    wire DI_0_60__net;
    wire DI_0_61__net;
    wire DI_0_62__net;
    wire DI_0_63__net;
    wire DI_0_64__net;
    wire DI_0_65__net;
    wire DI_0_66__net;
    wire DI_0_67__net;
    wire DI_0_68__net;
    wire DI_0_69__net;
    wire DI_0_6__net;
    wire DI_0_70__net;
    wire DI_0_71__net;
    wire DI_0_72__net;
    wire DI_0_73__net;
    wire DI_0_74__net;
    wire DI_0_75__net;
    wire DI_0_76__net;
    wire DI_0_77__net;
    wire DI_0_78__net;
    wire DI_0_79__net;
    wire DI_0_7__net;
    wire DI_0_80__net;
    wire DI_0_81__net;
    wire DI_0_82__net;
    wire DI_0_83__net;
    wire DI_0_84__net;
    wire DI_0_85__net;
    wire DI_0_86__net;
    wire DI_0_87__net;
    wire DI_0_88__net;
    wire DI_0_89__net;
    wire DI_0_8__net;
    wire DI_0_90__net;
    wire DI_0_91__net;
    wire DI_0_92__net;
    wire DI_0_93__net;
    wire DI_0_94__net;
    wire DI_0_95__net;
    wire DI_0_96__net;
    wire DI_0_97__net;
    wire DI_0_98__net;
    wire DI_0_99__net;
    wire DI_0_9__net;
    wire DI_1_0__net;
    wire DI_1_100__net;
    wire DI_1_101__net;
    wire DI_1_102__net;
    wire DI_1_103__net;
    wire DI_1_104__net;
    wire DI_1_105__net;
    wire DI_1_106__net;
    wire DI_1_107__net;
    wire DI_1_108__net;
    wire DI_1_109__net;
    wire DI_1_10__net;
    wire DI_1_110__net;
    wire DI_1_111__net;
    wire DI_1_112__net;
    wire DI_1_113__net;
    wire DI_1_114__net;
    wire DI_1_115__net;
    wire DI_1_116__net;
    wire DI_1_117__net;
    wire DI_1_118__net;
    wire DI_1_119__net;
    wire DI_1_11__net;
    wire DI_1_120__net;
    wire DI_1_121__net;
    wire DI_1_122__net;
    wire DI_1_123__net;
    wire DI_1_124__net;
    wire DI_1_125__net;
    wire DI_1_126__net;
    wire DI_1_127__net;
    wire DI_1_12__net;
    wire DI_1_13__net;
    wire DI_1_14__net;
    wire DI_1_15__net;
    wire DI_1_16__net;
    wire DI_1_17__net;
    wire DI_1_18__net;
    wire DI_1_19__net;
    wire DI_1_1__net;
    wire DI_1_20__net;
    wire DI_1_21__net;
    wire DI_1_22__net;
    wire DI_1_23__net;
    wire DI_1_24__net;
    wire DI_1_25__net;
    wire DI_1_26__net;
    wire DI_1_27__net;
    wire DI_1_28__net;
    wire DI_1_29__net;
    wire DI_1_2__net;
    wire DI_1_30__net;
    wire DI_1_31__net;
    wire DI_1_32__net;
    wire DI_1_33__net;
    wire DI_1_34__net;
    wire DI_1_35__net;
    wire DI_1_36__net;
    wire DI_1_37__net;
    wire DI_1_38__net;
    wire DI_1_39__net;
    wire DI_1_3__net;
    wire DI_1_40__net;
    wire DI_1_41__net;
    wire DI_1_42__net;
    wire DI_1_43__net;
    wire DI_1_44__net;
    wire DI_1_45__net;
    wire DI_1_46__net;
    wire DI_1_47__net;
    wire DI_1_48__net;
    wire DI_1_49__net;
    wire DI_1_4__net;
    wire DI_1_50__net;
    wire DI_1_51__net;
    wire DI_1_52__net;
    wire DI_1_53__net;
    wire DI_1_54__net;
    wire DI_1_55__net;
    wire DI_1_56__net;
    wire DI_1_57__net;
    wire DI_1_58__net;
    wire DI_1_59__net;
    wire DI_1_5__net;
    wire DI_1_60__net;
    wire DI_1_61__net;
    wire DI_1_62__net;
    wire DI_1_63__net;
    wire DI_1_64__net;
    wire DI_1_65__net;
    wire DI_1_66__net;
    wire DI_1_67__net;
    wire DI_1_68__net;
    wire DI_1_69__net;
    wire DI_1_6__net;
    wire DI_1_70__net;
    wire DI_1_71__net;
    wire DI_1_72__net;
    wire DI_1_73__net;
    wire DI_1_74__net;
    wire DI_1_75__net;
    wire DI_1_76__net;
    wire DI_1_77__net;
    wire DI_1_78__net;
    wire DI_1_79__net;
    wire DI_1_7__net;
    wire DI_1_80__net;
    wire DI_1_81__net;
    wire DI_1_82__net;
    wire DI_1_83__net;
    wire DI_1_84__net;
    wire DI_1_85__net;
    wire DI_1_86__net;
    wire DI_1_87__net;
    wire DI_1_88__net;
    wire DI_1_89__net;
    wire DI_1_8__net;
    wire DI_1_90__net;
    wire DI_1_91__net;
    wire DI_1_92__net;
    wire DI_1_93__net;
    wire DI_1_94__net;
    wire DI_1_95__net;
    wire DI_1_96__net;
    wire DI_1_97__net;
    wire DI_1_98__net;
    wire DI_1_99__net;
    wire DI_1_9__net;
    wire \EMB18K_inst_3_|doa[0]_net ;
    wire \EMB18K_inst_3_|doa[10]_net ;
    wire \EMB18K_inst_3_|doa[11]_net ;
    wire \EMB18K_inst_3_|doa[12]_net ;
    wire \EMB18K_inst_3_|doa[13]_net ;
    wire \EMB18K_inst_3_|doa[14]_net ;
    wire \EMB18K_inst_3_|doa[15]_net ;
    wire \EMB18K_inst_3_|doa[16]_net ;
    wire \EMB18K_inst_3_|doa[17]_net ;
    wire \EMB18K_inst_3_|doa[18]_net ;
    wire \EMB18K_inst_3_|doa[19]_net ;
    wire \EMB18K_inst_3_|doa[1]_net ;
    wire \EMB18K_inst_3_|doa[20]_net ;
    wire \EMB18K_inst_3_|doa[21]_net ;
    wire \EMB18K_inst_3_|doa[22]_net ;
    wire \EMB18K_inst_3_|doa[23]_net ;
    wire \EMB18K_inst_3_|doa[24]_net ;
    wire \EMB18K_inst_3_|doa[25]_net ;
    wire \EMB18K_inst_3_|doa[26]_net ;
    wire \EMB18K_inst_3_|doa[27]_net ;
    wire \EMB18K_inst_3_|doa[28]_net ;
    wire \EMB18K_inst_3_|doa[29]_net ;
    wire \EMB18K_inst_3_|doa[2]_net ;
    wire \EMB18K_inst_3_|doa[30]_net ;
    wire \EMB18K_inst_3_|doa[31]_net ;
    wire \EMB18K_inst_3_|doa[3]_net ;
    wire \EMB18K_inst_3_|doa[4]_net ;
    wire \EMB18K_inst_3_|doa[5]_net ;
    wire \EMB18K_inst_3_|doa[6]_net ;
    wire \EMB18K_inst_3_|doa[7]_net ;
    wire \EMB18K_inst_3_|doa[8]_net ;
    wire \EMB18K_inst_3_|doa[9]_net ;
    wire \EMB18K_inst_3_|dob[0]_net ;
    wire \EMB18K_inst_3_|dob[10]_net ;
    wire \EMB18K_inst_3_|dob[11]_net ;
    wire \EMB18K_inst_3_|dob[12]_net ;
    wire \EMB18K_inst_3_|dob[13]_net ;
    wire \EMB18K_inst_3_|dob[14]_net ;
    wire \EMB18K_inst_3_|dob[15]_net ;
    wire \EMB18K_inst_3_|dob[16]_net ;
    wire \EMB18K_inst_3_|dob[17]_net ;
    wire \EMB18K_inst_3_|dob[18]_net ;
    wire \EMB18K_inst_3_|dob[19]_net ;
    wire \EMB18K_inst_3_|dob[1]_net ;
    wire \EMB18K_inst_3_|dob[20]_net ;
    wire \EMB18K_inst_3_|dob[21]_net ;
    wire \EMB18K_inst_3_|dob[22]_net ;
    wire \EMB18K_inst_3_|dob[23]_net ;
    wire \EMB18K_inst_3_|dob[24]_net ;
    wire \EMB18K_inst_3_|dob[25]_net ;
    wire \EMB18K_inst_3_|dob[26]_net ;
    wire \EMB18K_inst_3_|dob[27]_net ;
    wire \EMB18K_inst_3_|dob[28]_net ;
    wire \EMB18K_inst_3_|dob[29]_net ;
    wire \EMB18K_inst_3_|dob[2]_net ;
    wire \EMB18K_inst_3_|dob[30]_net ;
    wire \EMB18K_inst_3_|dob[31]_net ;
    wire \EMB18K_inst_3_|dob[3]_net ;
    wire \EMB18K_inst_3_|dob[4]_net ;
    wire \EMB18K_inst_3_|dob[5]_net ;
    wire \EMB18K_inst_3_|dob[6]_net ;
    wire \EMB18K_inst_3_|dob[7]_net ;
    wire \EMB18K_inst_3_|dob[8]_net ;
    wire \EMB18K_inst_3_|dob[9]_net ;
    wire \EMB18K_inst_4_|doa[0]_net ;
    wire \EMB18K_inst_4_|doa[10]_net ;
    wire \EMB18K_inst_4_|doa[11]_net ;
    wire \EMB18K_inst_4_|doa[12]_net ;
    wire \EMB18K_inst_4_|doa[13]_net ;
    wire \EMB18K_inst_4_|doa[14]_net ;
    wire \EMB18K_inst_4_|doa[15]_net ;
    wire \EMB18K_inst_4_|doa[16]_net ;
    wire \EMB18K_inst_4_|doa[17]_net ;
    wire \EMB18K_inst_4_|doa[18]_net ;
    wire \EMB18K_inst_4_|doa[19]_net ;
    wire \EMB18K_inst_4_|doa[1]_net ;
    wire \EMB18K_inst_4_|doa[20]_net ;
    wire \EMB18K_inst_4_|doa[21]_net ;
    wire \EMB18K_inst_4_|doa[22]_net ;
    wire \EMB18K_inst_4_|doa[23]_net ;
    wire \EMB18K_inst_4_|doa[24]_net ;
    wire \EMB18K_inst_4_|doa[25]_net ;
    wire \EMB18K_inst_4_|doa[26]_net ;
    wire \EMB18K_inst_4_|doa[27]_net ;
    wire \EMB18K_inst_4_|doa[28]_net ;
    wire \EMB18K_inst_4_|doa[29]_net ;
    wire \EMB18K_inst_4_|doa[2]_net ;
    wire \EMB18K_inst_4_|doa[30]_net ;
    wire \EMB18K_inst_4_|doa[31]_net ;
    wire \EMB18K_inst_4_|doa[3]_net ;
    wire \EMB18K_inst_4_|doa[4]_net ;
    wire \EMB18K_inst_4_|doa[5]_net ;
    wire \EMB18K_inst_4_|doa[6]_net ;
    wire \EMB18K_inst_4_|doa[7]_net ;
    wire \EMB18K_inst_4_|doa[8]_net ;
    wire \EMB18K_inst_4_|doa[9]_net ;
    wire \EMB18K_inst_4_|dob[0]_net ;
    wire \EMB18K_inst_4_|dob[10]_net ;
    wire \EMB18K_inst_4_|dob[11]_net ;
    wire \EMB18K_inst_4_|dob[12]_net ;
    wire \EMB18K_inst_4_|dob[13]_net ;
    wire \EMB18K_inst_4_|dob[14]_net ;
    wire \EMB18K_inst_4_|dob[15]_net ;
    wire \EMB18K_inst_4_|dob[16]_net ;
    wire \EMB18K_inst_4_|dob[17]_net ;
    wire \EMB18K_inst_4_|dob[18]_net ;
    wire \EMB18K_inst_4_|dob[19]_net ;
    wire \EMB18K_inst_4_|dob[1]_net ;
    wire \EMB18K_inst_4_|dob[20]_net ;
    wire \EMB18K_inst_4_|dob[21]_net ;
    wire \EMB18K_inst_4_|dob[22]_net ;
    wire \EMB18K_inst_4_|dob[23]_net ;
    wire \EMB18K_inst_4_|dob[24]_net ;
    wire \EMB18K_inst_4_|dob[25]_net ;
    wire \EMB18K_inst_4_|dob[26]_net ;
    wire \EMB18K_inst_4_|dob[27]_net ;
    wire \EMB18K_inst_4_|dob[28]_net ;
    wire \EMB18K_inst_4_|dob[29]_net ;
    wire \EMB18K_inst_4_|dob[2]_net ;
    wire \EMB18K_inst_4_|dob[30]_net ;
    wire \EMB18K_inst_4_|dob[31]_net ;
    wire \EMB18K_inst_4_|dob[3]_net ;
    wire \EMB18K_inst_4_|dob[4]_net ;
    wire \EMB18K_inst_4_|dob[5]_net ;
    wire \EMB18K_inst_4_|dob[6]_net ;
    wire \EMB18K_inst_4_|dob[7]_net ;
    wire \EMB18K_inst_4_|dob[8]_net ;
    wire \EMB18K_inst_4_|dob[9]_net ;
    wire \EMB18K_inst_5_|doa[0]_net ;
    wire \EMB18K_inst_5_|doa[10]_net ;
    wire \EMB18K_inst_5_|doa[11]_net ;
    wire \EMB18K_inst_5_|doa[12]_net ;
    wire \EMB18K_inst_5_|doa[13]_net ;
    wire \EMB18K_inst_5_|doa[14]_net ;
    wire \EMB18K_inst_5_|doa[15]_net ;
    wire \EMB18K_inst_5_|doa[16]_net ;
    wire \EMB18K_inst_5_|doa[17]_net ;
    wire \EMB18K_inst_5_|doa[18]_net ;
    wire \EMB18K_inst_5_|doa[19]_net ;
    wire \EMB18K_inst_5_|doa[1]_net ;
    wire \EMB18K_inst_5_|doa[20]_net ;
    wire \EMB18K_inst_5_|doa[21]_net ;
    wire \EMB18K_inst_5_|doa[22]_net ;
    wire \EMB18K_inst_5_|doa[23]_net ;
    wire \EMB18K_inst_5_|doa[24]_net ;
    wire \EMB18K_inst_5_|doa[25]_net ;
    wire \EMB18K_inst_5_|doa[26]_net ;
    wire \EMB18K_inst_5_|doa[27]_net ;
    wire \EMB18K_inst_5_|doa[28]_net ;
    wire \EMB18K_inst_5_|doa[29]_net ;
    wire \EMB18K_inst_5_|doa[2]_net ;
    wire \EMB18K_inst_5_|doa[30]_net ;
    wire \EMB18K_inst_5_|doa[31]_net ;
    wire \EMB18K_inst_5_|doa[3]_net ;
    wire \EMB18K_inst_5_|doa[4]_net ;
    wire \EMB18K_inst_5_|doa[5]_net ;
    wire \EMB18K_inst_5_|doa[6]_net ;
    wire \EMB18K_inst_5_|doa[7]_net ;
    wire \EMB18K_inst_5_|doa[8]_net ;
    wire \EMB18K_inst_5_|doa[9]_net ;
    wire \EMB18K_inst_5_|dob[0]_net ;
    wire \EMB18K_inst_5_|dob[10]_net ;
    wire \EMB18K_inst_5_|dob[11]_net ;
    wire \EMB18K_inst_5_|dob[12]_net ;
    wire \EMB18K_inst_5_|dob[13]_net ;
    wire \EMB18K_inst_5_|dob[14]_net ;
    wire \EMB18K_inst_5_|dob[15]_net ;
    wire \EMB18K_inst_5_|dob[16]_net ;
    wire \EMB18K_inst_5_|dob[17]_net ;
    wire \EMB18K_inst_5_|dob[18]_net ;
    wire \EMB18K_inst_5_|dob[19]_net ;
    wire \EMB18K_inst_5_|dob[1]_net ;
    wire \EMB18K_inst_5_|dob[20]_net ;
    wire \EMB18K_inst_5_|dob[21]_net ;
    wire \EMB18K_inst_5_|dob[22]_net ;
    wire \EMB18K_inst_5_|dob[23]_net ;
    wire \EMB18K_inst_5_|dob[24]_net ;
    wire \EMB18K_inst_5_|dob[25]_net ;
    wire \EMB18K_inst_5_|dob[26]_net ;
    wire \EMB18K_inst_5_|dob[27]_net ;
    wire \EMB18K_inst_5_|dob[28]_net ;
    wire \EMB18K_inst_5_|dob[29]_net ;
    wire \EMB18K_inst_5_|dob[2]_net ;
    wire \EMB18K_inst_5_|dob[30]_net ;
    wire \EMB18K_inst_5_|dob[31]_net ;
    wire \EMB18K_inst_5_|dob[3]_net ;
    wire \EMB18K_inst_5_|dob[4]_net ;
    wire \EMB18K_inst_5_|dob[5]_net ;
    wire \EMB18K_inst_5_|dob[6]_net ;
    wire \EMB18K_inst_5_|dob[7]_net ;
    wire \EMB18K_inst_5_|dob[8]_net ;
    wire \EMB18K_inst_5_|dob[9]_net ;
    wire \EMB18K_inst|doa[0]_net ;
    wire \EMB18K_inst|doa[10]_net ;
    wire \EMB18K_inst|doa[11]_net ;
    wire \EMB18K_inst|doa[12]_net ;
    wire \EMB18K_inst|doa[13]_net ;
    wire \EMB18K_inst|doa[14]_net ;
    wire \EMB18K_inst|doa[15]_net ;
    wire \EMB18K_inst|doa[16]_net ;
    wire \EMB18K_inst|doa[17]_net ;
    wire \EMB18K_inst|doa[18]_net ;
    wire \EMB18K_inst|doa[19]_net ;
    wire \EMB18K_inst|doa[1]_net ;
    wire \EMB18K_inst|doa[20]_net ;
    wire \EMB18K_inst|doa[21]_net ;
    wire \EMB18K_inst|doa[22]_net ;
    wire \EMB18K_inst|doa[23]_net ;
    wire \EMB18K_inst|doa[24]_net ;
    wire \EMB18K_inst|doa[25]_net ;
    wire \EMB18K_inst|doa[26]_net ;
    wire \EMB18K_inst|doa[27]_net ;
    wire \EMB18K_inst|doa[28]_net ;
    wire \EMB18K_inst|doa[29]_net ;
    wire \EMB18K_inst|doa[2]_net ;
    wire \EMB18K_inst|doa[30]_net ;
    wire \EMB18K_inst|doa[31]_net ;
    wire \EMB18K_inst|doa[3]_net ;
    wire \EMB18K_inst|doa[4]_net ;
    wire \EMB18K_inst|doa[5]_net ;
    wire \EMB18K_inst|doa[6]_net ;
    wire \EMB18K_inst|doa[7]_net ;
    wire \EMB18K_inst|doa[8]_net ;
    wire \EMB18K_inst|doa[9]_net ;
    wire \EMB18K_inst|dob[0]_net ;
    wire \EMB18K_inst|dob[10]_net ;
    wire \EMB18K_inst|dob[11]_net ;
    wire \EMB18K_inst|dob[12]_net ;
    wire \EMB18K_inst|dob[13]_net ;
    wire \EMB18K_inst|dob[14]_net ;
    wire \EMB18K_inst|dob[15]_net ;
    wire \EMB18K_inst|dob[16]_net ;
    wire \EMB18K_inst|dob[17]_net ;
    wire \EMB18K_inst|dob[18]_net ;
    wire \EMB18K_inst|dob[19]_net ;
    wire \EMB18K_inst|dob[1]_net ;
    wire \EMB18K_inst|dob[20]_net ;
    wire \EMB18K_inst|dob[21]_net ;
    wire \EMB18K_inst|dob[22]_net ;
    wire \EMB18K_inst|dob[23]_net ;
    wire \EMB18K_inst|dob[24]_net ;
    wire \EMB18K_inst|dob[25]_net ;
    wire \EMB18K_inst|dob[26]_net ;
    wire \EMB18K_inst|dob[27]_net ;
    wire \EMB18K_inst|dob[28]_net ;
    wire \EMB18K_inst|dob[29]_net ;
    wire \EMB18K_inst|dob[2]_net ;
    wire \EMB18K_inst|dob[30]_net ;
    wire \EMB18K_inst|dob[31]_net ;
    wire \EMB18K_inst|dob[3]_net ;
    wire \EMB18K_inst|dob[4]_net ;
    wire \EMB18K_inst|dob[5]_net ;
    wire \EMB18K_inst|dob[6]_net ;
    wire \EMB18K_inst|dob[7]_net ;
    wire \EMB18K_inst|dob[8]_net ;
    wire \EMB18K_inst|dob[9]_net ;
    wire GND_0_net;
    wire RST_0_net;
    wire RST_1_net;
    wire WE_0_net;
    wire WE_1_net;
    wire VCC_0_net;

    assign ADDR_0_0__net = ADDR_0[0];
    assign ADDR_0_1__net = ADDR_0[1];
    assign ADDR_0_2__net = ADDR_0[2];
    assign ADDR_0_3__net = ADDR_0[3];
    assign ADDR_0_4__net = ADDR_0[4];
    assign ADDR_0_5__net = ADDR_0[5];
    assign ADDR_1_0__net = ADDR_1[0];
    assign ADDR_1_1__net = ADDR_1[1];
    assign ADDR_1_2__net = ADDR_1[2];
    assign ADDR_1_3__net = ADDR_1[3];
    assign ADDR_1_4__net = ADDR_1[4];
    assign ADDR_1_5__net = ADDR_1[5];
    assign CE_0_net = CE_0;
    assign CE_1_net = CE_1;
    assign CLK_0_net = CLK_0;
    assign CLK_1_net = CLK_1;
    assign DI_0_0__net = DI_0[0];
    assign DI_0_100__net = DI_0[100];
    assign DI_0_101__net = DI_0[101];
    assign DI_0_102__net = DI_0[102];
    assign DI_0_103__net = DI_0[103];
    assign DI_0_104__net = DI_0[104];
    assign DI_0_105__net = DI_0[105];
    assign DI_0_106__net = DI_0[106];
    assign DI_0_107__net = DI_0[107];
    assign DI_0_108__net = DI_0[108];
    assign DI_0_109__net = DI_0[109];
    assign DI_0_10__net = DI_0[10];
    assign DI_0_110__net = DI_0[110];
    assign DI_0_111__net = DI_0[111];
    assign DI_0_112__net = DI_0[112];
    assign DI_0_113__net = DI_0[113];
    assign DI_0_114__net = DI_0[114];
    assign DI_0_115__net = DI_0[115];
    assign DI_0_116__net = DI_0[116];
    assign DI_0_117__net = DI_0[117];
    assign DI_0_118__net = DI_0[118];
    assign DI_0_119__net = DI_0[119];
    assign DI_0_11__net = DI_0[11];
    assign DI_0_120__net = DI_0[120];
    assign DI_0_121__net = DI_0[121];
    assign DI_0_122__net = DI_0[122];
    assign DI_0_123__net = DI_0[123];
    assign DI_0_124__net = DI_0[124];
    assign DI_0_125__net = DI_0[125];
    assign DI_0_126__net = DI_0[126];
    assign DI_0_127__net = DI_0[127];
    assign DI_0_12__net = DI_0[12];
    assign DI_0_13__net = DI_0[13];
    assign DI_0_14__net = DI_0[14];
    assign DI_0_15__net = DI_0[15];
    assign DI_0_16__net = DI_0[16];
    assign DI_0_17__net = DI_0[17];
    assign DI_0_18__net = DI_0[18];
    assign DI_0_19__net = DI_0[19];
    assign DI_0_1__net = DI_0[1];
    assign DI_0_20__net = DI_0[20];
    assign DI_0_21__net = DI_0[21];
    assign DI_0_22__net = DI_0[22];
    assign DI_0_23__net = DI_0[23];
    assign DI_0_24__net = DI_0[24];
    assign DI_0_25__net = DI_0[25];
    assign DI_0_26__net = DI_0[26];
    assign DI_0_27__net = DI_0[27];
    assign DI_0_28__net = DI_0[28];
    assign DI_0_29__net = DI_0[29];
    assign DI_0_2__net = DI_0[2];
    assign DI_0_30__net = DI_0[30];
    assign DI_0_31__net = DI_0[31];
    assign DI_0_32__net = DI_0[32];
    assign DI_0_33__net = DI_0[33];
    assign DI_0_34__net = DI_0[34];
    assign DI_0_35__net = DI_0[35];
    assign DI_0_36__net = DI_0[36];
    assign DI_0_37__net = DI_0[37];
    assign DI_0_38__net = DI_0[38];
    assign DI_0_39__net = DI_0[39];
    assign DI_0_3__net = DI_0[3];
    assign DI_0_40__net = DI_0[40];
    assign DI_0_41__net = DI_0[41];
    assign DI_0_42__net = DI_0[42];
    assign DI_0_43__net = DI_0[43];
    assign DI_0_44__net = DI_0[44];
    assign DI_0_45__net = DI_0[45];
    assign DI_0_46__net = DI_0[46];
    assign DI_0_47__net = DI_0[47];
    assign DI_0_48__net = DI_0[48];
    assign DI_0_49__net = DI_0[49];
    assign DI_0_4__net = DI_0[4];
    assign DI_0_50__net = DI_0[50];
    assign DI_0_51__net = DI_0[51];
    assign DI_0_52__net = DI_0[52];
    assign DI_0_53__net = DI_0[53];
    assign DI_0_54__net = DI_0[54];
    assign DI_0_55__net = DI_0[55];
    assign DI_0_56__net = DI_0[56];
    assign DI_0_57__net = DI_0[57];
    assign DI_0_58__net = DI_0[58];
    assign DI_0_59__net = DI_0[59];
    assign DI_0_5__net = DI_0[5];
    assign DI_0_60__net = DI_0[60];
    assign DI_0_61__net = DI_0[61];
    assign DI_0_62__net = DI_0[62];
    assign DI_0_63__net = DI_0[63];
    assign DI_0_64__net = DI_0[64];
    assign DI_0_65__net = DI_0[65];
    assign DI_0_66__net = DI_0[66];
    assign DI_0_67__net = DI_0[67];
    assign DI_0_68__net = DI_0[68];
    assign DI_0_69__net = DI_0[69];
    assign DI_0_6__net = DI_0[6];
    assign DI_0_70__net = DI_0[70];
    assign DI_0_71__net = DI_0[71];
    assign DI_0_72__net = DI_0[72];
    assign DI_0_73__net = DI_0[73];
    assign DI_0_74__net = DI_0[74];
    assign DI_0_75__net = DI_0[75];
    assign DI_0_76__net = DI_0[76];
    assign DI_0_77__net = DI_0[77];
    assign DI_0_78__net = DI_0[78];
    assign DI_0_79__net = DI_0[79];
    assign DI_0_7__net = DI_0[7];
    assign DI_0_80__net = DI_0[80];
    assign DI_0_81__net = DI_0[81];
    assign DI_0_82__net = DI_0[82];
    assign DI_0_83__net = DI_0[83];
    assign DI_0_84__net = DI_0[84];
    assign DI_0_85__net = DI_0[85];
    assign DI_0_86__net = DI_0[86];
    assign DI_0_87__net = DI_0[87];
    assign DI_0_88__net = DI_0[88];
    assign DI_0_89__net = DI_0[89];
    assign DI_0_8__net = DI_0[8];
    assign DI_0_90__net = DI_0[90];
    assign DI_0_91__net = DI_0[91];
    assign DI_0_92__net = DI_0[92];
    assign DI_0_93__net = DI_0[93];
    assign DI_0_94__net = DI_0[94];
    assign DI_0_95__net = DI_0[95];
    assign DI_0_96__net = DI_0[96];
    assign DI_0_97__net = DI_0[97];
    assign DI_0_98__net = DI_0[98];
    assign DI_0_99__net = DI_0[99];
    assign DI_0_9__net = DI_0[9];
    assign DI_1_0__net = DI_1[0];
    assign DI_1_100__net = DI_1[100];
    assign DI_1_101__net = DI_1[101];
    assign DI_1_102__net = DI_1[102];
    assign DI_1_103__net = DI_1[103];
    assign DI_1_104__net = DI_1[104];
    assign DI_1_105__net = DI_1[105];
    assign DI_1_106__net = DI_1[106];
    assign DI_1_107__net = DI_1[107];
    assign DI_1_108__net = DI_1[108];
    assign DI_1_109__net = DI_1[109];
    assign DI_1_10__net = DI_1[10];
    assign DI_1_110__net = DI_1[110];
    assign DI_1_111__net = DI_1[111];
    assign DI_1_112__net = DI_1[112];
    assign DI_1_113__net = DI_1[113];
    assign DI_1_114__net = DI_1[114];
    assign DI_1_115__net = DI_1[115];
    assign DI_1_116__net = DI_1[116];
    assign DI_1_117__net = DI_1[117];
    assign DI_1_118__net = DI_1[118];
    assign DI_1_119__net = DI_1[119];
    assign DI_1_11__net = DI_1[11];
    assign DI_1_120__net = DI_1[120];
    assign DI_1_121__net = DI_1[121];
    assign DI_1_122__net = DI_1[122];
    assign DI_1_123__net = DI_1[123];
    assign DI_1_124__net = DI_1[124];
    assign DI_1_125__net = DI_1[125];
    assign DI_1_126__net = DI_1[126];
    assign DI_1_127__net = DI_1[127];
    assign DI_1_12__net = DI_1[12];
    assign DI_1_13__net = DI_1[13];
    assign DI_1_14__net = DI_1[14];
    assign DI_1_15__net = DI_1[15];
    assign DI_1_16__net = DI_1[16];
    assign DI_1_17__net = DI_1[17];
    assign DI_1_18__net = DI_1[18];
    assign DI_1_19__net = DI_1[19];
    assign DI_1_1__net = DI_1[1];
    assign DI_1_20__net = DI_1[20];
    assign DI_1_21__net = DI_1[21];
    assign DI_1_22__net = DI_1[22];
    assign DI_1_23__net = DI_1[23];
    assign DI_1_24__net = DI_1[24];
    assign DI_1_25__net = DI_1[25];
    assign DI_1_26__net = DI_1[26];
    assign DI_1_27__net = DI_1[27];
    assign DI_1_28__net = DI_1[28];
    assign DI_1_29__net = DI_1[29];
    assign DI_1_2__net = DI_1[2];
    assign DI_1_30__net = DI_1[30];
    assign DI_1_31__net = DI_1[31];
    assign DI_1_32__net = DI_1[32];
    assign DI_1_33__net = DI_1[33];
    assign DI_1_34__net = DI_1[34];
    assign DI_1_35__net = DI_1[35];
    assign DI_1_36__net = DI_1[36];
    assign DI_1_37__net = DI_1[37];
    assign DI_1_38__net = DI_1[38];
    assign DI_1_39__net = DI_1[39];
    assign DI_1_3__net = DI_1[3];
    assign DI_1_40__net = DI_1[40];
    assign DI_1_41__net = DI_1[41];
    assign DI_1_42__net = DI_1[42];
    assign DI_1_43__net = DI_1[43];
    assign DI_1_44__net = DI_1[44];
    assign DI_1_45__net = DI_1[45];
    assign DI_1_46__net = DI_1[46];
    assign DI_1_47__net = DI_1[47];
    assign DI_1_48__net = DI_1[48];
    assign DI_1_49__net = DI_1[49];
    assign DI_1_4__net = DI_1[4];
    assign DI_1_50__net = DI_1[50];
    assign DI_1_51__net = DI_1[51];
    assign DI_1_52__net = DI_1[52];
    assign DI_1_53__net = DI_1[53];
    assign DI_1_54__net = DI_1[54];
    assign DI_1_55__net = DI_1[55];
    assign DI_1_56__net = DI_1[56];
    assign DI_1_57__net = DI_1[57];
    assign DI_1_58__net = DI_1[58];
    assign DI_1_59__net = DI_1[59];
    assign DI_1_5__net = DI_1[5];
    assign DI_1_60__net = DI_1[60];
    assign DI_1_61__net = DI_1[61];
    assign DI_1_62__net = DI_1[62];
    assign DI_1_63__net = DI_1[63];
    assign DI_1_64__net = DI_1[64];
    assign DI_1_65__net = DI_1[65];
    assign DI_1_66__net = DI_1[66];
    assign DI_1_67__net = DI_1[67];
    assign DI_1_68__net = DI_1[68];
    assign DI_1_69__net = DI_1[69];
    assign DI_1_6__net = DI_1[6];
    assign DI_1_70__net = DI_1[70];
    assign DI_1_71__net = DI_1[71];
    assign DI_1_72__net = DI_1[72];
    assign DI_1_73__net = DI_1[73];
    assign DI_1_74__net = DI_1[74];
    assign DI_1_75__net = DI_1[75];
    assign DI_1_76__net = DI_1[76];
    assign DI_1_77__net = DI_1[77];
    assign DI_1_78__net = DI_1[78];
    assign DI_1_79__net = DI_1[79];
    assign DI_1_7__net = DI_1[7];
    assign DI_1_80__net = DI_1[80];
    assign DI_1_81__net = DI_1[81];
    assign DI_1_82__net = DI_1[82];
    assign DI_1_83__net = DI_1[83];
    assign DI_1_84__net = DI_1[84];
    assign DI_1_85__net = DI_1[85];
    assign DI_1_86__net = DI_1[86];
    assign DI_1_87__net = DI_1[87];
    assign DI_1_88__net = DI_1[88];
    assign DI_1_89__net = DI_1[89];
    assign DI_1_8__net = DI_1[8];
    assign DI_1_90__net = DI_1[90];
    assign DI_1_91__net = DI_1[91];
    assign DI_1_92__net = DI_1[92];
    assign DI_1_93__net = DI_1[93];
    assign DI_1_94__net = DI_1[94];
    assign DI_1_95__net = DI_1[95];
    assign DI_1_96__net = DI_1[96];
    assign DI_1_97__net = DI_1[97];
    assign DI_1_98__net = DI_1[98];
    assign DI_1_99__net = DI_1[99];
    assign DI_1_9__net = DI_1[9];
    assign DO_0[0] = \EMB18K_inst|doa[0]_net ;
    assign DO_0[100] = \EMB18K_inst|doa[25]_net ;
    assign DO_0[101] = \EMB18K_inst_3_|doa[25]_net ;
    assign DO_0[102] = \EMB18K_inst_4_|doa[25]_net ;
    assign DO_0[103] = \EMB18K_inst_5_|doa[25]_net ;
    assign DO_0[104] = \EMB18K_inst|doa[26]_net ;
    assign DO_0[105] = \EMB18K_inst_3_|doa[26]_net ;
    assign DO_0[106] = \EMB18K_inst_4_|doa[26]_net ;
    assign DO_0[107] = \EMB18K_inst_5_|doa[26]_net ;
    assign DO_0[108] = \EMB18K_inst|doa[27]_net ;
    assign DO_0[109] = \EMB18K_inst_3_|doa[27]_net ;
    assign DO_0[10] = \EMB18K_inst_4_|doa[2]_net ;
    assign DO_0[110] = \EMB18K_inst_4_|doa[27]_net ;
    assign DO_0[111] = \EMB18K_inst_5_|doa[27]_net ;
    assign DO_0[112] = \EMB18K_inst|doa[28]_net ;
    assign DO_0[113] = \EMB18K_inst_3_|doa[28]_net ;
    assign DO_0[114] = \EMB18K_inst_4_|doa[28]_net ;
    assign DO_0[115] = \EMB18K_inst_5_|doa[28]_net ;
    assign DO_0[116] = \EMB18K_inst|doa[29]_net ;
    assign DO_0[117] = \EMB18K_inst_3_|doa[29]_net ;
    assign DO_0[118] = \EMB18K_inst_4_|doa[29]_net ;
    assign DO_0[119] = \EMB18K_inst_5_|doa[29]_net ;
    assign DO_0[11] = \EMB18K_inst_5_|doa[2]_net ;
    assign DO_0[120] = \EMB18K_inst|doa[30]_net ;
    assign DO_0[121] = \EMB18K_inst_3_|doa[30]_net ;
    assign DO_0[122] = \EMB18K_inst_4_|doa[30]_net ;
    assign DO_0[123] = \EMB18K_inst_5_|doa[30]_net ;
    assign DO_0[124] = \EMB18K_inst|doa[31]_net ;
    assign DO_0[125] = \EMB18K_inst_3_|doa[31]_net ;
    assign DO_0[126] = \EMB18K_inst_4_|doa[31]_net ;
    assign DO_0[127] = \EMB18K_inst_5_|doa[31]_net ;
    assign DO_0[12] = \EMB18K_inst|doa[3]_net ;
    assign DO_0[13] = \EMB18K_inst_3_|doa[3]_net ;
    assign DO_0[14] = \EMB18K_inst_4_|doa[3]_net ;
    assign DO_0[15] = \EMB18K_inst_5_|doa[3]_net ;
    assign DO_0[16] = \EMB18K_inst|doa[4]_net ;
    assign DO_0[17] = \EMB18K_inst_3_|doa[4]_net ;
    assign DO_0[18] = \EMB18K_inst_4_|doa[4]_net ;
    assign DO_0[19] = \EMB18K_inst_5_|doa[4]_net ;
    assign DO_0[1] = \EMB18K_inst_3_|doa[0]_net ;
    assign DO_0[20] = \EMB18K_inst|doa[5]_net ;
    assign DO_0[21] = \EMB18K_inst_3_|doa[5]_net ;
    assign DO_0[22] = \EMB18K_inst_4_|doa[5]_net ;
    assign DO_0[23] = \EMB18K_inst_5_|doa[5]_net ;
    assign DO_0[24] = \EMB18K_inst|doa[6]_net ;
    assign DO_0[25] = \EMB18K_inst_3_|doa[6]_net ;
    assign DO_0[26] = \EMB18K_inst_4_|doa[6]_net ;
    assign DO_0[27] = \EMB18K_inst_5_|doa[6]_net ;
    assign DO_0[28] = \EMB18K_inst|doa[7]_net ;
    assign DO_0[29] = \EMB18K_inst_3_|doa[7]_net ;
    assign DO_0[2] = \EMB18K_inst_4_|doa[0]_net ;
    assign DO_0[30] = \EMB18K_inst_4_|doa[7]_net ;
    assign DO_0[31] = \EMB18K_inst_5_|doa[7]_net ;
    assign DO_0[32] = \EMB18K_inst|doa[8]_net ;
    assign DO_0[33] = \EMB18K_inst_3_|doa[8]_net ;
    assign DO_0[34] = \EMB18K_inst_4_|doa[8]_net ;
    assign DO_0[35] = \EMB18K_inst_5_|doa[8]_net ;
    assign DO_0[36] = \EMB18K_inst|doa[9]_net ;
    assign DO_0[37] = \EMB18K_inst_3_|doa[9]_net ;
    assign DO_0[38] = \EMB18K_inst_4_|doa[9]_net ;
    assign DO_0[39] = \EMB18K_inst_5_|doa[9]_net ;
    assign DO_0[3] = \EMB18K_inst_5_|doa[0]_net ;
    assign DO_0[40] = \EMB18K_inst|doa[10]_net ;
    assign DO_0[41] = \EMB18K_inst_3_|doa[10]_net ;
    assign DO_0[42] = \EMB18K_inst_4_|doa[10]_net ;
    assign DO_0[43] = \EMB18K_inst_5_|doa[10]_net ;
    assign DO_0[44] = \EMB18K_inst|doa[11]_net ;
    assign DO_0[45] = \EMB18K_inst_3_|doa[11]_net ;
    assign DO_0[46] = \EMB18K_inst_4_|doa[11]_net ;
    assign DO_0[47] = \EMB18K_inst_5_|doa[11]_net ;
    assign DO_0[48] = \EMB18K_inst|doa[12]_net ;
    assign DO_0[49] = \EMB18K_inst_3_|doa[12]_net ;
    assign DO_0[4] = \EMB18K_inst|doa[1]_net ;
    assign DO_0[50] = \EMB18K_inst_4_|doa[12]_net ;
    assign DO_0[51] = \EMB18K_inst_5_|doa[12]_net ;
    assign DO_0[52] = \EMB18K_inst|doa[13]_net ;
    assign DO_0[53] = \EMB18K_inst_3_|doa[13]_net ;
    assign DO_0[54] = \EMB18K_inst_4_|doa[13]_net ;
    assign DO_0[55] = \EMB18K_inst_5_|doa[13]_net ;
    assign DO_0[56] = \EMB18K_inst|doa[14]_net ;
    assign DO_0[57] = \EMB18K_inst_3_|doa[14]_net ;
    assign DO_0[58] = \EMB18K_inst_4_|doa[14]_net ;
    assign DO_0[59] = \EMB18K_inst_5_|doa[14]_net ;
    assign DO_0[5] = \EMB18K_inst_3_|doa[1]_net ;
    assign DO_0[60] = \EMB18K_inst|doa[15]_net ;
    assign DO_0[61] = \EMB18K_inst_3_|doa[15]_net ;
    assign DO_0[62] = \EMB18K_inst_4_|doa[15]_net ;
    assign DO_0[63] = \EMB18K_inst_5_|doa[15]_net ;
    assign DO_0[64] = \EMB18K_inst|doa[16]_net ;
    assign DO_0[65] = \EMB18K_inst_3_|doa[16]_net ;
    assign DO_0[66] = \EMB18K_inst_4_|doa[16]_net ;
    assign DO_0[67] = \EMB18K_inst_5_|doa[16]_net ;
    assign DO_0[68] = \EMB18K_inst|doa[17]_net ;
    assign DO_0[69] = \EMB18K_inst_3_|doa[17]_net ;
    assign DO_0[6] = \EMB18K_inst_4_|doa[1]_net ;
    assign DO_0[70] = \EMB18K_inst_4_|doa[17]_net ;
    assign DO_0[71] = \EMB18K_inst_5_|doa[17]_net ;
    assign DO_0[72] = \EMB18K_inst|doa[18]_net ;
    assign DO_0[73] = \EMB18K_inst_3_|doa[18]_net ;
    assign DO_0[74] = \EMB18K_inst_4_|doa[18]_net ;
    assign DO_0[75] = \EMB18K_inst_5_|doa[18]_net ;
    assign DO_0[76] = \EMB18K_inst|doa[19]_net ;
    assign DO_0[77] = \EMB18K_inst_3_|doa[19]_net ;
    assign DO_0[78] = \EMB18K_inst_4_|doa[19]_net ;
    assign DO_0[79] = \EMB18K_inst_5_|doa[19]_net ;
    assign DO_0[7] = \EMB18K_inst_5_|doa[1]_net ;
    assign DO_0[80] = \EMB18K_inst|doa[20]_net ;
    assign DO_0[81] = \EMB18K_inst_3_|doa[20]_net ;
    assign DO_0[82] = \EMB18K_inst_4_|doa[20]_net ;
    assign DO_0[83] = \EMB18K_inst_5_|doa[20]_net ;
    assign DO_0[84] = \EMB18K_inst|doa[21]_net ;
    assign DO_0[85] = \EMB18K_inst_3_|doa[21]_net ;
    assign DO_0[86] = \EMB18K_inst_4_|doa[21]_net ;
    assign DO_0[87] = \EMB18K_inst_5_|doa[21]_net ;
    assign DO_0[88] = \EMB18K_inst|doa[22]_net ;
    assign DO_0[89] = \EMB18K_inst_3_|doa[22]_net ;
    assign DO_0[8] = \EMB18K_inst|doa[2]_net ;
    assign DO_0[90] = \EMB18K_inst_4_|doa[22]_net ;
    assign DO_0[91] = \EMB18K_inst_5_|doa[22]_net ;
    assign DO_0[92] = \EMB18K_inst|doa[23]_net ;
    assign DO_0[93] = \EMB18K_inst_3_|doa[23]_net ;
    assign DO_0[94] = \EMB18K_inst_4_|doa[23]_net ;
    assign DO_0[95] = \EMB18K_inst_5_|doa[23]_net ;
    assign DO_0[96] = \EMB18K_inst|doa[24]_net ;
    assign DO_0[97] = \EMB18K_inst_3_|doa[24]_net ;
    assign DO_0[98] = \EMB18K_inst_4_|doa[24]_net ;
    assign DO_0[99] = \EMB18K_inst_5_|doa[24]_net ;
    assign DO_0[9] = \EMB18K_inst_3_|doa[2]_net ;
    assign DO_1[0] = \EMB18K_inst|dob[0]_net ;
    assign DO_1[100] = \EMB18K_inst|dob[25]_net ;
    assign DO_1[101] = \EMB18K_inst_3_|dob[25]_net ;
    assign DO_1[102] = \EMB18K_inst_4_|dob[25]_net ;
    assign DO_1[103] = \EMB18K_inst_5_|dob[25]_net ;
    assign DO_1[104] = \EMB18K_inst|dob[26]_net ;
    assign DO_1[105] = \EMB18K_inst_3_|dob[26]_net ;
    assign DO_1[106] = \EMB18K_inst_4_|dob[26]_net ;
    assign DO_1[107] = \EMB18K_inst_5_|dob[26]_net ;
    assign DO_1[108] = \EMB18K_inst|dob[27]_net ;
    assign DO_1[109] = \EMB18K_inst_3_|dob[27]_net ;
    assign DO_1[10] = \EMB18K_inst_4_|dob[2]_net ;
    assign DO_1[110] = \EMB18K_inst_4_|dob[27]_net ;
    assign DO_1[111] = \EMB18K_inst_5_|dob[27]_net ;
    assign DO_1[112] = \EMB18K_inst|dob[28]_net ;
    assign DO_1[113] = \EMB18K_inst_3_|dob[28]_net ;
    assign DO_1[114] = \EMB18K_inst_4_|dob[28]_net ;
    assign DO_1[115] = \EMB18K_inst_5_|dob[28]_net ;
    assign DO_1[116] = \EMB18K_inst|dob[29]_net ;
    assign DO_1[117] = \EMB18K_inst_3_|dob[29]_net ;
    assign DO_1[118] = \EMB18K_inst_4_|dob[29]_net ;
    assign DO_1[119] = \EMB18K_inst_5_|dob[29]_net ;
    assign DO_1[11] = \EMB18K_inst_5_|dob[2]_net ;
    assign DO_1[120] = \EMB18K_inst|dob[30]_net ;
    assign DO_1[121] = \EMB18K_inst_3_|dob[30]_net ;
    assign DO_1[122] = \EMB18K_inst_4_|dob[30]_net ;
    assign DO_1[123] = \EMB18K_inst_5_|dob[30]_net ;
    assign DO_1[124] = \EMB18K_inst|dob[31]_net ;
    assign DO_1[125] = \EMB18K_inst_3_|dob[31]_net ;
    assign DO_1[126] = \EMB18K_inst_4_|dob[31]_net ;
    assign DO_1[127] = \EMB18K_inst_5_|dob[31]_net ;
    assign DO_1[12] = \EMB18K_inst|dob[3]_net ;
    assign DO_1[13] = \EMB18K_inst_3_|dob[3]_net ;
    assign DO_1[14] = \EMB18K_inst_4_|dob[3]_net ;
    assign DO_1[15] = \EMB18K_inst_5_|dob[3]_net ;
    assign DO_1[16] = \EMB18K_inst|dob[4]_net ;
    assign DO_1[17] = \EMB18K_inst_3_|dob[4]_net ;
    assign DO_1[18] = \EMB18K_inst_4_|dob[4]_net ;
    assign DO_1[19] = \EMB18K_inst_5_|dob[4]_net ;
    assign DO_1[1] = \EMB18K_inst_3_|dob[0]_net ;
    assign DO_1[20] = \EMB18K_inst|dob[5]_net ;
    assign DO_1[21] = \EMB18K_inst_3_|dob[5]_net ;
    assign DO_1[22] = \EMB18K_inst_4_|dob[5]_net ;
    assign DO_1[23] = \EMB18K_inst_5_|dob[5]_net ;
    assign DO_1[24] = \EMB18K_inst|dob[6]_net ;
    assign DO_1[25] = \EMB18K_inst_3_|dob[6]_net ;
    assign DO_1[26] = \EMB18K_inst_4_|dob[6]_net ;
    assign DO_1[27] = \EMB18K_inst_5_|dob[6]_net ;
    assign DO_1[28] = \EMB18K_inst|dob[7]_net ;
    assign DO_1[29] = \EMB18K_inst_3_|dob[7]_net ;
    assign DO_1[2] = \EMB18K_inst_4_|dob[0]_net ;
    assign DO_1[30] = \EMB18K_inst_4_|dob[7]_net ;
    assign DO_1[31] = \EMB18K_inst_5_|dob[7]_net ;
    assign DO_1[32] = \EMB18K_inst|dob[8]_net ;
    assign DO_1[33] = \EMB18K_inst_3_|dob[8]_net ;
    assign DO_1[34] = \EMB18K_inst_4_|dob[8]_net ;
    assign DO_1[35] = \EMB18K_inst_5_|dob[8]_net ;
    assign DO_1[36] = \EMB18K_inst|dob[9]_net ;
    assign DO_1[37] = \EMB18K_inst_3_|dob[9]_net ;
    assign DO_1[38] = \EMB18K_inst_4_|dob[9]_net ;
    assign DO_1[39] = \EMB18K_inst_5_|dob[9]_net ;
    assign DO_1[3] = \EMB18K_inst_5_|dob[0]_net ;
    assign DO_1[40] = \EMB18K_inst|dob[10]_net ;
    assign DO_1[41] = \EMB18K_inst_3_|dob[10]_net ;
    assign DO_1[42] = \EMB18K_inst_4_|dob[10]_net ;
    assign DO_1[43] = \EMB18K_inst_5_|dob[10]_net ;
    assign DO_1[44] = \EMB18K_inst|dob[11]_net ;
    assign DO_1[45] = \EMB18K_inst_3_|dob[11]_net ;
    assign DO_1[46] = \EMB18K_inst_4_|dob[11]_net ;
    assign DO_1[47] = \EMB18K_inst_5_|dob[11]_net ;
    assign DO_1[48] = \EMB18K_inst|dob[12]_net ;
    assign DO_1[49] = \EMB18K_inst_3_|dob[12]_net ;
    assign DO_1[4] = \EMB18K_inst|dob[1]_net ;
    assign DO_1[50] = \EMB18K_inst_4_|dob[12]_net ;
    assign DO_1[51] = \EMB18K_inst_5_|dob[12]_net ;
    assign DO_1[52] = \EMB18K_inst|dob[13]_net ;
    assign DO_1[53] = \EMB18K_inst_3_|dob[13]_net ;
    assign DO_1[54] = \EMB18K_inst_4_|dob[13]_net ;
    assign DO_1[55] = \EMB18K_inst_5_|dob[13]_net ;
    assign DO_1[56] = \EMB18K_inst|dob[14]_net ;
    assign DO_1[57] = \EMB18K_inst_3_|dob[14]_net ;
    assign DO_1[58] = \EMB18K_inst_4_|dob[14]_net ;
    assign DO_1[59] = \EMB18K_inst_5_|dob[14]_net ;
    assign DO_1[5] = \EMB18K_inst_3_|dob[1]_net ;
    assign DO_1[60] = \EMB18K_inst|dob[15]_net ;
    assign DO_1[61] = \EMB18K_inst_3_|dob[15]_net ;
    assign DO_1[62] = \EMB18K_inst_4_|dob[15]_net ;
    assign DO_1[63] = \EMB18K_inst_5_|dob[15]_net ;
    assign DO_1[64] = \EMB18K_inst|dob[16]_net ;
    assign DO_1[65] = \EMB18K_inst_3_|dob[16]_net ;
    assign DO_1[66] = \EMB18K_inst_4_|dob[16]_net ;
    assign DO_1[67] = \EMB18K_inst_5_|dob[16]_net ;
    assign DO_1[68] = \EMB18K_inst|dob[17]_net ;
    assign DO_1[69] = \EMB18K_inst_3_|dob[17]_net ;
    assign DO_1[6] = \EMB18K_inst_4_|dob[1]_net ;
    assign DO_1[70] = \EMB18K_inst_4_|dob[17]_net ;
    assign DO_1[71] = \EMB18K_inst_5_|dob[17]_net ;
    assign DO_1[72] = \EMB18K_inst|dob[18]_net ;
    assign DO_1[73] = \EMB18K_inst_3_|dob[18]_net ;
    assign DO_1[74] = \EMB18K_inst_4_|dob[18]_net ;
    assign DO_1[75] = \EMB18K_inst_5_|dob[18]_net ;
    assign DO_1[76] = \EMB18K_inst|dob[19]_net ;
    assign DO_1[77] = \EMB18K_inst_3_|dob[19]_net ;
    assign DO_1[78] = \EMB18K_inst_4_|dob[19]_net ;
    assign DO_1[79] = \EMB18K_inst_5_|dob[19]_net ;
    assign DO_1[7] = \EMB18K_inst_5_|dob[1]_net ;
    assign DO_1[80] = \EMB18K_inst|dob[20]_net ;
    assign DO_1[81] = \EMB18K_inst_3_|dob[20]_net ;
    assign DO_1[82] = \EMB18K_inst_4_|dob[20]_net ;
    assign DO_1[83] = \EMB18K_inst_5_|dob[20]_net ;
    assign DO_1[84] = \EMB18K_inst|dob[21]_net ;
    assign DO_1[85] = \EMB18K_inst_3_|dob[21]_net ;
    assign DO_1[86] = \EMB18K_inst_4_|dob[21]_net ;
    assign DO_1[87] = \EMB18K_inst_5_|dob[21]_net ;
    assign DO_1[88] = \EMB18K_inst|dob[22]_net ;
    assign DO_1[89] = \EMB18K_inst_3_|dob[22]_net ;
    assign DO_1[8] = \EMB18K_inst|dob[2]_net ;
    assign DO_1[90] = \EMB18K_inst_4_|dob[22]_net ;
    assign DO_1[91] = \EMB18K_inst_5_|dob[22]_net ;
    assign DO_1[92] = \EMB18K_inst|dob[23]_net ;
    assign DO_1[93] = \EMB18K_inst_3_|dob[23]_net ;
    assign DO_1[94] = \EMB18K_inst_4_|dob[23]_net ;
    assign DO_1[95] = \EMB18K_inst_5_|dob[23]_net ;
    assign DO_1[96] = \EMB18K_inst|dob[24]_net ;
    assign DO_1[97] = \EMB18K_inst_3_|dob[24]_net ;
    assign DO_1[98] = \EMB18K_inst_4_|dob[24]_net ;
    assign DO_1[99] = \EMB18K_inst_5_|dob[24]_net ;
    assign DO_1[9] = \EMB18K_inst_3_|dob[2]_net ;
    assign RST_0_net = RST_0;
    assign RST_1_net = RST_1;
    assign WE_0_net = WE_0;
    assign WE_1_net = WE_1;

    EMB18K EMB18K_inst ( .addra( { GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, GND_0_net, GND_0_net, ADDR_0_5__net, ADDR_0_4__net, 
        ADDR_0_3__net, ADDR_0_2__net, ADDR_0_1__net, ADDR_0_0__net } ), .addrb(
         { GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, ADDR_1_5__net, ADDR_1_4__net, ADDR_1_3__net, 
        ADDR_1_2__net, ADDR_1_1__net, ADDR_1_0__net } ), .cea(CE_0_net), .ceb(
        CE_1_net), .clka(CLK_0_net), .clkb(CLK_1_net), .dia( { dummy_1_, dummy_2_, dummy_3_, dummy_4_, dummy_5_, dummy_6_, dummy_7_, dummy_8_, dummy_9_, dummy_10_, dummy_11_, dummy_12_, dummy_13_, dummy_14_, dummy_15_, dummy_16_, dummy_17_, dummy_18_, dummy_19_, dummy_20_, dummy_21_, dummy_22_, dummy_23_, dummy_24_, dummy_25_, dummy_26_, dummy_27_, dummy_28_, dummy_29_, dummy_30_, dummy_31_, dummy_32_, 
        DI_0_124__net, DI_0_120__net, DI_0_116__net, DI_0_112__net, 
        DI_0_108__net, DI_0_104__net, DI_0_100__net, DI_0_96__net, DI_0_92__net, 
        DI_0_88__net, DI_0_84__net, DI_0_80__net, DI_0_76__net, DI_0_72__net, 
        DI_0_68__net, DI_0_64__net, DI_0_60__net, DI_0_56__net, DI_0_52__net, 
        DI_0_48__net, DI_0_44__net, DI_0_40__net, DI_0_36__net, DI_0_32__net, 
        DI_0_28__net, DI_0_24__net, DI_0_20__net, DI_0_16__net, DI_0_12__net, 
        DI_0_8__net, DI_0_4__net, DI_0_0__net } ), .dib( { dummy_33_, dummy_34_, dummy_35_, dummy_36_, dummy_37_, dummy_38_, dummy_39_, dummy_40_, dummy_41_, dummy_42_, dummy_43_, dummy_44_, dummy_45_, dummy_46_, dummy_47_, dummy_48_, dummy_49_, dummy_50_, dummy_51_, dummy_52_, dummy_53_, dummy_54_, dummy_55_, dummy_56_, dummy_57_, dummy_58_, dummy_59_, dummy_60_, dummy_61_, dummy_62_, dummy_63_, dummy_64_, 
        DI_1_124__net, DI_1_120__net, DI_1_116__net, DI_1_112__net, 
        DI_1_108__net, DI_1_104__net, DI_1_100__net, DI_1_96__net, DI_1_92__net, 
        DI_1_88__net, DI_1_84__net, DI_1_80__net, DI_1_76__net, DI_1_72__net, 
        DI_1_68__net, DI_1_64__net, DI_1_60__net, DI_1_56__net, DI_1_52__net, 
        DI_1_48__net, DI_1_44__net, DI_1_40__net, DI_1_36__net, DI_1_32__net, 
        DI_1_28__net, DI_1_24__net, DI_1_20__net, DI_1_16__net, DI_1_12__net, 
        DI_1_8__net, DI_1_4__net, DI_1_0__net } ), .dipa( { dummy_65_, dummy_66_, dummy_67_, dummy_68_, dummy_69_, dummy_70_, dummy_71_, dummy_72_
         } ), .dipb( { dummy_73_, dummy_74_, dummy_75_, dummy_76_, dummy_77_, dummy_78_, dummy_79_, dummy_80_
         } ), .doa( { dummy_81_, dummy_82_, dummy_83_, dummy_84_, dummy_85_, dummy_86_, dummy_87_, dummy_88_, dummy_89_, dummy_90_, dummy_91_, dummy_92_, dummy_93_, dummy_94_, dummy_95_, dummy_96_, dummy_97_, dummy_98_, dummy_99_, dummy_100_, dummy_101_, dummy_102_, dummy_103_, dummy_104_, dummy_105_, dummy_106_, dummy_107_, dummy_108_, dummy_109_, dummy_110_, dummy_111_, dummy_112_, 
        \EMB18K_inst|doa[31]_net , \EMB18K_inst|doa[30]_net , 
        \EMB18K_inst|doa[29]_net , \EMB18K_inst|doa[28]_net , 
        \EMB18K_inst|doa[27]_net , \EMB18K_inst|doa[26]_net , 
        \EMB18K_inst|doa[25]_net , \EMB18K_inst|doa[24]_net , 
        \EMB18K_inst|doa[23]_net , \EMB18K_inst|doa[22]_net , 
        \EMB18K_inst|doa[21]_net , \EMB18K_inst|doa[20]_net , 
        \EMB18K_inst|doa[19]_net , \EMB18K_inst|doa[18]_net , 
        \EMB18K_inst|doa[17]_net , \EMB18K_inst|doa[16]_net , 
        \EMB18K_inst|doa[15]_net , \EMB18K_inst|doa[14]_net , 
        \EMB18K_inst|doa[13]_net , \EMB18K_inst|doa[12]_net , 
        \EMB18K_inst|doa[11]_net , \EMB18K_inst|doa[10]_net , 
        \EMB18K_inst|doa[9]_net , \EMB18K_inst|doa[8]_net , 
        \EMB18K_inst|doa[7]_net , \EMB18K_inst|doa[6]_net , 
        \EMB18K_inst|doa[5]_net , \EMB18K_inst|doa[4]_net , 
        \EMB18K_inst|doa[3]_net , \EMB18K_inst|doa[2]_net , 
        \EMB18K_inst|doa[1]_net , \EMB18K_inst|doa[0]_net  } ), .dob( { 
        \EMB18K_inst|dob[31]_net , \EMB18K_inst|dob[30]_net , 
        \EMB18K_inst|dob[29]_net , \EMB18K_inst|dob[28]_net , 
        \EMB18K_inst|dob[27]_net , \EMB18K_inst|dob[26]_net , 
        \EMB18K_inst|dob[25]_net , \EMB18K_inst|dob[24]_net , 
        \EMB18K_inst|dob[23]_net , \EMB18K_inst|dob[22]_net , 
        \EMB18K_inst|dob[21]_net , \EMB18K_inst|dob[20]_net , 
        \EMB18K_inst|dob[19]_net , \EMB18K_inst|dob[18]_net , 
        \EMB18K_inst|dob[17]_net , \EMB18K_inst|dob[16]_net , 
        \EMB18K_inst|dob[15]_net , \EMB18K_inst|dob[14]_net , 
        \EMB18K_inst|dob[13]_net , \EMB18K_inst|dob[12]_net , 
        \EMB18K_inst|dob[11]_net , \EMB18K_inst|dob[10]_net , 
        \EMB18K_inst|dob[9]_net , \EMB18K_inst|dob[8]_net , 
        \EMB18K_inst|dob[7]_net , \EMB18K_inst|dob[6]_net , 
        \EMB18K_inst|dob[5]_net , \EMB18K_inst|dob[4]_net , 
        \EMB18K_inst|dob[3]_net , \EMB18K_inst|dob[2]_net , 
        \EMB18K_inst|dob[1]_net , \EMB18K_inst|dob[0]_net  } ), .dopa( { dummy_113_, dummy_114_, dummy_115_, dummy_116_, dummy_117_, dummy_118_, dummy_119_, dummy_120_
         } ), .dopb( { dummy_121_, dummy_122_, dummy_123_, dummy_124_ } ), 
        .eccindberr(GND_0_net), .eccinsberr(GND_0_net), .eccoutdberr(dummy_125_), 
        .eccoutsberr(dummy_126_), .eccreadaddr( { dummy_127_, dummy_128_, dummy_129_, dummy_130_, dummy_131_, dummy_132_, dummy_133_, dummy_134_
         } ), .regcea(GND_0_net), .regceb(GND_0_net), .regsra(RST_0_net), 
        .regsrb(RST_1_net), .wea( { WE_0_net, WE_0_net, WE_0_net, WE_0_net } ), 
        .web( { WE_1_net, WE_1_net, WE_1_net, WE_1_net } ) );
      defparam EMB18K_inst.eccreaden = 0;
      defparam EMB18K_inst.eccwriteen = 0;
      defparam EMB18K_inst.outreg_a = 0;
      defparam EMB18K_inst.outreg_b = 0;
      defparam EMB18K_inst.writemode_a = "write_first";
      defparam EMB18K_inst.writemode_b = "write_first";
      defparam EMB18K_inst.width_a = 36;
      defparam EMB18K_inst.width_b = 36;
      defparam EMB18K_inst.clka_inv = 0;
      defparam EMB18K_inst.clkb_inv = 0;
      defparam EMB18K_inst.extension_mode = "power";
      defparam EMB18K_inst.rammode = "tdp";
      defparam EMB18K_inst.use_parity = 0;
      defparam EMB18K_inst.init_file = "none";
      defparam EMB18K_inst.init_00 = 256'h4CFA1008DB2833E74C56F4C64B907C9B3268B6418F0581F6F75489EE29C873BA;
      defparam EMB18K_inst.init_01 = 256'h717D065099E2C04FF06202FA2BE586825E889C9D6CC82258CDCBF89CCCAE82EA;
      defparam EMB18K_inst.init_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_0a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_0b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_0c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_0d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_0e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_0f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_10 = 256'hCC8AF3577903A3BD0C495B3C62C55330FD698C914C4E9EB2E1CC0D8170DA2F13;
      defparam EMB18K_inst.init_11 = 256'hD45AE9FE7C510D393E0E9C17DA6597F022C4E18706E71656D456DE6A00293777;
      defparam EMB18K_inst.init_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_1a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_1b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_1c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_1d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_1e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_1f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_20 = 256'h486D989DC6960BF01E5F4ABE5CAD50581C2BEE145553951E8744520E5AE5CEC0;
      defparam EMB18K_inst.init_21 = 256'h5938AA659D9A9493E94C2CC149FA99AAE26E812172C5432C8AADAC02D69FDA3D;
      defparam EMB18K_inst.init_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_2a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_2b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_2c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_2d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_2e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_2f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_30 = 256'h8D17786AF1D38E366D4ACEC994FC6AC3B87FEBD99C5894DB3ECCE341948C750B;
      defparam EMB18K_inst.init_31 = 256'hEB6C3C3290482A91D2095204EA317F8193EFF38EA9C5DA614E3EB4A50359903A;
      defparam EMB18K_inst.init_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_3a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_3b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_3c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_3d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_3e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.init_3f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst.initp_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    EMB18K EMB18K_inst_3_ ( .addra( { GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, GND_0_net, GND_0_net, ADDR_0_5__net, ADDR_0_4__net, 
        ADDR_0_3__net, ADDR_0_2__net, ADDR_0_1__net, ADDR_0_0__net } ), .addrb(
         { GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, ADDR_1_5__net, ADDR_1_4__net, ADDR_1_3__net, 
        ADDR_1_2__net, ADDR_1_1__net, ADDR_1_0__net } ), .cea(CE_0_net), .ceb(
        CE_1_net), .clka(CLK_0_net), .clkb(CLK_1_net), .dia( { dummy_135_, dummy_136_, dummy_137_, dummy_138_, dummy_139_, dummy_140_, dummy_141_, dummy_142_, dummy_143_, dummy_144_, dummy_145_, dummy_146_, dummy_147_, dummy_148_, dummy_149_, dummy_150_, dummy_151_, dummy_152_, dummy_153_, dummy_154_, dummy_155_, dummy_156_, dummy_157_, dummy_158_, dummy_159_, dummy_160_, dummy_161_, dummy_162_, dummy_163_, dummy_164_, dummy_165_, dummy_166_, 
        DI_0_125__net, DI_0_121__net, DI_0_117__net, DI_0_113__net, 
        DI_0_109__net, DI_0_105__net, DI_0_101__net, DI_0_97__net, DI_0_93__net, 
        DI_0_89__net, DI_0_85__net, DI_0_81__net, DI_0_77__net, DI_0_73__net, 
        DI_0_69__net, DI_0_65__net, DI_0_61__net, DI_0_57__net, DI_0_53__net, 
        DI_0_49__net, DI_0_45__net, DI_0_41__net, DI_0_37__net, DI_0_33__net, 
        DI_0_29__net, DI_0_25__net, DI_0_21__net, DI_0_17__net, DI_0_13__net, 
        DI_0_9__net, DI_0_5__net, DI_0_1__net } ), .dib( { dummy_167_, dummy_168_, dummy_169_, dummy_170_, dummy_171_, dummy_172_, dummy_173_, dummy_174_, dummy_175_, dummy_176_, dummy_177_, dummy_178_, dummy_179_, dummy_180_, dummy_181_, dummy_182_, dummy_183_, dummy_184_, dummy_185_, dummy_186_, dummy_187_, dummy_188_, dummy_189_, dummy_190_, dummy_191_, dummy_192_, dummy_193_, dummy_194_, dummy_195_, dummy_196_, dummy_197_, dummy_198_, 
        DI_1_125__net, DI_1_121__net, DI_1_117__net, DI_1_113__net, 
        DI_1_109__net, DI_1_105__net, DI_1_101__net, DI_1_97__net, DI_1_93__net, 
        DI_1_89__net, DI_1_85__net, DI_1_81__net, DI_1_77__net, DI_1_73__net, 
        DI_1_69__net, DI_1_65__net, DI_1_61__net, DI_1_57__net, DI_1_53__net, 
        DI_1_49__net, DI_1_45__net, DI_1_41__net, DI_1_37__net, DI_1_33__net, 
        DI_1_29__net, DI_1_25__net, DI_1_21__net, DI_1_17__net, DI_1_13__net, 
        DI_1_9__net, DI_1_5__net, DI_1_1__net } ), .dipa( { dummy_199_, dummy_200_, dummy_201_, dummy_202_, dummy_203_, dummy_204_, dummy_205_, dummy_206_
         } ), .dipb( { dummy_207_, dummy_208_, dummy_209_, dummy_210_, dummy_211_, dummy_212_, dummy_213_, dummy_214_
         } ), .doa( { dummy_215_, dummy_216_, dummy_217_, dummy_218_, dummy_219_, dummy_220_, dummy_221_, dummy_222_, dummy_223_, dummy_224_, dummy_225_, dummy_226_, dummy_227_, dummy_228_, dummy_229_, dummy_230_, dummy_231_, dummy_232_, dummy_233_, dummy_234_, dummy_235_, dummy_236_, dummy_237_, dummy_238_, dummy_239_, dummy_240_, dummy_241_, dummy_242_, dummy_243_, dummy_244_, dummy_245_, dummy_246_, 
        \EMB18K_inst_3_|doa[31]_net , \EMB18K_inst_3_|doa[30]_net , 
        \EMB18K_inst_3_|doa[29]_net , \EMB18K_inst_3_|doa[28]_net , 
        \EMB18K_inst_3_|doa[27]_net , \EMB18K_inst_3_|doa[26]_net , 
        \EMB18K_inst_3_|doa[25]_net , \EMB18K_inst_3_|doa[24]_net , 
        \EMB18K_inst_3_|doa[23]_net , \EMB18K_inst_3_|doa[22]_net , 
        \EMB18K_inst_3_|doa[21]_net , \EMB18K_inst_3_|doa[20]_net , 
        \EMB18K_inst_3_|doa[19]_net , \EMB18K_inst_3_|doa[18]_net , 
        \EMB18K_inst_3_|doa[17]_net , \EMB18K_inst_3_|doa[16]_net , 
        \EMB18K_inst_3_|doa[15]_net , \EMB18K_inst_3_|doa[14]_net , 
        \EMB18K_inst_3_|doa[13]_net , \EMB18K_inst_3_|doa[12]_net , 
        \EMB18K_inst_3_|doa[11]_net , \EMB18K_inst_3_|doa[10]_net , 
        \EMB18K_inst_3_|doa[9]_net , \EMB18K_inst_3_|doa[8]_net , 
        \EMB18K_inst_3_|doa[7]_net , \EMB18K_inst_3_|doa[6]_net , 
        \EMB18K_inst_3_|doa[5]_net , \EMB18K_inst_3_|doa[4]_net , 
        \EMB18K_inst_3_|doa[3]_net , \EMB18K_inst_3_|doa[2]_net , 
        \EMB18K_inst_3_|doa[1]_net , \EMB18K_inst_3_|doa[0]_net  } ), .dob( { 
        \EMB18K_inst_3_|dob[31]_net , \EMB18K_inst_3_|dob[30]_net , 
        \EMB18K_inst_3_|dob[29]_net , \EMB18K_inst_3_|dob[28]_net , 
        \EMB18K_inst_3_|dob[27]_net , \EMB18K_inst_3_|dob[26]_net , 
        \EMB18K_inst_3_|dob[25]_net , \EMB18K_inst_3_|dob[24]_net , 
        \EMB18K_inst_3_|dob[23]_net , \EMB18K_inst_3_|dob[22]_net , 
        \EMB18K_inst_3_|dob[21]_net , \EMB18K_inst_3_|dob[20]_net , 
        \EMB18K_inst_3_|dob[19]_net , \EMB18K_inst_3_|dob[18]_net , 
        \EMB18K_inst_3_|dob[17]_net , \EMB18K_inst_3_|dob[16]_net , 
        \EMB18K_inst_3_|dob[15]_net , \EMB18K_inst_3_|dob[14]_net , 
        \EMB18K_inst_3_|dob[13]_net , \EMB18K_inst_3_|dob[12]_net , 
        \EMB18K_inst_3_|dob[11]_net , \EMB18K_inst_3_|dob[10]_net , 
        \EMB18K_inst_3_|dob[9]_net , \EMB18K_inst_3_|dob[8]_net , 
        \EMB18K_inst_3_|dob[7]_net , \EMB18K_inst_3_|dob[6]_net , 
        \EMB18K_inst_3_|dob[5]_net , \EMB18K_inst_3_|dob[4]_net , 
        \EMB18K_inst_3_|dob[3]_net , \EMB18K_inst_3_|dob[2]_net , 
        \EMB18K_inst_3_|dob[1]_net , \EMB18K_inst_3_|dob[0]_net  } ), .dopa( { dummy_247_, dummy_248_, dummy_249_, dummy_250_, dummy_251_, dummy_252_, dummy_253_, dummy_254_
         } ), .dopb( { dummy_255_, dummy_256_, dummy_257_, dummy_258_ } ), 
        .eccindberr(GND_0_net), .eccinsberr(GND_0_net), .eccoutdberr(dummy_259_), 
        .eccoutsberr(dummy_260_), .eccreadaddr( { dummy_261_, dummy_262_, dummy_263_, dummy_264_, dummy_265_, dummy_266_, dummy_267_, dummy_268_
         } ), .regcea(GND_0_net), .regceb(GND_0_net), .regsra(RST_0_net), 
        .regsrb(RST_1_net), .wea( { WE_0_net, WE_0_net, WE_0_net, WE_0_net } ), 
        .web( { WE_1_net, WE_1_net, WE_1_net, WE_1_net } ) );
      defparam EMB18K_inst_3_.eccreaden = 0;
      defparam EMB18K_inst_3_.eccwriteen = 0;
      defparam EMB18K_inst_3_.outreg_a = 0;
      defparam EMB18K_inst_3_.outreg_b = 0;
      defparam EMB18K_inst_3_.writemode_a = "write_first";
      defparam EMB18K_inst_3_.writemode_b = "write_first";
      defparam EMB18K_inst_3_.width_a = 36;
      defparam EMB18K_inst_3_.width_b = 36;
      defparam EMB18K_inst_3_.clka_inv = 0;
      defparam EMB18K_inst_3_.clkb_inv = 0;
      defparam EMB18K_inst_3_.extension_mode = "power";
      defparam EMB18K_inst_3_.rammode = "tdp";
      defparam EMB18K_inst_3_.use_parity = 0;
      defparam EMB18K_inst_3_.init_file = "none";
      defparam EMB18K_inst_3_.init_00 = 256'h0E847709E21240F03412B263153F7A7D7B2782884AC5F1101ABBBF4194673939;
      defparam EMB18K_inst_3_.init_01 = 256'h5EA66A5530CBFCEA9D3ECBE2326F3B1380D63FF1C2ED11B3B3E35BC75CE7F5A7;
      defparam EMB18K_inst_3_.init_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_0a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_0b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_0c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_0d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_0e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_0f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_10 = 256'hA33BAFA15D241991696707734BE02E0E7FC1A6E828810715C2CFA472C9017F21;
      defparam EMB18K_inst_3_.init_11 = 256'h64978B21CB130C511D7FA6BE444D0C7DA2AF50D58BC5D99B1CAA36320FE11124;
      defparam EMB18K_inst_3_.init_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_1a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_1b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_1c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_1d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_1e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_1f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_20 = 256'h27A63EDE231B2EE40FF12A4B5FCEB4DA367E08031236F7093BEB69195463DEC4;
      defparam EMB18K_inst_3_.init_21 = 256'h7C16ACF76F328308C6D8244591A376D61E17906982BEFDA6D225456697C4AED4;
      defparam EMB18K_inst_3_.init_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_2a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_2b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_2c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_2d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_2e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_2f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_30 = 256'h5F76E838225CBDB131D8140F42EA9E136784E72AD5FB9D982AC52EF2B40AA9D4;
      defparam EMB18K_inst_3_.init_31 = 256'hB80F8D88585987C11A5901C57D5720C3D7B9EA32BEF5F08E2FFC41670BC26579;
      defparam EMB18K_inst_3_.init_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_3a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_3b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_3c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_3d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_3e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.init_3f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_3_.initp_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    EMB18K EMB18K_inst_4_ ( .addra( { GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, GND_0_net, GND_0_net, ADDR_0_5__net, ADDR_0_4__net, 
        ADDR_0_3__net, ADDR_0_2__net, ADDR_0_1__net, ADDR_0_0__net } ), .addrb(
         { GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, ADDR_1_5__net, ADDR_1_4__net, ADDR_1_3__net, 
        ADDR_1_2__net, ADDR_1_1__net, ADDR_1_0__net } ), .cea(CE_0_net), .ceb(
        CE_1_net), .clka(CLK_0_net), .clkb(CLK_1_net), .dia( { dummy_269_, dummy_270_, dummy_271_, dummy_272_, dummy_273_, dummy_274_, dummy_275_, dummy_276_, dummy_277_, dummy_278_, dummy_279_, dummy_280_, dummy_281_, dummy_282_, dummy_283_, dummy_284_, dummy_285_, dummy_286_, dummy_287_, dummy_288_, dummy_289_, dummy_290_, dummy_291_, dummy_292_, dummy_293_, dummy_294_, dummy_295_, dummy_296_, dummy_297_, dummy_298_, dummy_299_, dummy_300_, 
        DI_0_126__net, DI_0_122__net, DI_0_118__net, DI_0_114__net, 
        DI_0_110__net, DI_0_106__net, DI_0_102__net, DI_0_98__net, DI_0_94__net, 
        DI_0_90__net, DI_0_86__net, DI_0_82__net, DI_0_78__net, DI_0_74__net, 
        DI_0_70__net, DI_0_66__net, DI_0_62__net, DI_0_58__net, DI_0_54__net, 
        DI_0_50__net, DI_0_46__net, DI_0_42__net, DI_0_38__net, DI_0_34__net, 
        DI_0_30__net, DI_0_26__net, DI_0_22__net, DI_0_18__net, DI_0_14__net, 
        DI_0_10__net, DI_0_6__net, DI_0_2__net } ), .dib( { dummy_301_, dummy_302_, dummy_303_, dummy_304_, dummy_305_, dummy_306_, dummy_307_, dummy_308_, dummy_309_, dummy_310_, dummy_311_, dummy_312_, dummy_313_, dummy_314_, dummy_315_, dummy_316_, dummy_317_, dummy_318_, dummy_319_, dummy_320_, dummy_321_, dummy_322_, dummy_323_, dummy_324_, dummy_325_, dummy_326_, dummy_327_, dummy_328_, dummy_329_, dummy_330_, dummy_331_, dummy_332_, 
        DI_1_126__net, DI_1_122__net, DI_1_118__net, DI_1_114__net, 
        DI_1_110__net, DI_1_106__net, DI_1_102__net, DI_1_98__net, DI_1_94__net, 
        DI_1_90__net, DI_1_86__net, DI_1_82__net, DI_1_78__net, DI_1_74__net, 
        DI_1_70__net, DI_1_66__net, DI_1_62__net, DI_1_58__net, DI_1_54__net, 
        DI_1_50__net, DI_1_46__net, DI_1_42__net, DI_1_38__net, DI_1_34__net, 
        DI_1_30__net, DI_1_26__net, DI_1_22__net, DI_1_18__net, DI_1_14__net, 
        DI_1_10__net, DI_1_6__net, DI_1_2__net } ), .dipa( { dummy_333_, dummy_334_, dummy_335_, dummy_336_, dummy_337_, dummy_338_, dummy_339_, dummy_340_
         } ), .dipb( { dummy_341_, dummy_342_, dummy_343_, dummy_344_, dummy_345_, dummy_346_, dummy_347_, dummy_348_
         } ), .doa( { dummy_349_, dummy_350_, dummy_351_, dummy_352_, dummy_353_, dummy_354_, dummy_355_, dummy_356_, dummy_357_, dummy_358_, dummy_359_, dummy_360_, dummy_361_, dummy_362_, dummy_363_, dummy_364_, dummy_365_, dummy_366_, dummy_367_, dummy_368_, dummy_369_, dummy_370_, dummy_371_, dummy_372_, dummy_373_, dummy_374_, dummy_375_, dummy_376_, dummy_377_, dummy_378_, dummy_379_, dummy_380_, 
        \EMB18K_inst_4_|doa[31]_net , \EMB18K_inst_4_|doa[30]_net , 
        \EMB18K_inst_4_|doa[29]_net , \EMB18K_inst_4_|doa[28]_net , 
        \EMB18K_inst_4_|doa[27]_net , \EMB18K_inst_4_|doa[26]_net , 
        \EMB18K_inst_4_|doa[25]_net , \EMB18K_inst_4_|doa[24]_net , 
        \EMB18K_inst_4_|doa[23]_net , \EMB18K_inst_4_|doa[22]_net , 
        \EMB18K_inst_4_|doa[21]_net , \EMB18K_inst_4_|doa[20]_net , 
        \EMB18K_inst_4_|doa[19]_net , \EMB18K_inst_4_|doa[18]_net , 
        \EMB18K_inst_4_|doa[17]_net , \EMB18K_inst_4_|doa[16]_net , 
        \EMB18K_inst_4_|doa[15]_net , \EMB18K_inst_4_|doa[14]_net , 
        \EMB18K_inst_4_|doa[13]_net , \EMB18K_inst_4_|doa[12]_net , 
        \EMB18K_inst_4_|doa[11]_net , \EMB18K_inst_4_|doa[10]_net , 
        \EMB18K_inst_4_|doa[9]_net , \EMB18K_inst_4_|doa[8]_net , 
        \EMB18K_inst_4_|doa[7]_net , \EMB18K_inst_4_|doa[6]_net , 
        \EMB18K_inst_4_|doa[5]_net , \EMB18K_inst_4_|doa[4]_net , 
        \EMB18K_inst_4_|doa[3]_net , \EMB18K_inst_4_|doa[2]_net , 
        \EMB18K_inst_4_|doa[1]_net , \EMB18K_inst_4_|doa[0]_net  } ), .dob( { 
        \EMB18K_inst_4_|dob[31]_net , \EMB18K_inst_4_|dob[30]_net , 
        \EMB18K_inst_4_|dob[29]_net , \EMB18K_inst_4_|dob[28]_net , 
        \EMB18K_inst_4_|dob[27]_net , \EMB18K_inst_4_|dob[26]_net , 
        \EMB18K_inst_4_|dob[25]_net , \EMB18K_inst_4_|dob[24]_net , 
        \EMB18K_inst_4_|dob[23]_net , \EMB18K_inst_4_|dob[22]_net , 
        \EMB18K_inst_4_|dob[21]_net , \EMB18K_inst_4_|dob[20]_net , 
        \EMB18K_inst_4_|dob[19]_net , \EMB18K_inst_4_|dob[18]_net , 
        \EMB18K_inst_4_|dob[17]_net , \EMB18K_inst_4_|dob[16]_net , 
        \EMB18K_inst_4_|dob[15]_net , \EMB18K_inst_4_|dob[14]_net , 
        \EMB18K_inst_4_|dob[13]_net , \EMB18K_inst_4_|dob[12]_net , 
        \EMB18K_inst_4_|dob[11]_net , \EMB18K_inst_4_|dob[10]_net , 
        \EMB18K_inst_4_|dob[9]_net , \EMB18K_inst_4_|dob[8]_net , 
        \EMB18K_inst_4_|dob[7]_net , \EMB18K_inst_4_|dob[6]_net , 
        \EMB18K_inst_4_|dob[5]_net , \EMB18K_inst_4_|dob[4]_net , 
        \EMB18K_inst_4_|dob[3]_net , \EMB18K_inst_4_|dob[2]_net , 
        \EMB18K_inst_4_|dob[1]_net , \EMB18K_inst_4_|dob[0]_net  } ), .dopa( { dummy_381_, dummy_382_, dummy_383_, dummy_384_, dummy_385_, dummy_386_, dummy_387_, dummy_388_
         } ), .dopb( { dummy_389_, dummy_390_, dummy_391_, dummy_392_ } ), 
        .eccindberr(GND_0_net), .eccinsberr(GND_0_net), .eccoutdberr(dummy_393_), 
        .eccoutsberr(dummy_394_), .eccreadaddr( { dummy_395_, dummy_396_, dummy_397_, dummy_398_, dummy_399_, dummy_400_, dummy_401_, dummy_402_
         } ), .regcea(GND_0_net), .regceb(GND_0_net), .regsra(RST_0_net), 
        .regsrb(RST_1_net), .wea( { WE_0_net, WE_0_net, WE_0_net, WE_0_net } ), 
        .web( { WE_1_net, WE_1_net, WE_1_net, WE_1_net } ) );
      defparam EMB18K_inst_4_.eccreaden = 0;
      defparam EMB18K_inst_4_.eccwriteen = 0;
      defparam EMB18K_inst_4_.outreg_a = 0;
      defparam EMB18K_inst_4_.outreg_b = 0;
      defparam EMB18K_inst_4_.writemode_a = "write_first";
      defparam EMB18K_inst_4_.writemode_b = "write_first";
      defparam EMB18K_inst_4_.width_a = 36;
      defparam EMB18K_inst_4_.width_b = 36;
      defparam EMB18K_inst_4_.clka_inv = 0;
      defparam EMB18K_inst_4_.clkb_inv = 0;
      defparam EMB18K_inst_4_.extension_mode = "power";
      defparam EMB18K_inst_4_.rammode = "tdp";
      defparam EMB18K_inst_4_.use_parity = 0;
      defparam EMB18K_inst_4_.init_file = "none";
      defparam EMB18K_inst_4_.init_00 = 256'h2BD8AB4DFD9795F1E2BA4B62069F2DEDE6638D52C8B04EAEA9EAF9257A8202A1;
      defparam EMB18K_inst_4_.init_01 = 256'hD3E5BAE912EA1290F1F5E172706D241F74985C37127BAEFB0F3EAD12D10AE4CE;
      defparam EMB18K_inst_4_.init_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_0a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_0b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_0c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_0d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_0e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_0f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_10 = 256'hC559A75749BFE07F331E62BDCEAE404C3B295E0B6A4F65986170A9BF77DE6112;
      defparam EMB18K_inst_4_.init_11 = 256'hAB2D59776393690ABD41EA8234E645641CB9D1A04B9E626ADAE414C63BA7666B;
      defparam EMB18K_inst_4_.init_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_1a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_1b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_1c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_1d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_1e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_1f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_20 = 256'h64DD15A6BCF5EF539EF5A27BBA58F74DEFB23F7CC0FACECC7BE15FA641E1F16B;
      defparam EMB18K_inst_4_.init_21 = 256'hF320AD7089DC5416B14BAC71B0FB77C255C2A1F916F26395FC19FF9F48AFA3AE;
      defparam EMB18K_inst_4_.init_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_2a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_2b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_2c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_2d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_2e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_2f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_30 = 256'h32F40E4310BC4ACF334F2E7D71AFAF27DA2A67AB6D3FCE52398183940D258C14;
      defparam EMB18K_inst_4_.init_31 = 256'h7C0DFEAAB8D3515E478E6590C6855757AB63DB912D34BAB733BE7C6874D52462;
      defparam EMB18K_inst_4_.init_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_3a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_3b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_3c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_3d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_3e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.init_3f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_4_.initp_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    EMB18K EMB18K_inst_5_ ( .addra( { GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, GND_0_net, GND_0_net, ADDR_0_5__net, ADDR_0_4__net, 
        ADDR_0_3__net, ADDR_0_2__net, ADDR_0_1__net, ADDR_0_0__net } ), .addrb(
         { GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, GND_0_net, 
        GND_0_net, GND_0_net, ADDR_1_5__net, ADDR_1_4__net, ADDR_1_3__net, 
        ADDR_1_2__net, ADDR_1_1__net, ADDR_1_0__net } ), .cea(CE_0_net), .ceb(
        CE_1_net), .clka(CLK_0_net), .clkb(CLK_1_net), .dia( { dummy_403_, dummy_404_, dummy_405_, dummy_406_, dummy_407_, dummy_408_, dummy_409_, dummy_410_, dummy_411_, dummy_412_, dummy_413_, dummy_414_, dummy_415_, dummy_416_, dummy_417_, dummy_418_, dummy_419_, dummy_420_, dummy_421_, dummy_422_, dummy_423_, dummy_424_, dummy_425_, dummy_426_, dummy_427_, dummy_428_, dummy_429_, dummy_430_, dummy_431_, dummy_432_, dummy_433_, dummy_434_, 
        DI_0_127__net, DI_0_123__net, DI_0_119__net, DI_0_115__net, 
        DI_0_111__net, DI_0_107__net, DI_0_103__net, DI_0_99__net, DI_0_95__net, 
        DI_0_91__net, DI_0_87__net, DI_0_83__net, DI_0_79__net, DI_0_75__net, 
        DI_0_71__net, DI_0_67__net, DI_0_63__net, DI_0_59__net, DI_0_55__net, 
        DI_0_51__net, DI_0_47__net, DI_0_43__net, DI_0_39__net, DI_0_35__net, 
        DI_0_31__net, DI_0_27__net, DI_0_23__net, DI_0_19__net, DI_0_15__net, 
        DI_0_11__net, DI_0_7__net, DI_0_3__net } ), .dib( { dummy_435_, dummy_436_, dummy_437_, dummy_438_, dummy_439_, dummy_440_, dummy_441_, dummy_442_, dummy_443_, dummy_444_, dummy_445_, dummy_446_, dummy_447_, dummy_448_, dummy_449_, dummy_450_, dummy_451_, dummy_452_, dummy_453_, dummy_454_, dummy_455_, dummy_456_, dummy_457_, dummy_458_, dummy_459_, dummy_460_, dummy_461_, dummy_462_, dummy_463_, dummy_464_, dummy_465_, dummy_466_, 
        DI_1_127__net, DI_1_123__net, DI_1_119__net, DI_1_115__net, 
        DI_1_111__net, DI_1_107__net, DI_1_103__net, DI_1_99__net, DI_1_95__net, 
        DI_1_91__net, DI_1_87__net, DI_1_83__net, DI_1_79__net, DI_1_75__net, 
        DI_1_71__net, DI_1_67__net, DI_1_63__net, DI_1_59__net, DI_1_55__net, 
        DI_1_51__net, DI_1_47__net, DI_1_43__net, DI_1_39__net, DI_1_35__net, 
        DI_1_31__net, DI_1_27__net, DI_1_23__net, DI_1_19__net, DI_1_15__net, 
        DI_1_11__net, DI_1_7__net, DI_1_3__net } ), .dipa( { dummy_467_, dummy_468_, dummy_469_, dummy_470_, dummy_471_, dummy_472_, dummy_473_, dummy_474_
         } ), .dipb( { dummy_475_, dummy_476_, dummy_477_, dummy_478_, dummy_479_, dummy_480_, dummy_481_, dummy_482_
         } ), .doa( { dummy_483_, dummy_484_, dummy_485_, dummy_486_, dummy_487_, dummy_488_, dummy_489_, dummy_490_, dummy_491_, dummy_492_, dummy_493_, dummy_494_, dummy_495_, dummy_496_, dummy_497_, dummy_498_, dummy_499_, dummy_500_, dummy_501_, dummy_502_, dummy_503_, dummy_504_, dummy_505_, dummy_506_, dummy_507_, dummy_508_, dummy_509_, dummy_510_, dummy_511_, dummy_512_, dummy_513_, dummy_514_, 
        \EMB18K_inst_5_|doa[31]_net , \EMB18K_inst_5_|doa[30]_net , 
        \EMB18K_inst_5_|doa[29]_net , \EMB18K_inst_5_|doa[28]_net , 
        \EMB18K_inst_5_|doa[27]_net , \EMB18K_inst_5_|doa[26]_net , 
        \EMB18K_inst_5_|doa[25]_net , \EMB18K_inst_5_|doa[24]_net , 
        \EMB18K_inst_5_|doa[23]_net , \EMB18K_inst_5_|doa[22]_net , 
        \EMB18K_inst_5_|doa[21]_net , \EMB18K_inst_5_|doa[20]_net , 
        \EMB18K_inst_5_|doa[19]_net , \EMB18K_inst_5_|doa[18]_net , 
        \EMB18K_inst_5_|doa[17]_net , \EMB18K_inst_5_|doa[16]_net , 
        \EMB18K_inst_5_|doa[15]_net , \EMB18K_inst_5_|doa[14]_net , 
        \EMB18K_inst_5_|doa[13]_net , \EMB18K_inst_5_|doa[12]_net , 
        \EMB18K_inst_5_|doa[11]_net , \EMB18K_inst_5_|doa[10]_net , 
        \EMB18K_inst_5_|doa[9]_net , \EMB18K_inst_5_|doa[8]_net , 
        \EMB18K_inst_5_|doa[7]_net , \EMB18K_inst_5_|doa[6]_net , 
        \EMB18K_inst_5_|doa[5]_net , \EMB18K_inst_5_|doa[4]_net , 
        \EMB18K_inst_5_|doa[3]_net , \EMB18K_inst_5_|doa[2]_net , 
        \EMB18K_inst_5_|doa[1]_net , \EMB18K_inst_5_|doa[0]_net  } ), .dob( { 
        \EMB18K_inst_5_|dob[31]_net , \EMB18K_inst_5_|dob[30]_net , 
        \EMB18K_inst_5_|dob[29]_net , \EMB18K_inst_5_|dob[28]_net , 
        \EMB18K_inst_5_|dob[27]_net , \EMB18K_inst_5_|dob[26]_net , 
        \EMB18K_inst_5_|dob[25]_net , \EMB18K_inst_5_|dob[24]_net , 
        \EMB18K_inst_5_|dob[23]_net , \EMB18K_inst_5_|dob[22]_net , 
        \EMB18K_inst_5_|dob[21]_net , \EMB18K_inst_5_|dob[20]_net , 
        \EMB18K_inst_5_|dob[19]_net , \EMB18K_inst_5_|dob[18]_net , 
        \EMB18K_inst_5_|dob[17]_net , \EMB18K_inst_5_|dob[16]_net , 
        \EMB18K_inst_5_|dob[15]_net , \EMB18K_inst_5_|dob[14]_net , 
        \EMB18K_inst_5_|dob[13]_net , \EMB18K_inst_5_|dob[12]_net , 
        \EMB18K_inst_5_|dob[11]_net , \EMB18K_inst_5_|dob[10]_net , 
        \EMB18K_inst_5_|dob[9]_net , \EMB18K_inst_5_|dob[8]_net , 
        \EMB18K_inst_5_|dob[7]_net , \EMB18K_inst_5_|dob[6]_net , 
        \EMB18K_inst_5_|dob[5]_net , \EMB18K_inst_5_|dob[4]_net , 
        \EMB18K_inst_5_|dob[3]_net , \EMB18K_inst_5_|dob[2]_net , 
        \EMB18K_inst_5_|dob[1]_net , \EMB18K_inst_5_|dob[0]_net  } ), .dopa( { dummy_515_, dummy_516_, dummy_517_, dummy_518_, dummy_519_, dummy_520_, dummy_521_, dummy_522_
         } ), .dopb( { dummy_523_, dummy_524_, dummy_525_, dummy_526_ } ), 
        .eccindberr(GND_0_net), .eccinsberr(GND_0_net), .eccoutdberr(dummy_527_), 
        .eccoutsberr(dummy_528_), .eccreadaddr( { dummy_529_, dummy_530_, dummy_531_, dummy_532_, dummy_533_, dummy_534_, dummy_535_, dummy_536_
         } ), .regcea(GND_0_net), .regceb(GND_0_net), .regsra(RST_0_net), 
        .regsrb(RST_1_net), .wea( { WE_0_net, WE_0_net, WE_0_net, WE_0_net } ), 
        .web( { WE_1_net, WE_1_net, WE_1_net, WE_1_net } ) );
      defparam EMB18K_inst_5_.eccreaden = 0;
      defparam EMB18K_inst_5_.eccwriteen = 0;
      defparam EMB18K_inst_5_.outreg_a = 0;
      defparam EMB18K_inst_5_.outreg_b = 0;
      defparam EMB18K_inst_5_.writemode_a = "write_first";
      defparam EMB18K_inst_5_.writemode_b = "write_first";
      defparam EMB18K_inst_5_.width_a = 36;
      defparam EMB18K_inst_5_.width_b = 36;
      defparam EMB18K_inst_5_.clka_inv = 0;
      defparam EMB18K_inst_5_.clkb_inv = 0;
      defparam EMB18K_inst_5_.extension_mode = "power";
      defparam EMB18K_inst_5_.rammode = "tdp";
      defparam EMB18K_inst_5_.use_parity = 0;
      defparam EMB18K_inst_5_.init_file = "none";
      defparam EMB18K_inst_5_.init_00 = 256'hE54587A0411523D1C86F67D635D794621F0D960039BDCBFDF309853A355B7B29;
      defparam EMB18K_inst_5_.init_01 = 256'hC49C25F0E2BDCA71AF6F5ADBF1A3F43377DF5589D104A038C22A5941DBF7D3E7;
      defparam EMB18K_inst_5_.init_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_08 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_09 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_0a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_0b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_0c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_0d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_0e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_0f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_10 = 256'hF59E0FF61405EB1FA9C070D885AA9394E4540BCC6C9DCF3146EF957564023AD7;
      defparam EMB18K_inst_5_.init_11 = 256'h4430CAD309984BBC845D23F29A7E15019F0C50997C60C0F20D8191C29ADFD444;
      defparam EMB18K_inst_5_.init_12 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_13 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_14 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_15 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_16 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_17 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_18 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_19 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_1a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_1b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_1c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_1d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_1e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_1f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_20 = 256'h723FD5D774DE30DBD6E076F6E059AFECD55A1161517D6AA7F275E42CE679106E;
      defparam EMB18K_inst_5_.init_21 = 256'hD45F1474D9FA31A0585F4816F1D9E515411E9FCD7049B2BDDCAA4C28A4786F0C;
      defparam EMB18K_inst_5_.init_22 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_23 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_24 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_25 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_26 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_27 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_28 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_29 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_2a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_2b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_2c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_2d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_2e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_2f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_30 = 256'hED6A9877CDB2C7DC7E934928563C6CE8DA20AE959DB2FCED0E243432355213D0;
      defparam EMB18K_inst_5_.init_31 = 256'h6B22AF387A1B0EAA416F7CABFCBB3A6A926D549D889DCD1B378B744E8F183CB3;
      defparam EMB18K_inst_5_.init_32 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_33 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_34 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_35 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_36 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_37 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_38 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_39 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_3a = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_3b = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_3c = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_3d = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_3e = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.init_3f = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_00 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_01 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_02 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_03 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
      defparam EMB18K_inst_5_.initp_07 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
    GND GND_0_inst ( .Y(GND_0_net) );
    VCC VCC_0_inst ( .Y(VCC_0_net) );
endmodule


// ============================================================
//                  emb Setting
//
// Warning: This part is read by Fuxi, please don't modify it.
// ============================================================
// Device          : C1P060TF784C7-ES
// Module          : sram_128
// IP core         : emb
// IP Version      : 1

// AddrUsedA       : 6
// ByteWriteEn     : false
// DataUsedA       : 128
// DataUsedB       : 128
// EmbResource     : EMB18K
// EmbType         : tdp
// ErrorInjectMode : None
// InitFile        : src/ddr_test_data1.dat
// RegoutA         : false
// RegoutB         : false
// RegoutEnA       : false
// RegoutEnB       : false
// Simulation Files: 
// SplitInfo       : 
// Synthesis Files : 
// UseEccEn        : false
// WriteModeA      : Write First
// WriteModeB      : Write First
