$date
	Mon Sep 23 23:34:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var parameter 2 ( s3 $end
$var reg 2 ) next [1:0] $end
$var reg 1 ! out $end
$var reg 2 * present [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
1$
1#
1"
0!
$end
#10
0"
#20
1"
#30
0"
0$
#40
b1 )
1"
#50
0"
#60
b10 )
b1 *
1"
0#
#70
0"
#80
b11 )
b10 *
1"
1#
#90
0"
#100
1!
b1 )
b11 *
1"
#110
0"
#120
0!
b10 )
b1 *
1"
0#
#130
0"
#140
b11 )
b10 *
1"
1#
#150
0"
#160
1!
b0 )
b11 *
1"
0#
#170
0"
#180
0!
b1 )
b0 *
1"
1#
#190
0"
#200
b1 *
1"
#210
0"
#220
1"
#230
0"
#240
1"
