Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Sun Nov 14 22:15:30 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tws ModuloAlarmaTP2_impl_1_syn.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1_4_lut/A	->	i1_4_lut/Z

++++ Loop2
i251_4_lut_3_lut/C	->	i251_4_lut_3_lut/Z

++++ Loop3
mainTimer/i790_4_lut/B	->	mainTimer/i790_4_lut/Z

++++ Loop4
mainTimer/add_120_add_5_1/S1	->	mainTimer/i12_4_lut/Z

++++ Loop5
mainTimer/i11_4_lut/A	->	mainTimer/i11_4_lut/Z

++++ Loop6
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i790_4_lut/Z

++++ Loop7
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i12_4_lut/Z

++++ Loop8
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i11_4_lut/Z

++++ Loop9
mainTimer/i261_4_lut/A	->	mainTimer/i261_4_lut/Z

++++ Loop10
mainTimer/i261_4_lut/Z	->	mainTimer/i11_4_lut_adj_42/Z

++++ Loop11
mainTimer/add_120_add_5_3/S0	->	mainTimer/i261_4_lut/Z

++++ Loop12
mainTimer/add_120_add_5_3/B0	->	mainTimer/add_120_add_5_3/CO0

++++ Loop13
mainTimer/i12_4_lut_adj_41/A	->	mainTimer/i12_4_lut_adj_41/Z

++++ Loop14
mainTimer/i2_2_lut/Z	->	mainTimer/i11_4_lut_adj_42/Z

++++ Loop15
mainTimer/add_120_add_5_5/S1	->	mainTimer/i12_4_lut_adj_41/Z

++++ Loop16
mainTimer/i271_4_lut/A	->	mainTimer/i271_4_lut/Z

++++ Loop17
mainTimer/i7_4_lut/Z	->	mainTimer/i12_4_lut_adj_43/Z

++++ Loop18
mainTimer/add_120_add_5_7/B1	->	mainTimer/add_120_add_5_7/S1

++++ Loop19
mainTimer/i275_4_lut/A	->	mainTimer/i275_4_lut/Z

++++ Loop20
mainTimer/add_120_add_5_9/B1	->	mainTimer/add_120_add_5_9/S1

++++ Loop21
mainTimer/i783_4_lut/A	->	mainTimer/i783_4_lut/Z

++++ Loop22
mainTimer/i783_4_lut/Z	->	mainTimer/i11_4_lut_adj_42/Z

++++ Loop23
mainTimer/add_120_add_5_11/B1	->	mainTimer/add_120_add_5_11/S1

++++ Loop24
mainTimer/i795_4_lut/A	->	mainTimer/i795_4_lut/Z

++++ Loop25
mainTimer/add_120_add_5_13/B1	->	mainTimer/add_120_add_5_13/S1

++++ Loop26
mainTimer/i794_4_lut/A	->	mainTimer/i794_4_lut/Z

++++ Loop27
mainTimer/add_120_add_5_15/B1	->	mainTimer/add_120_add_5_15/S1

++++ Loop28
mainTimer/i776_4_lut/A	->	mainTimer/i776_4_lut/Z

++++ Loop29
mainTimer/add_120_add_5_17/B1	->	mainTimer/add_120_add_5_17/S1

++++ Loop30
mainTimer/i293_4_lut/A	->	mainTimer/i293_4_lut/Z

++++ Loop31
mainTimer/i289_4_lut/A	->	mainTimer/i289_4_lut/Z

++++ Loop32
mainTimer/add_120_add_5_17/B0	->	mainTimer/add_120_add_5_17/S0

++++ Loop33
mainTimer/i285_4_lut/A	->	mainTimer/i285_4_lut/Z

++++ Loop34
mainTimer/add_120_add_5_15/B0	->	mainTimer/add_120_add_5_15/S0

++++ Loop35
mainTimer/i793_4_lut/Z	->	mainTimer/i9_4_lut/Z

++++ Loop36
mainTimer/i793_4_lut/A	->	mainTimer/i793_4_lut/Z

++++ Loop37
mainTimer/add_120_add_5_13/B0	->	mainTimer/add_120_add_5_13/S0

++++ Loop38
mainTimer/i277_4_lut/Z	->	mainTimer/i9_4_lut/Z

++++ Loop39
mainTimer/i277_4_lut/A	->	mainTimer/i277_4_lut/Z

++++ Loop40
mainTimer/add_120_add_5_11/B0	->	mainTimer/add_120_add_5_11/S0

++++ Loop41
mainTimer/i273_4_lut/A	->	mainTimer/i273_4_lut/Z

++++ Loop42
mainTimer/add_120_add_5_9/B0	->	mainTimer/add_120_add_5_9/S0

++++ Loop43
mainTimer/i269_4_lut/A	->	mainTimer/i269_4_lut/Z

++++ Loop44
mainTimer/add_120_add_5_7/B0	->	mainTimer/add_120_add_5_7/S0

++++ Loop45
mainTimer/i265_4_lut/A	->	mainTimer/i265_4_lut/Z

++++ Loop46
mainTimer/add_120_add_5_5/S0	->	mainTimer/i265_4_lut/Z

++++ Loop47
mainTimer/i12_4_lut_adj_43/D	->	mainTimer/i12_4_lut_adj_43/Z

++++ Loop48
mainTimer/i773_4_lut/Z	->	i1_4_lut/Z

++++ Loop49
mainTimer/i773_4_lut/Z	->	mainTimer/i790_4_lut/Z

++++ Loop50
mainTimer/i773_4_lut/D	->	mainTimer/i773_4_lut/Z

++++ Loop51
mainTimer/add_120_add_5_3/B1	->	mainTimer/add_120_add_5_3/S1

++++ Loop52
mainTimer/i12_4_lut/A	->	mainTimer/i12_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 73.3108%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99973.096 ns 
STATE_OUT/serial/counter_i30/D           |99973.654 ns 
STATE_OUT/serial/counter_i29/D           |99974.212 ns 
STATE_OUT/serial/counter_i28/D           |99974.770 ns 
STATE_OUT/serial/counter_i27/D           |99975.328 ns 
STATE_OUT/serial/counter_i26/D           |99975.886 ns 
STATE_OUT/serial/counter_i25/D           |99976.444 ns 
STATE_OUT/serial/counter_i24/D           |99977.002 ns 
STATE_OUT/serial/counter_i23/D           |99977.560 ns 
STATE_OUT/serial/counter_i22/D           |99978.118 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/status_send/D           |    1.671 ns 
STATE_OUT/serial/counter_i2/D            |    4.196 ns 
STATE_OUT/serial/aux_i3/D                |    4.196 ns 
STATE_OUT/serial/aux_i2/D                |    4.196 ns 
STATE_OUT/serial/status_send/SP          |    4.196 ns 
STATE_OUT/cont_105__i3/D                 |    4.196 ns 
STATE_OUT/cont_105__i2/D                 |    4.196 ns 
STATE_OUT/cont_105__i1/D                 |    4.196 ns 
STATE_OUT/init_c/D                       |    4.196 ns 
STATE_OUT/waiting_c/D                    |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
CTRL_IN                                 |                     input
CTRL_RECV                               |                     input
CTRL_CLK                                |                     input
SIREN_OUT                               |                    output
STATUS_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i31/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 56.9% (route), 43.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99973.096 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.048  2       
STATE_OUT/serial/n1101                                    NET DELAY         0.280        20.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
STATE_OUT/serial/n2680                                    NET DELAY         0.280        20.886  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.164  2       
STATE_OUT/serial/n1103                                    NET DELAY         0.280        21.444  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.722  2       
STATE_OUT/serial/n2683                                    NET DELAY         0.280        22.002  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.280  2       
STATE_OUT/serial/n1105                                    NET DELAY         0.280        22.560  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.838  2       
STATE_OUT/serial/n2686                                    NET DELAY         0.280        23.118  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.396  2       
STATE_OUT/serial/n1107                                    NET DELAY         0.280        23.676  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          FA2             D0_TO_S0_DELAY    0.477        24.153  1       
STATE_OUT/counter_31__N_158[31]                           NET DELAY         2.075        26.228  1       
STATE_OUT/counter_31__I_38_i32_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i32_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        26.705  1       
STATE_OUT/counter_31__N_89[31] ( D )                      NET DELAY         2.075        28.780  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -28.780  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99973.096  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i30/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 34
Delay Ratio      : 57.0% (route), 43.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99973.654 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.048  2       
STATE_OUT/serial/n1101                                    NET DELAY         0.280        20.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
STATE_OUT/serial/n2680                                    NET DELAY         0.280        20.886  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.164  2       
STATE_OUT/serial/n1103                                    NET DELAY         0.280        21.444  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.722  2       
STATE_OUT/serial/n2683                                    NET DELAY         0.280        22.002  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.280  2       
STATE_OUT/serial/n1105                                    NET DELAY         0.280        22.560  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.838  2       
STATE_OUT/serial/n2686                                    NET DELAY         0.280        23.118  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        23.595  1       
STATE_OUT/counter_31__N_158[30]                           NET DELAY         2.075        25.670  1       
STATE_OUT/counter_31__I_38_i31_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i31_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        26.147  1       
STATE_OUT/counter_31__N_89[30] ( D )                      NET DELAY         2.075        28.222  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -28.222  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99973.654  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i29/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 57.2% (route), 42.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99974.212 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.048  2       
STATE_OUT/serial/n1101                                    NET DELAY         0.280        20.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
STATE_OUT/serial/n2680                                    NET DELAY         0.280        20.886  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.164  2       
STATE_OUT/serial/n1103                                    NET DELAY         0.280        21.444  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.722  2       
STATE_OUT/serial/n2683                                    NET DELAY         0.280        22.002  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        22.280  2       
STATE_OUT/serial/n1105                                    NET DELAY         0.280        22.560  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        23.037  1       
STATE_OUT/counter_31__N_158[29]                           NET DELAY         2.075        25.112  1       
STATE_OUT/counter_31__I_38_i30_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i30_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        25.589  1       
STATE_OUT/counter_31__N_89[29] ( D )                      NET DELAY         2.075        27.664  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -27.664  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99974.212  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i28/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 57.3% (route), 42.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99974.770 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.048  2       
STATE_OUT/serial/n1101                                    NET DELAY         0.280        20.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
STATE_OUT/serial/n2680                                    NET DELAY         0.280        20.886  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.164  2       
STATE_OUT/serial/n1103                                    NET DELAY         0.280        21.444  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.722  2       
STATE_OUT/serial/n2683                                    NET DELAY         0.280        22.002  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          FA2             D1_TO_S1_DELAY    0.477        22.479  1       
STATE_OUT/counter_31__N_158[28]                           NET DELAY         2.075        24.554  1       
STATE_OUT/counter_31__I_38_i29_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i29_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        25.031  1       
STATE_OUT/counter_31__N_89[28] ( D )                      NET DELAY         2.075        27.106  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -27.106  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99974.770  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i27/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99975.328 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.048  2       
STATE_OUT/serial/n1101                                    NET DELAY         0.280        20.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
STATE_OUT/serial/n2680                                    NET DELAY         0.280        20.886  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.164  2       
STATE_OUT/serial/n1103                                    NET DELAY         0.280        21.444  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          FA2             D0_TO_S0_DELAY    0.477        21.921  1       
STATE_OUT/counter_31__N_158[27]                           NET DELAY         2.075        23.996  1       
STATE_OUT/counter_31__I_38_i28_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i28_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        24.473  1       
STATE_OUT/counter_31__N_89[27] ( D )                      NET DELAY         2.075        26.548  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -26.548  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99975.328  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i26/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 57.6% (route), 42.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99975.886 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.048  2       
STATE_OUT/serial/n1101                                    NET DELAY         0.280        20.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
STATE_OUT/serial/n2680                                    NET DELAY         0.280        20.886  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.363  1       
STATE_OUT/counter_31__N_158[26]                           NET DELAY         2.075        23.438  1       
STATE_OUT/counter_31__I_38_i27_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i27_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.915  1       
STATE_OUT/counter_31__N_89[26] ( D )                      NET DELAY         2.075        25.990  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -25.990  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99975.886  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i25/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99976.444 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.048  2       
STATE_OUT/serial/n1101                                    NET DELAY         0.280        20.328  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          FA2             D0_TO_S0_DELAY    0.477        20.805  1       
STATE_OUT/counter_31__N_158[25]                           NET DELAY         2.075        22.880  1       
STATE_OUT/counter_31__I_38_i26_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i26_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        23.357  1       
STATE_OUT/counter_31__N_89[25] ( D )                      NET DELAY         2.075        25.432  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -25.432  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99976.444  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i24/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.002 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.490  2       
STATE_OUT/serial/n2677                                    NET DELAY         0.280        19.770  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          FA2             D1_TO_S1_DELAY    0.477        20.247  1       
STATE_OUT/counter_31__N_158[24]                           NET DELAY         2.075        22.322  1       
STATE_OUT/counter_31__I_38_i25_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i25_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        22.799  1       
STATE_OUT/counter_31__N_89[24] ( D )                      NET DELAY         2.075        24.874  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -24.874  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99977.002  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i23/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.560 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.932  2       
STATE_OUT/serial/n1099                                    NET DELAY         0.280        19.212  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          FA2             D0_TO_S0_DELAY    0.477        19.689  1       
STATE_OUT/counter_31__N_158[23]                           NET DELAY         2.075        21.764  1       
STATE_OUT/counter_31__I_38_i24_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i24_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        22.241  1       
STATE_OUT/counter_31__N_89[23] ( D )                      NET DELAY         2.075        24.316  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -24.316  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99977.560  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i22/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 26
Delay Ratio      : 58.4% (route), 41.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.118 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i0/CK->STATE_OUT/serial/counter_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
STATE_OUT/counter[0]                                      NET DELAY         0.280         3.746  2       
STATE_OUT/i1_2_lut_adj_50/B->STATE_OUT/i1_2_lut_adj_50/Z
                                          LUT4            B_TO_Z_DELAY      0.477         4.223  2       
STATE_OUT/counter_31__N_126[0]                            NET DELAY         2.075         6.298  2       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         6.656  2       
STATE_OUT/serial/n1077                                    NET DELAY         0.280         6.936  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.214  2       
STATE_OUT/serial/n2644                                    NET DELAY         0.280         7.494  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.772  2       
STATE_OUT/serial/n1079                                    NET DELAY         0.280         8.052  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.330  2       
STATE_OUT/serial/n2647                                    NET DELAY         0.280         8.610  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.888  2       
STATE_OUT/serial/n1081                                    NET DELAY         0.280         9.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.446  2       
STATE_OUT/serial/n2650                                    NET DELAY         0.280         9.726  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.004  2       
STATE_OUT/serial/n1083                                    NET DELAY         0.280        10.284  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.562  2       
STATE_OUT/serial/n2653                                    NET DELAY         0.280        10.842  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.120  2       
STATE_OUT/serial/n1085                                    NET DELAY         0.280        11.400  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.678  2       
STATE_OUT/serial/n2656                                    NET DELAY         0.280        11.958  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.236  2       
STATE_OUT/serial/n1087                                    NET DELAY         0.280        12.516  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.794  2       
STATE_OUT/serial/n2659                                    NET DELAY         0.280        13.074  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.352  2       
STATE_OUT/serial/n1089                                    NET DELAY         0.280        13.632  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.910  2       
STATE_OUT/serial/n2662                                    NET DELAY         0.280        14.190  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.468  2       
STATE_OUT/serial/n1091                                    NET DELAY         0.280        14.748  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.026  2       
STATE_OUT/serial/n2665                                    NET DELAY         0.280        15.306  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.584  2       
STATE_OUT/serial/n1093                                    NET DELAY         0.280        15.864  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.142  2       
STATE_OUT/serial/n2668                                    NET DELAY         0.280        16.422  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.700  2       
STATE_OUT/serial/n1095                                    NET DELAY         0.280        16.980  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        17.258  2       
STATE_OUT/serial/n2671                                    NET DELAY         0.280        17.538  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.816  2       
STATE_OUT/serial/n1097                                    NET DELAY         0.280        18.096  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.374  2       
STATE_OUT/serial/n2674                                    NET DELAY         0.280        18.654  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/D1->STATE_OUT/serial/sub_11_add_2_add_5_23/S1
                                          FA2             D1_TO_S1_DELAY    0.477        19.131  1       
STATE_OUT/counter_31__N_158[22]                           NET DELAY         2.075        21.206  1       
STATE_OUT/counter_31__I_38_i23_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i23_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        21.683  1       
STATE_OUT/counter_31__N_89[22] ( D )                      NET DELAY         2.075        23.758  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075    100002.075  46      
                                                          Uncertainty    0.000    100002.075  
                                                          Setup time     0.199    100001.876  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100001.876  
Arrival Time                                                                         -23.758  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99978.118  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/status_send/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  38      
STATE_OUT/init ( D )                                      NET DELAY      0.280         3.746  38      


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           3.746  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i2/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  8       
STATE_OUT/counter[2]                                      NET DELAY      0.280         3.746  8       
STATE_OUT/i1_2_lut_3_lut_4_lut/B->STATE_OUT/i1_2_lut_3_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         4.196  1       
STATE_OUT/counter_31__N_89[2] ( D )                       NET DELAY      2.075         6.271  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/aux_i3/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  8       
STATE_OUT/counter[2]                                      NET DELAY      0.280         3.746  8       
STATE_OUT/serial/aux_3__I_0_i4_3_lut_4_lut/C->STATE_OUT/serial/aux_3__I_0_i4_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.450         4.196  2       
STATE_OUT/serial/aux_3__N_121[3] ( D )                    NET DELAY      2.075         6.271  2       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/aux_i2/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  8       
STATE_OUT/counter[2]                                      NET DELAY      0.280         3.746  8       
STATE_OUT/serial/aux_3__I_0_i3_3_lut_4_lut/C->STATE_OUT/serial/aux_3__I_0_i3_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.450         4.196  2       
STATE_OUT/serial/aux_3__N_121[2] ( D )                    NET DELAY      2.075         6.271  2       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/status_send/SP  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  8       
STATE_OUT/counter[2]                                      NET DELAY      0.280         3.746  8       
STATE_OUT/serial/i1_2_lut_3_lut/A->STATE_OUT/serial/i1_2_lut_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450         4.196  1       
STATE_OUT/serial/n302 ( SP )                              NET DELAY      2.075         6.271  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i3/Q  (FD1P3XZ)
Path End         : STATE_OUT/cont_105__i3/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      



STATE_OUT/cont_105__i3/CK->STATE_OUT/cont_105__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
STATE_OUT/cont[3]                                         NET DELAY      0.280         3.746  2       
STATE_OUT/i889_3_lut_4_lut/D->STATE_OUT/i889_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.450         4.196  1       
STATE_OUT/n21[3] ( D )                                    NET DELAY      2.075         6.271  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/cont_105__i2/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/cont_105__i0/CK->STATE_OUT/cont_105__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  5       
STATE_OUT/cont[0]                                         NET DELAY      0.280         3.746  5       
STATE_OUT/i882_2_lut_3_lut_4_lut/C->STATE_OUT/i882_2_lut_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.450         4.196  1       
STATE_OUT/n21[2] ( D )                                    NET DELAY      2.075         6.271  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i0/Q  (FD1P3XZ)
Path End         : STATE_OUT/cont_105__i1/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/cont_105__i0/CK->STATE_OUT/cont_105__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  5       
STATE_OUT/cont[0]                                         NET DELAY      0.280         3.746  5       
STATE_OUT/i875_2_lut_3_lut/C->STATE_OUT/i875_2_lut_3_lut/Z
                                          LUT4            C_TO_Z_DELAY   0.450         4.196  1       
STATE_OUT/n21[1] ( D )                                    NET DELAY      2.075         6.271  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/status_send/Q  (FD1P3XZ)
Path End         : STATE_OUT/init_c/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c                                              NET DELAY      2.075         2.075  46      



STATE_OUT/serial/status_send/CK->STATE_OUT/serial/status_send/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  3       
STATUS_SEND_c                                             NET DELAY      0.280         3.746  3       
STATE_OUT/serial/i712_4_lut_4_lut/B->STATE_OUT/serial/i712_4_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         4.196  1       
STATE_OUT/n314 ( D )                                      NET DELAY      2.075         6.271  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/waiting_c/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  6       
STATE_OUT/waiting                                         NET DELAY      0.280         3.746  6       
STATE_OUT/i1_2_lut_adj_48/A->STATE_OUT/i1_2_lut_adj_48/Z
                                          LUT4            A_TO_Z_DELAY   0.450         4.196  1       
STATE_OUT/n632 ( D )                                      NET DELAY      2.075         6.271  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  46      
SERCLK_OUT_c ( CK )                                       NET DELAY      2.075         2.075  46      
                                                          Uncertainty    0.000         2.075  
                                                          Hold time      0.000         2.075  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -2.075  
Arrival Time                                                                           6.271  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

