/* Generated by Yosys 0.22 (git sha1 f109fa3d4c5, clang 13.0.0 -fPIC -Os) */

module cyao_core(clk_i, a, b, out);
  input a;
  wire a;
  input b;
  wire b;
  input clk_i;
  wire clk_i;
  output out;
  wire out;
  sky130_fd_sc_hd__and2_1 _0_ (
    .A(b),
    .B(a),
    .X(out)
  );
endmodule
