
Loading design for application trce from file stack00_stack0.ncd.
Design name: topStack00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: D:/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Wed Oct 09 09:10:33 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o stack00_stack0.twr -gui stack00_stack0.ncd stack00_stack0.prf 
Design file:     stack00_stack0.ncd
Preference file: stack00_stack0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.709ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[21]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[22]  (to RA00/sclk +)

   Delay:              13.910ns  (46.8% logic, 53.2% route), 20 logic levels.

 Constraint Details:

     13.910ns physical path delay RA00/D01/SLICE_6 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.709ns

 Physical Path Details:

      Data path RA00/D01/SLICE_6 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C23D.CLK to     R11C23D.Q0 RA00/D01/SLICE_6 (from RA00/sclk)
ROUTE         6     1.592     R11C23D.Q0 to      R9C20A.B0 RA00/D01/sdiv[21]
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 RA00/D01/SLICE_81
ROUTE         3     0.866      R9C20A.F0 to      R9C21D.A1 RA00/D01/N_146
CTOF_DEL    ---     0.452      R9C21D.A1 to      R9C21D.F1 RA00/D01/SLICE_76
ROUTE         5     1.630      R9C21D.F1 to     R10C20A.A0 RA00/D01/N_150
CTOF_DEL    ---     0.452     R10C20A.A0 to     R10C20A.F0 RA00/D01/SLICE_55
ROUTE         2     0.587     R10C20A.F0 to     R10C20A.A1 RA00/D01/N_25
CTOF_DEL    ---     0.452     R10C20A.A1 to     R10C20A.F1 RA00/D01/SLICE_55
ROUTE         1     0.541     R10C20A.F1 to      R9C20C.D1 RA00/D01/un1_sdiv77_7_i_o3_0
CTOF_DEL    ---     0.452      R9C20C.D1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R11C23D.FCI to     R11C23D.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F1 to    R11C23D.DI1 RA00/D01/un1_sdiv[23] (to RA00/sclk)
                  --------
                   13.910   (46.8% logic, 53.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.761ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[21]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[21]  (to RA00/sclk +)

   Delay:              13.858ns  (46.6% logic, 53.4% route), 20 logic levels.

 Constraint Details:

     13.858ns physical path delay RA00/D01/SLICE_6 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.761ns

 Physical Path Details:

      Data path RA00/D01/SLICE_6 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C23D.CLK to     R11C23D.Q0 RA00/D01/SLICE_6 (from RA00/sclk)
ROUTE         6     1.592     R11C23D.Q0 to      R9C20A.B0 RA00/D01/sdiv[21]
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 RA00/D01/SLICE_81
ROUTE         3     0.866      R9C20A.F0 to      R9C21D.A1 RA00/D01/N_146
CTOF_DEL    ---     0.452      R9C21D.A1 to      R9C21D.F1 RA00/D01/SLICE_76
ROUTE         5     1.630      R9C21D.F1 to     R10C20A.A0 RA00/D01/N_150
CTOF_DEL    ---     0.452     R10C20A.A0 to     R10C20A.F0 RA00/D01/SLICE_55
ROUTE         2     0.587     R10C20A.F0 to     R10C20A.A1 RA00/D01/N_25
CTOF_DEL    ---     0.452     R10C20A.A1 to     R10C20A.F1 RA00/D01/SLICE_55
ROUTE         1     0.541     R10C20A.F1 to      R9C20C.D1 RA00/D01/un1_sdiv77_7_i_o3_0
CTOF_DEL    ---     0.452      R9C20C.D1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R11C23D.FCI to     R11C23D.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F0 to    R11C23D.DI0 RA00/D01/un1_sdiv[22] (to RA00/sclk)
                  --------
                   13.858   (46.6% logic, 53.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.851ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[3]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[22]  (to RA00/sclk +)

   Delay:              13.768ns  (47.3% logic, 52.7% route), 20 logic levels.

 Constraint Details:

     13.768ns physical path delay RA00/D01/SLICE_15 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.851ns

 Physical Path Details:

      Data path RA00/D01/SLICE_15 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C21C.CLK to     R11C21C.Q0 RA00/D01/SLICE_15 (from RA00/sclk)
ROUTE         2     1.575     R11C21C.Q0 to     R10C21D.D1 RA00/D01/sdiv[3]
CTOF_DEL    ---     0.452     R10C21D.D1 to     R10C21D.F1 RA00/D01/SLICE_96
ROUTE         1     0.269     R10C21D.F1 to     R10C21C.D1 RA00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452     R10C21C.D1 to     R10C21C.F1 RA00/D01/SLICE_77
ROUTE         2     0.862     R10C21C.F1 to     R10C21A.A1 RA00/D01/N_156
CTOF_DEL    ---     0.452     R10C21A.A1 to     R10C21A.F1 RA00/D01/SLICE_78
ROUTE         5     0.618     R10C21A.F1 to     R10C21A.B0 RA00/D01/N_158
CTOF_DEL    ---     0.452     R10C21A.B0 to     R10C21A.F0 RA00/D01/SLICE_78
ROUTE         3     1.750     R10C21A.F0 to      R9C20C.B1 RA00/D01/N_163
CTOF_DEL    ---     0.452      R9C20C.B1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R11C23D.FCI to     R11C23D.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F1 to    R11C23D.DI1 RA00/D01/un1_sdiv[23] (to RA00/sclk)
                  --------
                   13.768   (47.3% logic, 52.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C21C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[21]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[20]  (to RA00/sclk +)

   Delay:              13.764ns  (46.2% logic, 53.8% route), 19 logic levels.

 Constraint Details:

     13.764ns physical path delay RA00/D01/SLICE_6 to RA00/D01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.855ns

 Physical Path Details:

      Data path RA00/D01/SLICE_6 to RA00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C23D.CLK to     R11C23D.Q0 RA00/D01/SLICE_6 (from RA00/sclk)
ROUTE         6     1.592     R11C23D.Q0 to      R9C20A.B0 RA00/D01/sdiv[21]
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 RA00/D01/SLICE_81
ROUTE         3     0.866      R9C20A.F0 to      R9C21D.A1 RA00/D01/N_146
CTOF_DEL    ---     0.452      R9C21D.A1 to      R9C21D.F1 RA00/D01/SLICE_76
ROUTE         5     1.630      R9C21D.F1 to     R10C20A.A0 RA00/D01/N_150
CTOF_DEL    ---     0.452     R10C20A.A0 to     R10C20A.F0 RA00/D01/SLICE_55
ROUTE         2     0.587     R10C20A.F0 to     R10C20A.A1 RA00/D01/N_25
CTOF_DEL    ---     0.452     R10C20A.A1 to     R10C20A.F1 RA00/D01/SLICE_55
ROUTE         1     0.541     R10C20A.F1 to      R9C20C.D1 RA00/D01/un1_sdiv77_7_i_o3_0
CTOF_DEL    ---     0.452      R9C20C.D1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R11C23C.FCI to     R11C23C.F1 RA00/D01/SLICE_7
ROUTE         1     0.000     R11C23C.F1 to    R11C23C.DI1 RA00/D01/un1_sdiv[21] (to RA00/sclk)
                  --------
                   13.764   (46.2% logic, 53.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.898ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[1]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[22]  (to RA00/sclk +)

   Delay:              13.721ns  (47.4% logic, 52.6% route), 20 logic levels.

 Constraint Details:

     13.721ns physical path delay RA00/D01/SLICE_16 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.898ns

 Physical Path Details:

      Data path RA00/D01/SLICE_16 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C21B.CLK to     R11C21B.Q0 RA00/D01/SLICE_16 (from RA00/sclk)
ROUTE         2     1.187     R11C21B.Q0 to     R10C22A.B0 RA00/D01/sdiv[1]
CTOF_DEL    ---     0.452     R10C22A.B0 to     R10C22A.F0 SLICE_40
ROUTE         1     0.610     R10C22A.F0 to     R10C21C.B1 RA00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C21C.B1 to     R10C21C.F1 RA00/D01/SLICE_77
ROUTE         2     0.862     R10C21C.F1 to     R10C21A.A1 RA00/D01/N_156
CTOF_DEL    ---     0.452     R10C21A.A1 to     R10C21A.F1 RA00/D01/SLICE_78
ROUTE         5     0.618     R10C21A.F1 to     R10C21A.B0 RA00/D01/N_158
CTOF_DEL    ---     0.452     R10C21A.B0 to     R10C21A.F0 RA00/D01/SLICE_78
ROUTE         3     1.750     R10C21A.F0 to      R9C20C.B1 RA00/D01/N_163
CTOF_DEL    ---     0.452      R9C20C.B1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R11C23D.FCI to     R11C23D.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F1 to    R11C23D.DI1 RA00/D01/un1_sdiv[23] (to RA00/sclk)
                  --------
                   13.721   (47.4% logic, 52.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C21B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[3]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[21]  (to RA00/sclk +)

   Delay:              13.716ns  (47.1% logic, 52.9% route), 20 logic levels.

 Constraint Details:

     13.716ns physical path delay RA00/D01/SLICE_15 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.903ns

 Physical Path Details:

      Data path RA00/D01/SLICE_15 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C21C.CLK to     R11C21C.Q0 RA00/D01/SLICE_15 (from RA00/sclk)
ROUTE         2     1.575     R11C21C.Q0 to     R10C21D.D1 RA00/D01/sdiv[3]
CTOF_DEL    ---     0.452     R10C21D.D1 to     R10C21D.F1 RA00/D01/SLICE_96
ROUTE         1     0.269     R10C21D.F1 to     R10C21C.D1 RA00/D01/un1_sdiv77_i_a2_7_7
CTOF_DEL    ---     0.452     R10C21C.D1 to     R10C21C.F1 RA00/D01/SLICE_77
ROUTE         2     0.862     R10C21C.F1 to     R10C21A.A1 RA00/D01/N_156
CTOF_DEL    ---     0.452     R10C21A.A1 to     R10C21A.F1 RA00/D01/SLICE_78
ROUTE         5     0.618     R10C21A.F1 to     R10C21A.B0 RA00/D01/N_158
CTOF_DEL    ---     0.452     R10C21A.B0 to     R10C21A.F0 RA00/D01/SLICE_78
ROUTE         3     1.750     R10C21A.F0 to      R9C20C.B1 RA00/D01/N_163
CTOF_DEL    ---     0.452      R9C20C.B1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R11C23D.FCI to     R11C23D.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F0 to    R11C23D.DI0 RA00/D01/un1_sdiv[22] (to RA00/sclk)
                  --------
                   13.716   (47.1% logic, 52.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C21C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.907ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[21]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[19]  (to RA00/sclk +)

   Delay:              13.712ns  (46.0% logic, 54.0% route), 19 logic levels.

 Constraint Details:

     13.712ns physical path delay RA00/D01/SLICE_6 to RA00/D01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.907ns

 Physical Path Details:

      Data path RA00/D01/SLICE_6 to RA00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C23D.CLK to     R11C23D.Q0 RA00/D01/SLICE_6 (from RA00/sclk)
ROUTE         6     1.592     R11C23D.Q0 to      R9C20A.B0 RA00/D01/sdiv[21]
CTOF_DEL    ---     0.452      R9C20A.B0 to      R9C20A.F0 RA00/D01/SLICE_81
ROUTE         3     0.866      R9C20A.F0 to      R9C21D.A1 RA00/D01/N_146
CTOF_DEL    ---     0.452      R9C21D.A1 to      R9C21D.F1 RA00/D01/SLICE_76
ROUTE         5     1.630      R9C21D.F1 to     R10C20A.A0 RA00/D01/N_150
CTOF_DEL    ---     0.452     R10C20A.A0 to     R10C20A.F0 RA00/D01/SLICE_55
ROUTE         2     0.587     R10C20A.F0 to     R10C20A.A1 RA00/D01/N_25
CTOF_DEL    ---     0.452     R10C20A.A1 to     R10C20A.F1 RA00/D01/SLICE_55
ROUTE         1     0.541     R10C20A.F1 to      R9C20C.D1 RA00/D01/un1_sdiv77_7_i_o3_0
CTOF_DEL    ---     0.452      R9C20C.D1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R11C23C.FCI to     R11C23C.F0 RA00/D01/SLICE_7
ROUTE         1     0.000     R11C23C.F0 to    R11C23C.DI0 RA00/D01/un1_sdiv[20] (to RA00/sclk)
                  --------
                   13.712   (46.0% logic, 54.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23C.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[22]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[22]  (to RA00/sclk +)

   Delay:              13.677ns  (47.6% logic, 52.4% route), 20 logic levels.

 Constraint Details:

     13.677ns physical path delay RA00/D01/SLICE_6 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.942ns

 Physical Path Details:

      Data path RA00/D01/SLICE_6 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C23D.CLK to     R11C23D.Q1 RA00/D01/SLICE_6 (from RA00/sclk)
ROUTE         6     1.359     R11C23D.Q1 to      R9C20A.A0 RA00/D01/sdiv[22]
CTOF_DEL    ---     0.452      R9C20A.A0 to      R9C20A.F0 RA00/D01/SLICE_81
ROUTE         3     0.866      R9C20A.F0 to      R9C21D.A1 RA00/D01/N_146
CTOF_DEL    ---     0.452      R9C21D.A1 to      R9C21D.F1 RA00/D01/SLICE_76
ROUTE         5     1.630      R9C21D.F1 to     R10C20A.A0 RA00/D01/N_150
CTOF_DEL    ---     0.452     R10C20A.A0 to     R10C20A.F0 RA00/D01/SLICE_55
ROUTE         2     0.587     R10C20A.F0 to     R10C20A.A1 RA00/D01/N_25
CTOF_DEL    ---     0.452     R10C20A.A1 to     R10C20A.F1 RA00/D01/SLICE_55
ROUTE         1     0.541     R10C20A.F1 to      R9C20C.D1 RA00/D01/un1_sdiv77_7_i_o3_0
CTOF_DEL    ---     0.452      R9C20C.D1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R11C23D.FCI to     R11C23D.F1 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F1 to    R11C23D.DI1 RA00/D01/un1_sdiv[23] (to RA00/sclk)
                  --------
                   13.677   (47.6% logic, 52.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.950ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[1]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[21]  (to RA00/sclk +)

   Delay:              13.669ns  (47.2% logic, 52.8% route), 20 logic levels.

 Constraint Details:

     13.669ns physical path delay RA00/D01/SLICE_16 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.950ns

 Physical Path Details:

      Data path RA00/D01/SLICE_16 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C21B.CLK to     R11C21B.Q0 RA00/D01/SLICE_16 (from RA00/sclk)
ROUTE         2     1.187     R11C21B.Q0 to     R10C22A.B0 RA00/D01/sdiv[1]
CTOF_DEL    ---     0.452     R10C22A.B0 to     R10C22A.F0 SLICE_40
ROUTE         1     0.610     R10C22A.F0 to     R10C21C.B1 RA00/D01/un1_sdiv77_i_a2_7_6
CTOF_DEL    ---     0.452     R10C21C.B1 to     R10C21C.F1 RA00/D01/SLICE_77
ROUTE         2     0.862     R10C21C.F1 to     R10C21A.A1 RA00/D01/N_156
CTOF_DEL    ---     0.452     R10C21A.A1 to     R10C21A.F1 RA00/D01/SLICE_78
ROUTE         5     0.618     R10C21A.F1 to     R10C21A.B0 RA00/D01/N_158
CTOF_DEL    ---     0.452     R10C21A.B0 to     R10C21A.F0 RA00/D01/SLICE_78
ROUTE         3     1.750     R10C21A.F0 to      R9C20C.B1 RA00/D01/N_163
CTOF_DEL    ---     0.452      R9C20C.B1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R11C23D.FCI to     R11C23D.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F0 to    R11C23D.DI0 RA00/D01/un1_sdiv[22] (to RA00/sclk)
                  --------
                   13.669   (47.2% logic, 52.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C21B.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.994ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[22]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[21]  (to RA00/sclk +)

   Delay:              13.625ns  (47.4% logic, 52.6% route), 20 logic levels.

 Constraint Details:

     13.625ns physical path delay RA00/D01/SLICE_6 to RA00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.994ns

 Physical Path Details:

      Data path RA00/D01/SLICE_6 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C23D.CLK to     R11C23D.Q1 RA00/D01/SLICE_6 (from RA00/sclk)
ROUTE         6     1.359     R11C23D.Q1 to      R9C20A.A0 RA00/D01/sdiv[22]
CTOF_DEL    ---     0.452      R9C20A.A0 to      R9C20A.F0 RA00/D01/SLICE_81
ROUTE         3     0.866      R9C20A.F0 to      R9C21D.A1 RA00/D01/N_146
CTOF_DEL    ---     0.452      R9C21D.A1 to      R9C21D.F1 RA00/D01/SLICE_76
ROUTE         5     1.630      R9C21D.F1 to     R10C20A.A0 RA00/D01/N_150
CTOF_DEL    ---     0.452     R10C20A.A0 to     R10C20A.F0 RA00/D01/SLICE_55
ROUTE         2     0.587     R10C20A.F0 to     R10C20A.A1 RA00/D01/N_25
CTOF_DEL    ---     0.452     R10C20A.A1 to     R10C20A.F1 RA00/D01/SLICE_55
ROUTE         1     0.541     R10C20A.F1 to      R9C20C.D1 RA00/D01/un1_sdiv77_7_i_o3_0
CTOF_DEL    ---     0.452      R9C20C.D1 to      R9C20C.F1 RA00/D01/SLICE_70
ROUTE         2     0.392      R9C20C.F1 to      R9C20C.C0 RA00/D01/N_120
CTOF_DEL    ---     0.452      R9C20C.C0 to      R9C20C.F0 RA00/D01/SLICE_70
ROUTE         1     0.541      R9C20C.F0 to      R9C21B.D0 RA00/D01/N_130
CTOF_DEL    ---     0.452      R9C21B.D0 to      R9C21B.F0 RA00/D01/SLICE_68
ROUTE         1     1.254      R9C21B.F0 to     R11C21A.B0 RA00/D01/N_10
C0TOFCO_DE  ---     0.905     R11C21A.B0 to    R11C21A.FCO RA00/D01/SLICE_17
ROUTE         1     0.000    R11C21A.FCO to    R11C21B.FCI RA00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R11C21B.FCI to    R11C21B.FCO RA00/D01/SLICE_16
ROUTE         1     0.000    R11C21B.FCO to    R11C21C.FCI RA00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R11C21C.FCI to    R11C21C.FCO RA00/D01/SLICE_15
ROUTE         1     0.000    R11C21C.FCO to    R11C21D.FCI RA00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R11C21D.FCI to    R11C21D.FCO RA00/D01/SLICE_14
ROUTE         1     0.000    R11C21D.FCO to    R11C22A.FCI RA00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R11C22A.FCI to    R11C22A.FCO RA00/D01/SLICE_13
ROUTE         1     0.000    R11C22A.FCO to    R11C22B.FCI RA00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R11C22B.FCI to    R11C22B.FCO RA00/D01/SLICE_12
ROUTE         1     0.000    R11C22B.FCO to    R11C22C.FCI RA00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R11C22C.FCI to    R11C22C.FCO RA00/D01/SLICE_11
ROUTE         1     0.000    R11C22C.FCO to    R11C22D.FCI RA00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R11C22D.FCI to    R11C22D.FCO RA00/D01/SLICE_10
ROUTE         1     0.000    R11C22D.FCO to    R11C23A.FCI RA00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R11C23A.FCI to    R11C23A.FCO RA00/D01/SLICE_9
ROUTE         1     0.000    R11C23A.FCO to    R11C23B.FCI RA00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R11C23B.FCI to    R11C23B.FCO RA00/D01/SLICE_8
ROUTE         1     0.000    R11C23B.FCO to    R11C23C.FCI RA00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R11C23C.FCI to    R11C23C.FCO RA00/D01/SLICE_7
ROUTE         1     0.000    R11C23C.FCO to    R11C23D.FCI RA00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R11C23D.FCI to     R11C23D.F0 RA00/D01/SLICE_6
ROUTE         1     0.000     R11C23D.F0 to    R11C23D.DI0 RA00/D01/un1_sdiv[22] (to RA00/sclk)
                  --------
                   13.625   (47.4% logic, 52.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R11C23D.CLK RA00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   71.124MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   71.124 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/D01/SLICE_36.Q0   Loads: 35
   No transfer within this clock domain is found

Clock Domain: RA00/sclk   Source: RA00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4507 paths, 1 nets, and 550 connections (67.16% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Wed Oct 09 09:10:33 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o stack00_stack0.twr -gui stack00_stack0.ncd stack00_stack0.prf 
Design file:     stack00_stack0.ncd
Preference file: stack00_stack0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[6]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[6]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_14 to RA00/D01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_14 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21D.CLK to     R11C21D.Q1 RA00/D01/SLICE_14 (from RA00/sclk)
ROUTE         2     0.132     R11C21D.Q1 to     R11C21D.A1 RA00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R11C21D.A1 to     R11C21D.F1 RA00/D01/SLICE_14
ROUTE         1     0.000     R11C21D.F1 to    R11C21D.DI1 RA00/D01/un1_sdiv[7] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[7]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[7]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_13 to RA00/D01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_13 to RA00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22A.CLK to     R11C22A.Q0 RA00/D01/SLICE_13 (from RA00/sclk)
ROUTE         2     0.132     R11C22A.Q0 to     R11C22A.A0 RA00/D01/sdiv[7]
CTOF_DEL    ---     0.101     R11C22A.A0 to     R11C22A.F0 RA00/D01/SLICE_13
ROUTE         1     0.000     R11C22A.F0 to    R11C22A.DI0 RA00/D01/un1_sdiv[8] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[9]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[9]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_12 to RA00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_12 to RA00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22B.CLK to     R11C22B.Q0 RA00/D01/SLICE_12 (from RA00/sclk)
ROUTE         2     0.132     R11C22B.Q0 to     R11C22B.A0 RA00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R11C22B.A0 to     R11C22B.F0 RA00/D01/SLICE_12
ROUTE         1     0.000     R11C22B.F0 to    R11C22B.DI0 RA00/D01/un1_sdiv[10] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[14]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[14]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_10 to RA00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_10 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22D.CLK to     R11C22D.Q1 RA00/D01/SLICE_10 (from RA00/sclk)
ROUTE         7     0.132     R11C22D.Q1 to     R11C22D.A1 RA00/D01/sdiv[14]
CTOF_DEL    ---     0.101     R11C22D.A1 to     R11C22D.F1 RA00/D01/SLICE_10
ROUTE         1     0.000     R11C22D.F1 to    R11C22D.DI1 RA00/D01/un1_sdiv[15] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[0]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[0]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_17 to RA00/D01/SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_17 to RA00/D01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21A.CLK to     R11C21A.Q1 RA00/D01/SLICE_17 (from RA00/sclk)
ROUTE         2     0.132     R11C21A.Q1 to     R11C21A.A1 RA00/D01/sdiv[0]
CTOF_DEL    ---     0.101     R11C21A.A1 to     R11C21A.F1 RA00/D01/SLICE_17
ROUTE         1     0.000     R11C21A.F1 to    R11C21A.DI1 RA00/D01/un1_sdiv[1] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[13]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[13]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_10 to RA00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_10 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22D.CLK to     R11C22D.Q0 RA00/D01/SLICE_10 (from RA00/sclk)
ROUTE         3     0.132     R11C22D.Q0 to     R11C22D.A0 RA00/D01/sdiv[13]
CTOF_DEL    ---     0.101     R11C22D.A0 to     R11C22D.F0 RA00/D01/SLICE_10
ROUTE         1     0.000     R11C22D.F0 to    R11C22D.DI0 RA00/D01/un1_sdiv[14] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C22D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[1]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[1]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_16 to RA00/D01/SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_16 to RA00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21B.CLK to     R11C21B.Q0 RA00/D01/SLICE_16 (from RA00/sclk)
ROUTE         2     0.132     R11C21B.Q0 to     R11C21B.A0 RA00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R11C21B.A0 to     R11C21B.F0 RA00/D01/SLICE_16
ROUTE         1     0.000     R11C21B.F0 to    R11C21B.DI0 RA00/D01/un1_sdiv[2] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21B.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/oscout  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/oscout  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_36 to RA00/D01/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_36 to RA00/D01/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 RA00/D01/SLICE_36 (from RA00/sclk)
ROUTE        35     0.132      R2C19D.Q0 to      R2C19D.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19D.A0 to      R2C19D.F0 RA00/D01/SLICE_36
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 RA00/D01/oscout_0 (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to     R2C19D.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[4]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[4]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_15 to RA00/D01/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_15 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C21C.CLK to     R11C21C.Q1 RA00/D01/SLICE_15 (from RA00/sclk)
ROUTE         2     0.132     R11C21C.Q1 to     R11C21C.A1 RA00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R11C21C.A1 to     R11C21C.F1 RA00/D01/SLICE_15
ROUTE         1     0.000     R11C21C.F1 to    R11C21C.DI1 RA00/D01/un1_sdiv[5] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C21C.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RA00/D01/sdiv[16]  (from RA00/sclk +)
   Destination:    FF         Data in        RA00/D01/sdiv[16]  (to RA00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RA00/D01/SLICE_9 to RA00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RA00/D01/SLICE_9 to RA00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q1 RA00/D01/SLICE_9 (from RA00/sclk)
ROUTE         6     0.132     R11C23A.Q1 to     R11C23A.A1 RA00/D01/sdiv[16]
CTOF_DEL    ---     0.101     R11C23A.A1 to     R11C23A.F1 RA00/D01/SLICE_9
ROUTE         1     0.000     R11C23A.F1 to    R11C23A.DI1 RA00/D01/un1_sdiv[17] (to RA00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C23A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RA00/D00/OSCinst0 to RA00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R11C23A.CLK RA00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RA00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RA00/D01/SLICE_36.Q0   Loads: 35
   No transfer within this clock domain is found

Clock Domain: RA00/sclk   Source: RA00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RA00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4507 paths, 1 nets, and 550 connections (67.16% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

