/*
 * Tang Bin 	<tangb@myzr.com.cn>
 *
 * Homepage:	http://www.myzr.com.cn/
 * Document:	http://wiki.myzr.com.cn/
 * Forum:		http://bbs.myzr.com.cn/
 * E-mail:		service@myzr.com.cn
 * Lable:		I.MX6DQSDL DDR3 Script Aid V0.11
 */

#define __ASSEMBLY__
#include <config.h>
#include "myimx6a9-ddr3-ctrl.h"

#if defined(CONFIG_MYIMX6CB200)
#include "myimx6cb200-ddr-cali.h"
#elif defined(CONFIG_MYIMX6CB314)
#include "myimx6cb314-ddr-cali.h"
#else
#error MYZR: Core board is not set
#endif

IMAGE_VERSION 2

BOOT_FROM		spi

#ifdef CONFIG_SECURE_BOOT
CSF CONFIG_CSF_SIZE
#endif

DATA 4 0x020c4068 0xffffffff
DATA 4 0x020c406c 0xffffffff
DATA 4 0x020c4070 0xffffffff
DATA 4 0x020c4074 0xffffffff
DATA 4 0x020c4078 0xffffffff
DATA 4 0x020c407c 0xffffffff
DATA 4 0x020c4080 0xffffffff
DATA 4 0x020c4084 0xffffffff

DATA 4 0x020e0774 0x000C0000
DATA 4 0x020e0754 0x00000000
DATA 4 0x020e04ac 0x00000028
DATA 4 0x020e04b0 0x00000028
DATA 4 0x020e0464 0x00000028
DATA 4 0x020e0490 0x00000028
DATA 4 0x020e074c 0x00000028
DATA 4 0x020e0494 0x00000028
DATA 4 0x020e04a0 0x00000000
DATA 4 0x020e04b4 0x00000028
DATA 4 0x020e04b8 0x00000028
DATA 4 0x020e076c 0x00000028
DATA 4 0x020e0750 0x00020000
DATA 4 0x020e04bc 0x00000028
DATA 4 0x020e04c0 0x00000028
DATA 4 0x020e04c4 0x00000028
DATA 4 0x020e04c8 0x00000028
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x020e04cc 0x00000028
DATA 4 0x020e04d0 0x00000028
DATA 4 0x020e04d4 0x00000028
DATA 4 0x020e04d8 0x00000028
#endif
DATA 4 0x020e0760 0x00020000
DATA 4 0x020e0764 0x00000028
DATA 4 0x020e0770 0x00000028
DATA 4 0x020e0778 0x00000028
DATA 4 0x020e077c 0x00000028
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x020e0780 0x00000028
DATA 4 0x020e0784 0x00000028
DATA 4 0x020e078c 0x00000028
DATA 4 0x020e0748 0x00000028
#endif
DATA 4 0x020e0470 0x00000028
DATA 4 0x020e0474 0x00000028
DATA 4 0x020e0478 0x00000028
DATA 4 0x020e047c 0x00000028
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x020e0480 0x00000028
DATA 4 0x020e0484 0x00000028
DATA 4 0x020e0488 0x00000028
DATA 4 0x020e048c 0x00000028
#endif
DATA 4 0x021b001c 0x00008000
DATA 4 0x021b0800 0xA1390003
DATA 4 0x021b080c MMDC_MPWLDECTRL0_CH0
DATA 4 0x021b0810 MMDC_MPWLDECTRL1_CH0
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b480c MMDC_MPWLDECTRL0_CH1
DATA 4 0x021b4810 MMDC_MPWLDECTRL1_CH1
#endif
DATA 4 0x021b083c MMDC_MPDGCTRL0_PHY0
DATA 4 0x021b0840 MMDC_MPDGCTRL1_PHY0
DATA 4 0x021b483c MMDC_MPDGCTRL0_PHY1
DATA 4 0x021b4840 MMDC_MPDGCTRL1_PHY1
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b0848 MMDC_MPRDDLCTL_PHY0
DATA 4 0x021b4848 MMDC_MPRDDLCTL_PHY1
DATA 4 0x021b0850 MMDC_MPWRDLCTL_PHY0
DATA 4 0x021b4850 MMDC_MPWRDLCTL_PHY1
#endif
DATA 4 0x021b081c 0x33333333
DATA 4 0x021b0820 0x33333333
DATA 4 0x021b0824 0x33333333
DATA 4 0x021b0828 0x33333333
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b481c 0x33333333
DATA 4 0x021b4820 0x33333333
DATA 4 0x021b4824 0x33333333
DATA 4 0x021b4828 0x33333333
#endif
DATA 4 0x021b08b8 0x00000800
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b48b8 0x00000800
#endif
DATA 4 0x021b0004 0x0002002D
DATA 4 0x021b0008 0x1B333040
DATA 4 0x021b000c MMDC0_MDCFG0_VAL
DATA 4 0x021b0010 0xB66D8B63
DATA 4 0x021b0014 0x01FF00DB
DATA 4 0x021b0018 0x00011740
DATA 4 0x021b001c 0x00008000
DATA 4 0x021b002c 0x000026D2
DATA 4 0x021b0030 MMDC0_MDOR_VAL
DATA 4 0x021b0040 CH0_CS0_END_VAL
DATA 4 0x021b0000 MMDC0_MDCTL_VAL
DATA 4 0x021b001c 0x02008032
DATA 4 0x021b001c 0x00008033
DATA 4 0x021b001c 0x00048031
DATA 4 0x021b001c 0x15208030
DATA 4 0x021b001c 0x04008040
DATA 4 0x021b0020 0x00007800
DATA 4 0x021b0818 0x00022227
#if !(CONFIG_DDR_MB == 512)
DATA 4 0x021b4818 0x00022227
#endif
DATA 4 0x021b0004 0x0002556D
DATA 4 0x021b0404 0x00011006
DATA 4 0x021b001c 0x00000000

/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFC000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0x00FFF300
DATA 4 0x020c407c 0x0F0000C3
DATA 4 0x020c4080 0x000003FF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4 0x020e0018 0x007F007F
DATA 4 0x020e001c 0x007F007F
