

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Sun Jun 20 23:10:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sha256
* Solution:       optimize_4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  154|  154|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- convert_to_words   |       16|       16|         1|          1|          1|    16|       yes|
        |- create_schedule    |       48|       48|         2|          1|          1|    48|       yes|
        |- compression        |       65|       65|         2|          1|          1|    64|       yes|
        |- convert_endianess  |       16|       16|         4|          4|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1162|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        9|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      242|    -|
|Register             |        -|     -|      416|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        9|     0|      416|     1404|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |k_U    |k      |        1|  0|   0|    0|    64|   32|     1|         2048|
    |m_U    |m      |        8|  0|   0|    0|    64|   32|     1|         2048|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |        9|  0|   0|    0|   128|   64|     2|         4096|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |a_2_fu_1005_p2           |         +|   0|  0|   32|          32|          32|
    |add_ln20_fu_452_p2       |         +|   0|  0|   12|           5|           1|
    |add_ln23_fu_475_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln24_1_fu_496_p2     |         +|   0|  0|   13|           6|           4|
    |add_ln24_2_fu_507_p2     |         +|   0|  0|   13|           6|           5|
    |add_ln24_3_fu_518_p2     |         +|   0|  0|   13|           6|           6|
    |add_ln24_4_fu_674_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln24_5_fu_680_p2     |         +|   0|  0|   39|          32|          32|
    |add_ln24_6_fu_686_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln24_fu_485_p2       |         +|   0|  0|   13|           6|           3|
    |add_ln37_fu_693_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln38_1_fu_873_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln38_2_fu_879_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln38_fu_867_p2       |         +|   0|  0|   32|          32|          32|
    |add_ln47_fu_999_p2       |         +|   0|  0|   32|          32|          32|
    |add_ln52_fu_1016_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln66_fu_1021_p2      |         +|   0|  0|   10|           3|           1|
    |add_ln72_fu_1118_p2      |         +|   0|  0|   12|           5|           5|
    |e_fu_993_p2              |         +|   0|  0|   39|          32|          32|
    |t1_fu_885_p2             |         +|   0|  0|   32|          32|          32|
    |sub_ln67_fu_1045_p2      |         -|   0|  0|   12|           5|           5|
    |and_ln38_1_fu_855_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln38_fu_843_p2       |       and|   0|  0|   32|          32|          32|
    |and_ln39_1_fu_981_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln39_fu_975_p2       |       and|   0|  0|   32|          32|          32|
    |icmp_ln20_fu_458_p2      |      icmp|   0|  0|   10|           5|           6|
    |icmp_ln23_fu_469_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln37_fu_699_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln66_fu_1027_p2     |      icmp|   0|  0|    9|           3|           4|
    |lshr_ln67_fu_1055_p2     |      lshr|   0|  0|  100|          32|          32|
    |ap_enable_pp1            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|    2|           2|           1|
    |xor_ln24_1_fu_598_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_2_fu_662_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_3_fu_668_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_fu_592_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_1_fu_837_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_2_fu_849_p2     |       xor|   0|  0|   32|          32|           2|
    |xor_ln38_3_fu_861_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_fu_831_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_1_fu_963_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_2_fu_969_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_3_fu_987_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_fu_957_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln68_fu_1064_p2      |       xor|   0|  0|    4|           3|           4|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1162|         981|         933|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_3_reg_418                   |   9|          2|   32|         64|
    |ap_NS_fsm                     |  65|         13|    1|         13|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_399_p4  |   9|          2|    7|         14|
    |hash_address0                 |  26|          5|    5|         25|
    |hash_address1                 |  26|          5|    5|         25|
    |hash_d1                       |  14|          3|    8|         24|
    |i_1_reg_395                   |   9|          2|    7|         14|
    |i_2_reg_407                   |   9|          2|    7|         14|
    |i_reg_384                     |   9|          2|    5|         10|
    |m_address0                    |  20|          4|    6|         24|
    |m_d0                          |  14|          3|   32|         96|
    |r_reg_428                     |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 242|         50|  120|        334|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_3_reg_418              |  32|   0|   32|          0|
    |a_reg_1230               |  32|   0|   32|          0|
    |add_ln23_reg_1162        |   7|   0|    7|          0|
    |add_ln52_reg_1260        |  32|   0|   32|          0|
    |add_ln66_reg_1265        |   3|   0|    3|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |c_fu_202                 |  32|   0|   32|          0|
    |d_1_fu_198               |  32|   0|   32|          0|
    |d_fu_194                 |  32|   0|   32|          0|
    |f_fu_190                 |  32|   0|   32|          0|
    |g_fu_186                 |  32|   0|   32|          0|
    |h_1_fu_182               |  32|   0|   32|          0|
    |h_fu_178                 |  32|   0|   32|          0|
    |i_1_reg_395              |   7|   0|    7|          0|
    |i_2_reg_407              |   7|   0|    7|          0|
    |i_reg_384                |   5|   0|    5|          0|
    |icmp_ln23_reg_1158       |   1|   0|    1|          0|
    |icmp_ln37_reg_1241       |   1|   0|    1|          0|
    |or_ln22_1_reg_1145       |  32|   0|   32|          0|
    |or_ln3_reg_1284          |   3|   0|    4|          1|
    |r_reg_428                |   3|   0|    3|          0|
    |trunc_ln67_1_reg_1273    |   8|   0|    8|          0|
    |xor_ln68_reg_1278        |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 416|   0|  417|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|stateREG_i         |   in|   32|     ap_ovld|      stateREG|       pointer|
|stateREG_o         |  out|   32|     ap_ovld|      stateREG|       pointer|
|stateREG_o_ap_vld  |  out|    1|     ap_ovld|      stateREG|       pointer|
|data               |   in|    8|     ap_none|          data|       pointer|
|hash_address0      |  out|    5|   ap_memory|          hash|         array|
|hash_ce0           |  out|    1|   ap_memory|          hash|         array|
|hash_we0           |  out|    1|   ap_memory|          hash|         array|
|hash_d0            |  out|    8|   ap_memory|          hash|         array|
|hash_address1      |  out|    5|   ap_memory|          hash|         array|
|hash_ce1           |  out|    1|   ap_memory|          hash|         array|
|hash_we1           |  out|    1|   ap_memory|          hash|         array|
|hash_d1            |  out|    8|   ap_memory|          hash|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
  Pipeline-3 : II = 4, D = 4, States = { 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stateREG"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateREG, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hash, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hash"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%m = alloca i64 1" [sha256.cpp:18]   --->   Operation 22 'alloca' 'm' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %data" [sha256.cpp:22]   --->   Operation 23 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln22_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_read, i8 %data_read, i8 %data_read, i8 %data_read" [sha256.cpp:22]   --->   Operation 24 'bitconcatenate' 'or_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%br_ln20 = br void" [sha256.cpp:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln20, void %.split6, i5 0, void" [sha256.cpp:20]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.82ns)   --->   "%add_ln20 = add i5 %i, i5 1" [sha256.cpp:20]   --->   Operation 27 'add' 'add_ln20' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln20 = icmp_eq  i5 %i, i5 16" [sha256.cpp:20]   --->   Operation 28 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split6, void %.lr.ph.preheader" [sha256.cpp:20]   --->   Operation 30 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %i" [sha256.cpp:20]   --->   Operation 31 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sha256.cpp:18]   --->   Operation 32 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sha256.cpp:18]   --->   Operation 33 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i32 %m, i64 0, i64 %zext_ln20" [sha256.cpp:22]   --->   Operation 34 'getelementptr' 'm_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln22 = store i32 %or_ln22_1, i6 %m_addr" [sha256.cpp:22]   --->   Operation 35 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.46>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%br_ln23 = br void %.lr.ph" [sha256.cpp:23]   --->   Operation 37 'br' 'br_ln23' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln23, void %.split4, i7 16, void %.lr.ph.preheader" [sha256.cpp:23]   --->   Operation 38 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.71ns)   --->   "%icmp_ln23 = icmp_eq  i7 %i_1, i7 64" [sha256.cpp:23]   --->   Operation 39 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 40 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split4, void %._crit_edge" [sha256.cpp:23]   --->   Operation 41 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.85ns)   --->   "%add_ln23 = add i7 %i_1, i7 1" [sha256.cpp:23]   --->   Operation 42 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i7 %i_1" [sha256.cpp:23]   --->   Operation 43 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.84ns)   --->   "%add_ln24 = add i6 %trunc_ln23, i6 62" [sha256.cpp:24]   --->   Operation 44 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24" [sha256.cpp:24]   --->   Operation 45 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr i32 %m, i64 0, i64 %zext_ln24" [sha256.cpp:24]   --->   Operation 46 'getelementptr' 'm_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (1.29ns)   --->   "%m_load = load i6 %m_addr_1" [sha256.cpp:24]   --->   Operation 47 'load' 'm_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 48 [1/1] (0.84ns)   --->   "%add_ln24_1 = add i6 %trunc_ln23, i6 57" [sha256.cpp:24]   --->   Operation 48 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %add_ln24_1" [sha256.cpp:24]   --->   Operation 49 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr i32 %m, i64 0, i64 %zext_ln24_1" [sha256.cpp:24]   --->   Operation 50 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (1.29ns)   --->   "%m_load_1 = load i6 %m_addr_2" [sha256.cpp:24]   --->   Operation 51 'load' 'm_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 52 [1/1] (0.84ns)   --->   "%add_ln24_2 = add i6 %trunc_ln23, i6 49" [sha256.cpp:24]   --->   Operation 52 'add' 'add_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i6 %add_ln24_2" [sha256.cpp:24]   --->   Operation 53 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr i32 %m, i64 0, i64 %zext_ln24_2" [sha256.cpp:24]   --->   Operation 54 'getelementptr' 'm_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (1.29ns)   --->   "%m_load_2 = load i6 %m_addr_3" [sha256.cpp:24]   --->   Operation 55 'load' 'm_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln24_3 = add i6 %trunc_ln23, i6 48" [sha256.cpp:24]   --->   Operation 56 'add' 'add_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i6 %add_ln24_3" [sha256.cpp:24]   --->   Operation 57 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr i32 %m, i64 0, i64 %zext_ln24_3" [sha256.cpp:24]   --->   Operation 58 'getelementptr' 'm_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.29ns)   --->   "%m_load_3 = load i6 %m_addr_4" [sha256.cpp:24]   --->   Operation 59 'load' 'm_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %i_1" [sha256.cpp:23]   --->   Operation 60 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sha256.cpp:18]   --->   Operation 61 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sha256.cpp:18]   --->   Operation 62 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (1.29ns)   --->   "%m_load = load i6 %m_addr_1" [sha256.cpp:24]   --->   Operation 63 'load' 'm_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_load, i32 17, i32 31" [sha256.cpp:24]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24 = trunc i32 %m_load" [sha256.cpp:24]   --->   Operation 65 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln24, i15 %lshr_ln" [sha256.cpp:24]   --->   Operation 66 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_load, i32 19, i32 31" [sha256.cpp:24]   --->   Operation 67 'partselect' 'lshr_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24_1 = trunc i32 %m_load" [sha256.cpp:24]   --->   Operation 68 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln24_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln24_1, i13 %lshr_ln24_1" [sha256.cpp:24]   --->   Operation 69 'bitconcatenate' 'or_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_load, i32 10, i32 31" [sha256.cpp:24]   --->   Operation 70 'partselect' 'lshr_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%zext_ln24_4 = zext i22 %lshr_ln24_2" [sha256.cpp:24]   --->   Operation 71 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24 = xor i32 %zext_ln24_4, i32 %or_ln24_1" [sha256.cpp:24]   --->   Operation 72 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24_1 = xor i32 %xor_ln24, i32 %or_ln" [sha256.cpp:24]   --->   Operation 73 'xor' 'xor_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/2] (1.29ns)   --->   "%m_load_1 = load i6 %m_addr_2" [sha256.cpp:24]   --->   Operation 74 'load' 'm_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 75 [1/2] (1.29ns)   --->   "%m_load_2 = load i6 %m_addr_3" [sha256.cpp:24]   --->   Operation 75 'load' 'm_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_load_2, i32 7, i32 31" [sha256.cpp:24]   --->   Operation 76 'partselect' 'lshr_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24_2 = trunc i32 %m_load_2" [sha256.cpp:24]   --->   Operation 77 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln24_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln24_2, i25 %lshr_ln24_3" [sha256.cpp:24]   --->   Operation 78 'bitconcatenate' 'or_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_load_2, i32 18, i32 31" [sha256.cpp:24]   --->   Operation 79 'partselect' 'lshr_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24_3 = trunc i32 %m_load_2" [sha256.cpp:24]   --->   Operation 80 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln24_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln24_3, i14 %lshr_ln24_4" [sha256.cpp:24]   --->   Operation 81 'bitconcatenate' 'or_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_load_2, i32 3, i32 31" [sha256.cpp:24]   --->   Operation 82 'partselect' 'lshr_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%zext_ln24_5 = zext i29 %lshr_ln24_5" [sha256.cpp:24]   --->   Operation 83 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24_2 = xor i32 %zext_ln24_5, i32 %or_ln24_3" [sha256.cpp:24]   --->   Operation 84 'xor' 'xor_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24_3 = xor i32 %xor_ln24_2, i32 %or_ln24_2" [sha256.cpp:24]   --->   Operation 85 'xor' 'xor_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (1.29ns)   --->   "%m_load_3 = load i6 %m_addr_4" [sha256.cpp:24]   --->   Operation 86 'load' 'm_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_4 = add i32 %m_load_1, i32 %m_load_3" [sha256.cpp:24]   --->   Operation 87 'add' 'add_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 88 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln24_5 = add i32 %xor_ln24_1, i32 %xor_ln24_3" [sha256.cpp:24]   --->   Operation 88 'add' 'add_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln24_6 = add i32 %add_ln24_5, i32 %add_ln24_4" [sha256.cpp:24]   --->   Operation 89 'add' 'add_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr i32 %m, i64 0, i64 %zext_ln23" [sha256.cpp:24]   --->   Operation 90 'getelementptr' 'm_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln24 = store i32 %add_ln24_6, i6 %m_addr_5" [sha256.cpp:24]   --->   Operation 91 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.46>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 93 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 94 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%g = alloca i32 1"   --->   Operation 95 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 96 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 97 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 98 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 99 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%a = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %stateREG" [sha256.cpp:27]   --->   Operation 100 'read' 'a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.46ns)   --->   "%br_ln37 = br void" [sha256.cpp:37]   --->   Operation 101 'br' 'br_ln37' <Predicate = true> <Delay = 0.46>

State 7 <SV = 5> <Delay = 1.29>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln37, void %.split2, i7 0, void %._crit_edge" [sha256.cpp:37]   --->   Operation 102 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.85ns)   --->   "%add_ln37 = add i7 %i_2, i7 1" [sha256.cpp:37]   --->   Operation 103 'add' 'add_ln37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp_eq  i7 %i_2, i7 64" [sha256.cpp:37]   --->   Operation 104 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split2, void" [sha256.cpp:37]   --->   Operation 105 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %i_2" [sha256.cpp:37]   --->   Operation 106 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%k_addr = getelementptr i32 %k, i64 0, i64 %zext_ln37" [sha256.cpp:38]   --->   Operation 107 'getelementptr' 'k_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (1.29ns)   --->   "%k_load = load i6 %k_addr" [sha256.cpp:38]   --->   Operation 108 'load' 'k_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr i32 %m, i64 0, i64 %zext_ln37" [sha256.cpp:38]   --->   Operation 109 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.29ns)   --->   "%m_load_4 = load i6 %m_addr_6" [sha256.cpp:38]   --->   Operation 110 'load' 'm_load_4' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 3.34>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%a_3 = phi i32 %a_2, void %.split2, i32 %a, void %._crit_edge"   --->   Operation 111 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%h_load = load i32 %h" [sha256.cpp:38]   --->   Operation 112 'load' 'h_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%h_1_load = load i32 %h_1" [sha256.cpp:38]   --->   Operation 113 'load' 'h_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%g_load = load i32 %g" [sha256.cpp:38]   --->   Operation 114 'load' 'g_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%f_load = load i32 %f"   --->   Operation 115 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%d_load = load i32 %d" [sha256.cpp:43]   --->   Operation 116 'load' 'd_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%d_1_load = load i32 %d_1" [sha256.cpp:39]   --->   Operation 117 'load' 'd_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%c_load = load i32 %c" [sha256.cpp:39]   --->   Operation 118 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 119 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %a_3, i32 %c" [sha256.cpp:37]   --->   Operation 120 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %c_load, i32 %d_1" [sha256.cpp:37]   --->   Operation 121 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %d_1_load, i32 %d" [sha256.cpp:37]   --->   Operation 122 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %f_load, i32 %g" [sha256.cpp:37]   --->   Operation 123 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %g_load, i32 %h_1" [sha256.cpp:37]   --->   Operation 124 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %h_1_load, i32 %h" [sha256.cpp:37]   --->   Operation 125 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%f_load_1 = load i32 %f" [sha256.cpp:38]   --->   Operation 126 'load' 'f_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sha256.cpp:18]   --->   Operation 127 'specpipeline' 'specpipeline_ln18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sha256.cpp:18]   --->   Operation 128 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %f_load_1, i32 6, i32 31" [sha256.cpp:38]   --->   Operation 129 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln38 = trunc i32 %f_load_1" [sha256.cpp:38]   --->   Operation 130 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln38, i26 %lshr_ln1" [sha256.cpp:38]   --->   Operation 131 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln38_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %f_load_1, i32 11, i32 31" [sha256.cpp:38]   --->   Operation 132 'partselect' 'lshr_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln38_1 = trunc i32 %f_load_1" [sha256.cpp:38]   --->   Operation 133 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln38_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln38_1, i21 %lshr_ln38_1" [sha256.cpp:38]   --->   Operation 134 'bitconcatenate' 'or_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln38_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %f_load_1, i32 25, i32 31" [sha256.cpp:38]   --->   Operation 135 'partselect' 'lshr_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln38_2 = trunc i32 %f_load_1" [sha256.cpp:38]   --->   Operation 136 'trunc' 'trunc_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln38_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln38_2, i7 %lshr_ln38_2" [sha256.cpp:38]   --->   Operation 137 'bitconcatenate' 'or_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%xor_ln38 = xor i32 %or_ln1, i32 %or_ln38_1" [sha256.cpp:38]   --->   Operation 138 'xor' 'xor_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln38_1 = xor i32 %xor_ln38, i32 %or_ln38_2" [sha256.cpp:38]   --->   Operation 139 'xor' 'xor_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_3)   --->   "%and_ln38 = and i32 %g_load, i32 %f_load_1" [sha256.cpp:38]   --->   Operation 140 'and' 'and_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_3)   --->   "%xor_ln38_2 = xor i32 %f_load_1, i32 4294967295" [sha256.cpp:38]   --->   Operation 141 'xor' 'xor_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_3)   --->   "%and_ln38_1 = and i32 %h_1_load, i32 %xor_ln38_2" [sha256.cpp:38]   --->   Operation 142 'and' 'and_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln38_3 = xor i32 %and_ln38_1, i32 %and_ln38" [sha256.cpp:38]   --->   Operation 143 'xor' 'xor_ln38_3' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/2] (1.29ns)   --->   "%k_load = load i6 %k_addr" [sha256.cpp:38]   --->   Operation 144 'load' 'k_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 145 [1/2] (1.29ns)   --->   "%m_load_4 = load i6 %m_addr_6" [sha256.cpp:38]   --->   Operation 145 'load' 'm_load_4' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %k_load, i32 %m_load_4" [sha256.cpp:38]   --->   Operation 146 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_1 = add i32 %xor_ln38_3, i32 %xor_ln38_1" [sha256.cpp:38]   --->   Operation 147 'add' 'add_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 148 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln38_2 = add i32 %add_ln38_1, i32 %h_load" [sha256.cpp:38]   --->   Operation 148 'add' 'add_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 149 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%t1 = add i32 %add_ln38_2, i32 %add_ln38" [sha256.cpp:38]   --->   Operation 149 'add' 't1' <Predicate = (!icmp_ln37)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%lshr_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_3, i32 2, i32 31" [sha256.cpp:39]   --->   Operation 150 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%trunc_ln39 = trunc i32 %a_3" [sha256.cpp:39]   --->   Operation 151 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln39, i30 %lshr_ln2" [sha256.cpp:39]   --->   Operation 152 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%lshr_ln39_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_3, i32 13, i32 31" [sha256.cpp:39]   --->   Operation 153 'partselect' 'lshr_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%trunc_ln39_1 = trunc i32 %a_3" [sha256.cpp:39]   --->   Operation 154 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%or_ln39_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln39_1, i19 %lshr_ln39_1" [sha256.cpp:39]   --->   Operation 155 'bitconcatenate' 'or_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%lshr_ln39_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_3, i32 22, i32 31" [sha256.cpp:39]   --->   Operation 156 'partselect' 'lshr_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%trunc_ln39_2 = trunc i32 %a_3" [sha256.cpp:39]   --->   Operation 157 'trunc' 'trunc_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%or_ln39_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln39_2, i10 %lshr_ln39_2" [sha256.cpp:39]   --->   Operation 158 'bitconcatenate' 'or_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%xor_ln39 = xor i32 %or_ln2, i32 %or_ln39_1" [sha256.cpp:39]   --->   Operation 159 'xor' 'xor_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln39_1 = xor i32 %xor_ln39, i32 %or_ln39_2" [sha256.cpp:39]   --->   Operation 160 'xor' 'xor_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_3)   --->   "%xor_ln39_2 = xor i32 %d_1_load, i32 %c_load" [sha256.cpp:39]   --->   Operation 161 'xor' 'xor_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_3)   --->   "%and_ln39 = and i32 %xor_ln39_2, i32 %a_3" [sha256.cpp:39]   --->   Operation 162 'and' 'and_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_3)   --->   "%and_ln39_1 = and i32 %d_1_load, i32 %c_load" [sha256.cpp:39]   --->   Operation 163 'and' 'and_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln39_3 = xor i32 %and_ln39, i32 %and_ln39_1" [sha256.cpp:39]   --->   Operation 164 'xor' 'xor_ln39_3' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (1.14ns)   --->   "%e = add i32 %t1, i32 %d_load" [sha256.cpp:43]   --->   Operation 165 'add' 'e' <Predicate = (!icmp_ln37)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i32 %xor_ln39_1, i32 %t1" [sha256.cpp:47]   --->   Operation 166 'add' 'add_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 167 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%a_2 = add i32 %add_ln47, i32 %xor_ln39_3" [sha256.cpp:47]   --->   Operation 167 'add' 'a_2' <Predicate = (!icmp_ln37)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %e, i32 %f" [sha256.cpp:43]   --->   Operation 168 'store' 'store_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 169 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.14>
ST_9 : Operation 170 [1/1] (1.14ns)   --->   "%add_ln52 = add i32 %a, i32 %a_3" [sha256.cpp:52]   --->   Operation 170 'add' 'add_ln52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stateREG, i32 0" [sha256.cpp:59]   --->   Operation 171 'write' 'write_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.46ns)   --->   "%br_ln66 = br void" [sha256.cpp:66]   --->   Operation 172 'br' 'br_ln66' <Predicate = true> <Delay = 0.46>

State 10 <SV = 8> <Delay = 2.10>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%r = phi i3 %add_ln66, void %.split, i3 0, void" [sha256.cpp:66]   --->   Operation 173 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.71ns)   --->   "%add_ln66 = add i3 %r, i3 1" [sha256.cpp:66]   --->   Operation 174 'add' 'add_ln66' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.56ns)   --->   "%icmp_ln66 = icmp_eq  i3 %r, i3 4" [sha256.cpp:66]   --->   Operation 175 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 176 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split, void" [sha256.cpp:66]   --->   Operation 177 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i3 %r" [sha256.cpp:67]   --->   Operation 178 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln67, i3 0" [sha256.cpp:67]   --->   Operation 179 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.82ns)   --->   "%sub_ln67 = sub i5 24, i5 %shl_ln" [sha256.cpp:67]   --->   Operation 180 'sub' 'sub_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %sub_ln67" [sha256.cpp:67]   --->   Operation 181 'zext' 'zext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.27ns)   --->   "%lshr_ln67 = lshr i32 %add_ln52, i32 %zext_ln67" [sha256.cpp:67]   --->   Operation 182 'lshr' 'lshr_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %lshr_ln67" [sha256.cpp:67]   --->   Operation 183 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.14ns)   --->   "%xor_ln68 = xor i3 %r, i3 4" [sha256.cpp:68]   --->   Operation 184 'xor' 'xor_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i3 %xor_ln68" [sha256.cpp:68]   --->   Operation 185 'zext' 'zext_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%hash_addr_1 = getelementptr i8 %hash, i64 0, i64 %zext_ln68" [sha256.cpp:68]   --->   Operation 186 'getelementptr' 'hash_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.73ns)   --->   "%store_ln68 = store i8 0, i5 %hash_addr_1" [sha256.cpp:68]   --->   Operation 187 'store' 'store_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %r" [sha256.cpp:69]   --->   Operation 188 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %or_ln3" [sha256.cpp:69]   --->   Operation 189 'zext' 'zext_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%hash_addr_2 = getelementptr i8 %hash, i64 0, i64 %zext_ln69" [sha256.cpp:69]   --->   Operation 190 'getelementptr' 'hash_addr_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.73ns)   --->   "%store_ln69 = store i8 0, i5 %hash_addr_2" [sha256.cpp:69]   --->   Operation 191 'store' 'store_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 9> <Delay = 0.73>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %r" [sha256.cpp:66]   --->   Operation 192 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%hash_addr = getelementptr i8 %hash, i64 0, i64 %zext_ln66" [sha256.cpp:67]   --->   Operation 193 'getelementptr' 'hash_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.73ns)   --->   "%store_ln67 = store i8 %trunc_ln67_1, i5 %hash_addr" [sha256.cpp:67]   --->   Operation 194 'store' 'store_ln67' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i3 %xor_ln68" [sha256.cpp:70]   --->   Operation 195 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %sext_ln70" [sha256.cpp:70]   --->   Operation 196 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%hash_addr_3 = getelementptr i8 %hash, i64 0, i64 %zext_ln70" [sha256.cpp:70]   --->   Operation 197 'getelementptr' 'hash_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.73ns)   --->   "%store_ln70 = store i8 0, i5 %hash_addr_3" [sha256.cpp:70]   --->   Operation 198 'store' 'store_ln70' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 10> <Delay = 1.55>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i3 %r" [sha256.cpp:66]   --->   Operation 199 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %r" [sha256.cpp:71]   --->   Operation 200 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i5 %or_ln4" [sha256.cpp:71]   --->   Operation 201 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%hash_addr_4 = getelementptr i8 %hash, i64 0, i64 %zext_ln71" [sha256.cpp:71]   --->   Operation 202 'getelementptr' 'hash_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.73ns)   --->   "%store_ln71 = store i8 0, i5 %hash_addr_4" [sha256.cpp:71]   --->   Operation 203 'store' 'store_ln71' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 204 [1/1] (0.82ns)   --->   "%add_ln72 = add i5 %zext_ln66_1, i5 20" [sha256.cpp:72]   --->   Operation 204 'add' 'add_ln72' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i5 %add_ln72" [sha256.cpp:72]   --->   Operation 205 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%hash_addr_5 = getelementptr i8 %hash, i64 0, i64 %zext_ln72" [sha256.cpp:72]   --->   Operation 206 'getelementptr' 'hash_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.73ns)   --->   "%store_ln72 = store i8 0, i5 %hash_addr_5" [sha256.cpp:72]   --->   Operation 207 'store' 'store_ln72' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 11> <Delay = 0.73>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sha256.cpp:61]   --->   Operation 208 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sha256.cpp:61]   --->   Operation 209 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i4 %or_ln3" [sha256.cpp:73]   --->   Operation 210 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %sext_ln73" [sha256.cpp:73]   --->   Operation 211 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%hash_addr_6 = getelementptr i8 %hash, i64 0, i64 %zext_ln73" [sha256.cpp:73]   --->   Operation 212 'getelementptr' 'hash_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.73ns)   --->   "%store_ln73 = store i8 0, i5 %hash_addr_6" [sha256.cpp:73]   --->   Operation 213 'store' 'store_ln73' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i3 %xor_ln68" [sha256.cpp:74]   --->   Operation 214 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %sext_ln74" [sha256.cpp:74]   --->   Operation 215 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%hash_addr_7 = getelementptr i8 %hash, i64 0, i64 %zext_ln74" [sha256.cpp:74]   --->   Operation 216 'getelementptr' 'hash_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.73ns)   --->   "%store_ln74 = store i8 0, i5 %hash_addr_7" [sha256.cpp:74]   --->   Operation 217 'store' 'store_ln74' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 218 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [sha256.cpp:77]   --->   Operation 219 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stateREG]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
m                 (alloca           ) [ 001111111000000]
data_read         (read             ) [ 000000000000000]
or_ln22_1         (bitconcatenate   ) [ 001000000000000]
br_ln20           (br               ) [ 011000000000000]
i                 (phi              ) [ 001000000000000]
add_ln20          (add              ) [ 011000000000000]
icmp_ln20         (icmp             ) [ 001000000000000]
empty             (speclooptripcount) [ 000000000000000]
br_ln20           (br               ) [ 000000000000000]
zext_ln20         (zext             ) [ 000000000000000]
specpipeline_ln18 (specpipeline     ) [ 000000000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000]
m_addr            (getelementptr    ) [ 000000000000000]
store_ln22        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 011000000000000]
br_ln23           (br               ) [ 000111000000000]
i_1               (phi              ) [ 000011000000000]
icmp_ln23         (icmp             ) [ 000011000000000]
empty_12          (speclooptripcount) [ 000000000000000]
br_ln23           (br               ) [ 000000000000000]
add_ln23          (add              ) [ 000111000000000]
trunc_ln23        (trunc            ) [ 000000000000000]
add_ln24          (add              ) [ 000000000000000]
zext_ln24         (zext             ) [ 000000000000000]
m_addr_1          (getelementptr    ) [ 000011000000000]
add_ln24_1        (add              ) [ 000000000000000]
zext_ln24_1       (zext             ) [ 000000000000000]
m_addr_2          (getelementptr    ) [ 000011000000000]
add_ln24_2        (add              ) [ 000000000000000]
zext_ln24_2       (zext             ) [ 000000000000000]
m_addr_3          (getelementptr    ) [ 000011000000000]
add_ln24_3        (add              ) [ 000000000000000]
zext_ln24_3       (zext             ) [ 000000000000000]
m_addr_4          (getelementptr    ) [ 000011000000000]
zext_ln23         (zext             ) [ 000000000000000]
specpipeline_ln18 (specpipeline     ) [ 000000000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000]
m_load            (load             ) [ 000000000000000]
lshr_ln           (partselect       ) [ 000000000000000]
trunc_ln24        (trunc            ) [ 000000000000000]
or_ln             (bitconcatenate   ) [ 000000000000000]
lshr_ln24_1       (partselect       ) [ 000000000000000]
trunc_ln24_1      (trunc            ) [ 000000000000000]
or_ln24_1         (bitconcatenate   ) [ 000000000000000]
lshr_ln24_2       (partselect       ) [ 000000000000000]
zext_ln24_4       (zext             ) [ 000000000000000]
xor_ln24          (xor              ) [ 000000000000000]
xor_ln24_1        (xor              ) [ 000000000000000]
m_load_1          (load             ) [ 000000000000000]
m_load_2          (load             ) [ 000000000000000]
lshr_ln24_3       (partselect       ) [ 000000000000000]
trunc_ln24_2      (trunc            ) [ 000000000000000]
or_ln24_2         (bitconcatenate   ) [ 000000000000000]
lshr_ln24_4       (partselect       ) [ 000000000000000]
trunc_ln24_3      (trunc            ) [ 000000000000000]
or_ln24_3         (bitconcatenate   ) [ 000000000000000]
lshr_ln24_5       (partselect       ) [ 000000000000000]
zext_ln24_5       (zext             ) [ 000000000000000]
xor_ln24_2        (xor              ) [ 000000000000000]
xor_ln24_3        (xor              ) [ 000000000000000]
m_load_3          (load             ) [ 000000000000000]
add_ln24_4        (add              ) [ 000000000000000]
add_ln24_5        (add              ) [ 000000000000000]
add_ln24_6        (add              ) [ 000000000000000]
m_addr_5          (getelementptr    ) [ 000000000000000]
store_ln24        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000111000000000]
h                 (alloca           ) [ 000000011000000]
h_1               (alloca           ) [ 000000011000000]
g                 (alloca           ) [ 000000011000000]
f                 (alloca           ) [ 000000011000000]
d                 (alloca           ) [ 000000011000000]
d_1               (alloca           ) [ 000000011000000]
c                 (alloca           ) [ 000000011000000]
a                 (read             ) [ 000000111100000]
br_ln37           (br               ) [ 000000111000000]
i_2               (phi              ) [ 000000010000000]
add_ln37          (add              ) [ 000000111000000]
icmp_ln37         (icmp             ) [ 000000011000000]
br_ln37           (br               ) [ 000000000000000]
zext_ln37         (zext             ) [ 000000000000000]
k_addr            (getelementptr    ) [ 000000011000000]
m_addr_6          (getelementptr    ) [ 000000011000000]
a_3               (phi              ) [ 000000011100000]
h_load            (load             ) [ 000000000000000]
h_1_load          (load             ) [ 000000000000000]
g_load            (load             ) [ 000000000000000]
f_load            (load             ) [ 000000000000000]
d_load            (load             ) [ 000000000000000]
d_1_load          (load             ) [ 000000000000000]
c_load            (load             ) [ 000000000000000]
empty_13          (speclooptripcount) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
f_load_1          (load             ) [ 000000000000000]
specpipeline_ln18 (specpipeline     ) [ 000000000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000]
lshr_ln1          (partselect       ) [ 000000000000000]
trunc_ln38        (trunc            ) [ 000000000000000]
or_ln1            (bitconcatenate   ) [ 000000000000000]
lshr_ln38_1       (partselect       ) [ 000000000000000]
trunc_ln38_1      (trunc            ) [ 000000000000000]
or_ln38_1         (bitconcatenate   ) [ 000000000000000]
lshr_ln38_2       (partselect       ) [ 000000000000000]
trunc_ln38_2      (trunc            ) [ 000000000000000]
or_ln38_2         (bitconcatenate   ) [ 000000000000000]
xor_ln38          (xor              ) [ 000000000000000]
xor_ln38_1        (xor              ) [ 000000000000000]
and_ln38          (and              ) [ 000000000000000]
xor_ln38_2        (xor              ) [ 000000000000000]
and_ln38_1        (and              ) [ 000000000000000]
xor_ln38_3        (xor              ) [ 000000000000000]
k_load            (load             ) [ 000000000000000]
m_load_4          (load             ) [ 000000000000000]
add_ln38          (add              ) [ 000000000000000]
add_ln38_1        (add              ) [ 000000000000000]
add_ln38_2        (add              ) [ 000000000000000]
t1                (add              ) [ 000000000000000]
lshr_ln2          (partselect       ) [ 000000000000000]
trunc_ln39        (trunc            ) [ 000000000000000]
or_ln2            (bitconcatenate   ) [ 000000000000000]
lshr_ln39_1       (partselect       ) [ 000000000000000]
trunc_ln39_1      (trunc            ) [ 000000000000000]
or_ln39_1         (bitconcatenate   ) [ 000000000000000]
lshr_ln39_2       (partselect       ) [ 000000000000000]
trunc_ln39_2      (trunc            ) [ 000000000000000]
or_ln39_2         (bitconcatenate   ) [ 000000000000000]
xor_ln39          (xor              ) [ 000000000000000]
xor_ln39_1        (xor              ) [ 000000000000000]
xor_ln39_2        (xor              ) [ 000000000000000]
and_ln39          (and              ) [ 000000000000000]
and_ln39_1        (and              ) [ 000000000000000]
xor_ln39_3        (xor              ) [ 000000000000000]
e                 (add              ) [ 000000000000000]
add_ln47          (add              ) [ 000000000000000]
a_2               (add              ) [ 000000111000000]
store_ln43        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000111000000]
add_ln52          (add              ) [ 000000000011110]
write_ln59        (write            ) [ 000000000000000]
br_ln66           (br               ) [ 000000000111110]
r                 (phi              ) [ 000000000011100]
add_ln66          (add              ) [ 000000000111110]
icmp_ln66         (icmp             ) [ 000000000011110]
empty_14          (speclooptripcount) [ 000000000000000]
br_ln66           (br               ) [ 000000000000000]
trunc_ln67        (trunc            ) [ 000000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000000]
sub_ln67          (sub              ) [ 000000000000000]
zext_ln67         (zext             ) [ 000000000000000]
lshr_ln67         (lshr             ) [ 000000000000000]
trunc_ln67_1      (trunc            ) [ 000000000001000]
xor_ln68          (xor              ) [ 000000000001110]
zext_ln68         (zext             ) [ 000000000000000]
hash_addr_1       (getelementptr    ) [ 000000000000000]
store_ln68        (store            ) [ 000000000000000]
or_ln3            (bitconcatenate   ) [ 000000000001110]
zext_ln69         (zext             ) [ 000000000000000]
hash_addr_2       (getelementptr    ) [ 000000000000000]
store_ln69        (store            ) [ 000000000000000]
zext_ln66         (zext             ) [ 000000000000000]
hash_addr         (getelementptr    ) [ 000000000000000]
store_ln67        (store            ) [ 000000000000000]
sext_ln70         (sext             ) [ 000000000000000]
zext_ln70         (zext             ) [ 000000000000000]
hash_addr_3       (getelementptr    ) [ 000000000000000]
store_ln70        (store            ) [ 000000000000000]
zext_ln66_1       (zext             ) [ 000000000000000]
or_ln4            (bitconcatenate   ) [ 000000000000000]
zext_ln71         (zext             ) [ 000000000000000]
hash_addr_4       (getelementptr    ) [ 000000000000000]
store_ln71        (store            ) [ 000000000000000]
add_ln72          (add              ) [ 000000000000000]
zext_ln72         (zext             ) [ 000000000000000]
hash_addr_5       (getelementptr    ) [ 000000000000000]
store_ln72        (store            ) [ 000000000000000]
specpipeline_ln61 (specpipeline     ) [ 000000000000000]
specloopname_ln61 (specloopname     ) [ 000000000000000]
sext_ln73         (sext             ) [ 000000000000000]
zext_ln73         (zext             ) [ 000000000000000]
hash_addr_6       (getelementptr    ) [ 000000000000000]
store_ln73        (store            ) [ 000000000000000]
sext_ln74         (sext             ) [ 000000000000000]
zext_ln74         (zext             ) [ 000000000000000]
hash_addr_7       (getelementptr    ) [ 000000000000000]
store_ln74        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000111110]
ret_ln77          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stateREG">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateREG"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hash">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="m_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="h_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="h_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="g_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="f_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="d_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="d_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_1/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln59_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/9 "/>
</bind>
</comp>

<comp id="226" class="1004" name="m_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="32" slack="0"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="8" bw="6" slack="0"/>
<pin id="249" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="10" bw="0" slack="0"/>
<pin id="252" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="253" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="16" bw="6" slack="2147483647"/>
<pin id="257" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
<pin id="247" dir="1" index="7" bw="32" slack="0"/>
<pin id="251" dir="1" index="11" bw="32" slack="0"/>
<pin id="255" dir="1" index="15" bw="32" slack="0"/>
<pin id="259" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln22/2 m_load/4 m_load_1/4 m_load_2/4 m_load_3/4 store_ln24/5 m_load_4/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="m_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="m_addr_2_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="m_addr_3_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_3/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="m_addr_4_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_4/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="m_addr_5_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_5/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="k_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="m_addr_6_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_6/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="hash_addr_1_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_1/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="5" slack="0"/>
<pin id="322" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="324" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 store_ln69/10 store_ln67/11 store_ln70/11 store_ln71/12 store_ln72/12 store_ln73/13 store_ln74/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="hash_addr_2_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="4" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_2/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="hash_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr/11 "/>
</bind>
</comp>

<comp id="344" class="1004" name="hash_addr_3_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_3/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="hash_addr_4_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_4/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="hash_addr_5_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_5/12 "/>
</bind>
</comp>

<comp id="368" class="1004" name="hash_addr_6_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_6/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="hash_addr_7_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_7/13 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="1"/>
<pin id="386" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="1"/>
<pin id="397" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_1_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="6" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="1"/>
<pin id="409" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_2_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="418" class="1005" name="a_3_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_3 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="a_3_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="32" slack="2"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_3/8 "/>
</bind>
</comp>

<comp id="428" class="1005" name="r_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="r_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln22_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="0" index="2" bw="8" slack="0"/>
<pin id="444" dir="0" index="3" bw="8" slack="0"/>
<pin id="445" dir="0" index="4" bw="8" slack="0"/>
<pin id="446" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln22_1/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln20_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln20_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln20_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln23_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln23_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="trunc_ln23_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln24_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln24_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln24_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="0" index="1" bw="4" slack="0"/>
<pin id="499" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln24_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln24_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln24_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln24_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln24_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln23_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="lshr_ln_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="15" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln24_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="17" slack="0"/>
<pin id="551" dir="0" index="2" bw="15" slack="0"/>
<pin id="552" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="lshr_ln24_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="6" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_1/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln24_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln24_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="19" slack="0"/>
<pin id="573" dir="0" index="2" bw="13" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln24_1/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="lshr_ln24_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="22" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="5" slack="0"/>
<pin id="582" dir="0" index="3" bw="6" slack="0"/>
<pin id="583" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_2/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln24_4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="22" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="xor_ln24_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xor_ln24_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="lshr_ln24_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="25" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_3/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln24_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln24_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="7" slack="0"/>
<pin id="621" dir="0" index="2" bw="25" slack="0"/>
<pin id="622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln24_2/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="lshr_ln24_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="0" index="3" bw="6" slack="0"/>
<pin id="631" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_4/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln24_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_3/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="or_ln24_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="18" slack="0"/>
<pin id="643" dir="0" index="2" bw="14" slack="0"/>
<pin id="644" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln24_3/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="lshr_ln24_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="29" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="0" index="2" bw="3" slack="0"/>
<pin id="652" dir="0" index="3" bw="6" slack="0"/>
<pin id="653" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_5/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln24_5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="29" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="xor_ln24_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_2/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="xor_ln24_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_3/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln24_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln24_5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln24_6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln37_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln37_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="0" index="1" bw="7" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/7 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln37_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="h_load_load_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="2"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="h_1_load_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="2"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1_load/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="g_load_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="2"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_load/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="f_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="d_load_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="2"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="d_1_load_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="2"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1_load/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="c_load_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="2"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln37_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="2"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln37_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="2"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln37_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="2"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln37_store_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="2"/>
<pin id="750" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln37_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="2"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln37_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="2"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="f_load_1_load_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load_1/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="lshr_ln1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="26" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="0" index="2" bw="4" slack="0"/>
<pin id="769" dir="0" index="3" bw="6" slack="0"/>
<pin id="770" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln38_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="6" slack="0"/>
<pin id="782" dir="0" index="2" bw="26" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="lshr_ln38_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="21" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="5" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln38_1/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln38_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_1/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="or_ln38_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="11" slack="0"/>
<pin id="804" dir="0" index="2" bw="21" slack="0"/>
<pin id="805" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln38_1/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="lshr_ln38_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="0" index="2" bw="6" slack="0"/>
<pin id="813" dir="0" index="3" bw="6" slack="0"/>
<pin id="814" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln38_2/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="trunc_ln38_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_2/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln38_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="0" index="1" bw="25" slack="0"/>
<pin id="826" dir="0" index="2" bw="7" slack="0"/>
<pin id="827" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln38_2/8 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln38_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="xor_ln38_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_1/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="and_ln38_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/8 "/>
</bind>
</comp>

<comp id="849" class="1004" name="xor_ln38_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="0"/>
<pin id="852" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_2/8 "/>
</bind>
</comp>

<comp id="855" class="1004" name="and_ln38_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_1/8 "/>
</bind>
</comp>

<comp id="861" class="1004" name="xor_ln38_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_3/8 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln38_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/8 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln38_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/8 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln38_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="0" index="1" bw="32" slack="0"/>
<pin id="882" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/8 "/>
</bind>
</comp>

<comp id="885" class="1004" name="t1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1/8 "/>
</bind>
</comp>

<comp id="891" class="1004" name="lshr_ln2_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="30" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="0" index="2" bw="3" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/8 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln39_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/8 "/>
</bind>
</comp>

<comp id="905" class="1004" name="or_ln2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="2" slack="0"/>
<pin id="908" dir="0" index="2" bw="30" slack="0"/>
<pin id="909" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/8 "/>
</bind>
</comp>

<comp id="913" class="1004" name="lshr_ln39_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="19" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="0"/>
<pin id="916" dir="0" index="2" bw="5" slack="0"/>
<pin id="917" dir="0" index="3" bw="6" slack="0"/>
<pin id="918" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln39_1/8 "/>
</bind>
</comp>

<comp id="923" class="1004" name="trunc_ln39_1_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/8 "/>
</bind>
</comp>

<comp id="927" class="1004" name="or_ln39_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="0" index="1" bw="13" slack="0"/>
<pin id="930" dir="0" index="2" bw="19" slack="0"/>
<pin id="931" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln39_1/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="lshr_ln39_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="0" index="2" bw="6" slack="0"/>
<pin id="939" dir="0" index="3" bw="6" slack="0"/>
<pin id="940" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln39_2/8 "/>
</bind>
</comp>

<comp id="945" class="1004" name="trunc_ln39_2_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_2/8 "/>
</bind>
</comp>

<comp id="949" class="1004" name="or_ln39_2_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="22" slack="0"/>
<pin id="952" dir="0" index="2" bw="10" slack="0"/>
<pin id="953" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln39_2/8 "/>
</bind>
</comp>

<comp id="957" class="1004" name="xor_ln39_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/8 "/>
</bind>
</comp>

<comp id="963" class="1004" name="xor_ln39_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="0"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_1/8 "/>
</bind>
</comp>

<comp id="969" class="1004" name="xor_ln39_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="0"/>
<pin id="972" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_2/8 "/>
</bind>
</comp>

<comp id="975" class="1004" name="and_ln39_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/8 "/>
</bind>
</comp>

<comp id="981" class="1004" name="and_ln39_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_1/8 "/>
</bind>
</comp>

<comp id="987" class="1004" name="xor_ln39_3_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="0"/>
<pin id="990" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_3/8 "/>
</bind>
</comp>

<comp id="993" class="1004" name="e_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="0" index="1" bw="32" slack="0"/>
<pin id="996" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="add_ln47_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="a_2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="0"/>
<pin id="1008" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_2/8 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="store_ln43_store_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="2"/>
<pin id="1014" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/8 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln52_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="3"/>
<pin id="1018" dir="0" index="1" bw="32" slack="1"/>
<pin id="1019" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/9 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="add_ln66_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="3" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/10 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="icmp_ln66_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="3" slack="0"/>
<pin id="1029" dir="0" index="1" bw="3" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/10 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="trunc_ln67_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="0"/>
<pin id="1035" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/10 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="shl_ln_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="0"/>
<pin id="1039" dir="0" index="1" bw="2" slack="0"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sub_ln67_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="0"/>
<pin id="1047" dir="0" index="1" bw="5" slack="0"/>
<pin id="1048" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/10 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="zext_ln67_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="5" slack="0"/>
<pin id="1053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/10 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="lshr_ln67_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="0" index="1" bw="5" slack="0"/>
<pin id="1058" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln67/10 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="trunc_ln67_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/10 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="xor_ln68_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="3" slack="0"/>
<pin id="1066" dir="0" index="1" bw="3" slack="0"/>
<pin id="1067" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln68_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="0"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/10 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="or_ln3_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="0"/>
<pin id="1077" dir="0" index="1" bw="1" slack="0"/>
<pin id="1078" dir="0" index="2" bw="3" slack="0"/>
<pin id="1079" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/10 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="zext_ln69_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="0"/>
<pin id="1085" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/10 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="zext_ln66_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="3" slack="1"/>
<pin id="1090" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/11 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="sext_ln70_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="3" slack="1"/>
<pin id="1095" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/11 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln70_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="3" slack="0"/>
<pin id="1098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/11 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln66_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="2"/>
<pin id="1103" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/12 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="or_ln4_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="5" slack="0"/>
<pin id="1107" dir="0" index="1" bw="2" slack="0"/>
<pin id="1108" dir="0" index="2" bw="3" slack="2"/>
<pin id="1109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/12 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln71_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="5" slack="0"/>
<pin id="1115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/12 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="add_ln72_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="3" slack="0"/>
<pin id="1120" dir="0" index="1" bw="5" slack="0"/>
<pin id="1121" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/12 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="zext_ln72_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="5" slack="0"/>
<pin id="1126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/12 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="sext_ln73_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="3"/>
<pin id="1131" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/13 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln73_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="4" slack="0"/>
<pin id="1134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/13 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sext_ln74_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="3" slack="3"/>
<pin id="1139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/13 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="zext_ln74_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="3" slack="0"/>
<pin id="1142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/13 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="or_ln22_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln22_1 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="add_ln20_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="5" slack="0"/>
<pin id="1152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="icmp_ln23_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="add_ln23_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="7" slack="0"/>
<pin id="1164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="m_addr_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="6" slack="1"/>
<pin id="1169" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="m_addr_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="6" slack="1"/>
<pin id="1174" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="m_addr_3_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="6" slack="1"/>
<pin id="1179" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_3 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="m_addr_4_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="6" slack="1"/>
<pin id="1184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_4 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="h_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="2"/>
<pin id="1189" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1193" class="1005" name="h_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="2"/>
<pin id="1195" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="g_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="2"/>
<pin id="1201" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="1205" class="1005" name="f_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="2"/>
<pin id="1207" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1212" class="1005" name="d_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="2"/>
<pin id="1214" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="1218" class="1005" name="d_1_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="2"/>
<pin id="1220" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="c_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="2"/>
<pin id="1226" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1230" class="1005" name="a_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="2"/>
<pin id="1232" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="1236" class="1005" name="add_ln37_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="7" slack="0"/>
<pin id="1238" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="icmp_ln37_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="k_addr_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="6" slack="1"/>
<pin id="1247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="1250" class="1005" name="m_addr_6_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="6" slack="1"/>
<pin id="1252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_6 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="a_2_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="0"/>
<pin id="1257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="add_ln52_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="add_ln66_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="3" slack="0"/>
<pin id="1267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="trunc_ln67_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln67_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="xor_ln68_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="3" slack="1"/>
<pin id="1280" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln68 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="or_ln3_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="4" slack="3"/>
<pin id="1286" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="or_ln3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="177"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="102" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="102" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="102" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="102" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="102" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="102" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="104" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="148" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="260"><net_src comp="238" pin="3"/><net_sink comp="232" pin=10"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="3"/><net_sink comp="232" pin=8"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="232" pin=5"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="302" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="325"><net_src comp="162" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="326"><net_src comp="309" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="162" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="341"><net_src comp="4" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="336" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="349"><net_src comp="4" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="357"><net_src comp="4" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="352" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="365"><net_src comp="4" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="360" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="373"><net_src comp="4" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="381"><net_src comp="4" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="106" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="427"><net_src comp="421" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="150" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="447"><net_src comp="30" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="206" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="206" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="206" pin="2"/><net_sink comp="440" pin=3"/></net>

<net id="451"><net_src comp="206" pin="2"/><net_sink comp="440" pin=4"/></net>

<net id="456"><net_src comp="388" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="34" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="388" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="388" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="473"><net_src comp="399" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="399" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="399" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="500"><net_src comp="481" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="511"><net_src comp="481" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="522"><net_src comp="481" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="64" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="532"><net_src comp="395" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="232" pin="19"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="232" pin="19"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="74" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="534" pin="4"/><net_sink comp="548" pin=2"/></net>

<net id="562"><net_src comp="76" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="232" pin="19"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="72" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="232" pin="19"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="80" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="556" pin="4"/><net_sink comp="570" pin=2"/></net>

<net id="584"><net_src comp="82" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="232" pin="19"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="587"><net_src comp="72" pin="0"/><net_sink comp="578" pin=3"/></net>

<net id="591"><net_src comp="578" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="570" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="548" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="610"><net_src comp="86" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="232" pin="11"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="88" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="232" pin="11"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="90" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="604" pin="4"/><net_sink comp="618" pin=2"/></net>

<net id="632"><net_src comp="92" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="232" pin="11"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="94" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="72" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="232" pin="11"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="96" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="626" pin="4"/><net_sink comp="640" pin=2"/></net>

<net id="654"><net_src comp="98" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="232" pin="11"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="100" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="72" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="661"><net_src comp="648" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="640" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="618" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="232" pin="15"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="232" pin="7"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="598" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="668" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="674" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="692"><net_src comp="686" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="697"><net_src comp="411" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="56" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="411" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="52" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="411" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="736"><net_src comp="421" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="729" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="726" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="720" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="717" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="714" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="771"><net_src comp="112" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="762" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="114" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="72" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="778"><net_src comp="762" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="116" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="775" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="765" pin="4"/><net_sink comp="779" pin=2"/></net>

<net id="793"><net_src comp="118" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="762" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="120" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="72" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="800"><net_src comp="762" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="122" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="787" pin="4"/><net_sink comp="801" pin=2"/></net>

<net id="815"><net_src comp="124" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="762" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="126" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="72" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="822"><net_src comp="762" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="128" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="819" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="809" pin="4"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="779" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="801" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="823" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="717" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="762" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="762" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="24" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="714" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="843" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="296" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="232" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="861" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="837" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="711" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="867" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="897"><net_src comp="130" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="421" pin="4"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="132" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="72" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="904"><net_src comp="421" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="134" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="891" pin="4"/><net_sink comp="905" pin=2"/></net>

<net id="919"><net_src comp="136" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="421" pin="4"/><net_sink comp="913" pin=1"/></net>

<net id="921"><net_src comp="138" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="922"><net_src comp="72" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="926"><net_src comp="421" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="140" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="923" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="913" pin="4"/><net_sink comp="927" pin=2"/></net>

<net id="941"><net_src comp="142" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="942"><net_src comp="421" pin="4"/><net_sink comp="935" pin=1"/></net>

<net id="943"><net_src comp="144" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="944"><net_src comp="72" pin="0"/><net_sink comp="935" pin=3"/></net>

<net id="948"><net_src comp="421" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="146" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="945" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="935" pin="4"/><net_sink comp="949" pin=2"/></net>

<net id="961"><net_src comp="905" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="927" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="967"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="949" pin="3"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="726" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="729" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="421" pin="4"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="726" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="729" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="975" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="981" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="885" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="723" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="963" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="885" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="987" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="993" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1020"><net_src comp="418" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1025"><net_src comp="432" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="152" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="432" pin="4"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="154" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="432" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1042"><net_src comp="158" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="150" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1049"><net_src comp="160" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1037" pin="3"/><net_sink comp="1045" pin=1"/></net>

<net id="1054"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1059"><net_src comp="1051" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="1055" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="432" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="154" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1073"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1080"><net_src comp="164" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="166" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="432" pin="4"/><net_sink comp="1075" pin=2"/></net>

<net id="1086"><net_src comp="1075" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1091"><net_src comp="428" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1099"><net_src comp="1093" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1104"><net_src comp="428" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1110"><net_src comp="158" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="168" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="428" pin="1"/><net_sink comp="1105" pin=2"/></net>

<net id="1116"><net_src comp="1105" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1122"><net_src comp="1101" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="170" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1127"><net_src comp="1118" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1135"><net_src comp="1129" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1148"><net_src comp="440" pin="5"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1153"><net_src comp="452" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1161"><net_src comp="469" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="475" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1170"><net_src comp="238" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="1175"><net_src comp="261" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="232" pin=8"/></net>

<net id="1180"><net_src comp="268" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="232" pin=5"/></net>

<net id="1185"><net_src comp="275" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1190"><net_src comp="178" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1196"><net_src comp="182" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1202"><net_src comp="186" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1208"><net_src comp="190" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1211"><net_src comp="1205" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1215"><net_src comp="194" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1221"><net_src comp="198" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1227"><net_src comp="202" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1233"><net_src comp="212" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1239"><net_src comp="693" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1244"><net_src comp="699" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="289" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1253"><net_src comp="302" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1258"><net_src comp="1005" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1263"><net_src comp="1016" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1268"><net_src comp="1021" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1276"><net_src comp="1060" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="1281"><net_src comp="1064" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1287"><net_src comp="1075" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="1129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stateREG | {9 }
	Port: hash | {10 11 12 13 }
 - Input state : 
	Port: sha256 : stateREG | {6 }
	Port: sha256 : data | {1 }
	Port: sha256 : k | {7 8 }
  - Chain level:
	State 1
	State 2
		add_ln20 : 1
		icmp_ln20 : 1
		br_ln20 : 2
		zext_ln20 : 1
		m_addr : 2
		store_ln22 : 3
	State 3
	State 4
		icmp_ln23 : 1
		br_ln23 : 2
		add_ln23 : 1
		trunc_ln23 : 1
		add_ln24 : 2
		zext_ln24 : 3
		m_addr_1 : 4
		m_load : 5
		add_ln24_1 : 2
		zext_ln24_1 : 3
		m_addr_2 : 4
		m_load_1 : 5
		add_ln24_2 : 2
		zext_ln24_2 : 3
		m_addr_3 : 4
		m_load_2 : 5
		add_ln24_3 : 2
		zext_ln24_3 : 3
		m_addr_4 : 4
		m_load_3 : 5
	State 5
		lshr_ln : 1
		trunc_ln24 : 1
		or_ln : 2
		lshr_ln24_1 : 1
		trunc_ln24_1 : 1
		or_ln24_1 : 2
		lshr_ln24_2 : 1
		zext_ln24_4 : 2
		xor_ln24 : 3
		xor_ln24_1 : 3
		lshr_ln24_3 : 1
		trunc_ln24_2 : 1
		or_ln24_2 : 2
		lshr_ln24_4 : 1
		trunc_ln24_3 : 1
		or_ln24_3 : 2
		lshr_ln24_5 : 1
		zext_ln24_5 : 2
		xor_ln24_2 : 3
		xor_ln24_3 : 3
		add_ln24_4 : 1
		add_ln24_5 : 3
		add_ln24_6 : 4
		m_addr_5 : 1
		store_ln24 : 5
	State 6
	State 7
		add_ln37 : 1
		icmp_ln37 : 1
		br_ln37 : 2
		zext_ln37 : 1
		k_addr : 2
		k_load : 3
		m_addr_6 : 2
		m_load_4 : 3
	State 8
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		lshr_ln1 : 1
		trunc_ln38 : 1
		or_ln1 : 2
		lshr_ln38_1 : 1
		trunc_ln38_1 : 1
		or_ln38_1 : 2
		lshr_ln38_2 : 1
		trunc_ln38_2 : 1
		or_ln38_2 : 2
		xor_ln38 : 3
		xor_ln38_1 : 3
		and_ln38 : 1
		xor_ln38_2 : 1
		and_ln38_1 : 1
		xor_ln38_3 : 1
		add_ln38 : 1
		add_ln38_1 : 3
		add_ln38_2 : 4
		t1 : 5
		lshr_ln2 : 1
		trunc_ln39 : 1
		or_ln2 : 2
		lshr_ln39_1 : 1
		trunc_ln39_1 : 1
		or_ln39_1 : 2
		lshr_ln39_2 : 1
		trunc_ln39_2 : 1
		or_ln39_2 : 2
		xor_ln39 : 3
		xor_ln39_1 : 3
		xor_ln39_2 : 1
		and_ln39 : 1
		and_ln39_1 : 1
		xor_ln39_3 : 1
		e : 6
		add_ln47 : 6
		a_2 : 7
		store_ln43 : 7
	State 9
	State 10
		add_ln66 : 1
		icmp_ln66 : 1
		br_ln66 : 2
		trunc_ln67 : 1
		shl_ln : 2
		sub_ln67 : 3
		zext_ln67 : 4
		lshr_ln67 : 5
		trunc_ln67_1 : 6
		xor_ln68 : 1
		zext_ln68 : 1
		hash_addr_1 : 2
		store_ln68 : 3
		or_ln3 : 1
		zext_ln69 : 2
		hash_addr_2 : 3
		store_ln69 : 4
	State 11
		hash_addr : 1
		store_ln67 : 2
		zext_ln70 : 1
		hash_addr_3 : 2
		store_ln70 : 3
	State 12
		zext_ln71 : 1
		hash_addr_4 : 2
		store_ln71 : 3
		add_ln72 : 1
		zext_ln72 : 2
		hash_addr_5 : 3
		store_ln72 : 4
	State 13
		zext_ln73 : 1
		hash_addr_6 : 2
		store_ln73 : 3
		zext_ln74 : 1
		hash_addr_7 : 2
		store_ln74 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln20_fu_452     |    0    |    12   |
|          |     add_ln23_fu_475     |    0    |    14   |
|          |     add_ln24_fu_485     |    0    |    13   |
|          |    add_ln24_1_fu_496    |    0    |    13   |
|          |    add_ln24_2_fu_507    |    0    |    13   |
|          |    add_ln24_3_fu_518    |    0    |    13   |
|          |    add_ln24_4_fu_674    |    0    |    32   |
|          |    add_ln24_5_fu_680    |    0    |    39   |
|          |    add_ln24_6_fu_686    |    0    |    32   |
|    add   |     add_ln37_fu_693     |    0    |    14   |
|          |     add_ln38_fu_867     |    0    |    32   |
|          |    add_ln38_1_fu_873    |    0    |    32   |
|          |    add_ln38_2_fu_879    |    0    |    32   |
|          |        t1_fu_885        |    0    |    32   |
|          |         e_fu_993        |    0    |    39   |
|          |     add_ln47_fu_999     |    0    |    32   |
|          |       a_2_fu_1005       |    0    |    32   |
|          |     add_ln52_fu_1016    |    0    |    39   |
|          |     add_ln66_fu_1021    |    0    |    10   |
|          |     add_ln72_fu_1118    |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |     xor_ln24_fu_592     |    0    |    32   |
|          |    xor_ln24_1_fu_598    |    0    |    32   |
|          |    xor_ln24_2_fu_662    |    0    |    32   |
|          |    xor_ln24_3_fu_668    |    0    |    32   |
|          |     xor_ln38_fu_831     |    0    |    32   |
|          |    xor_ln38_1_fu_837    |    0    |    32   |
|    xor   |    xor_ln38_2_fu_849    |    0    |    32   |
|          |    xor_ln38_3_fu_861    |    0    |    32   |
|          |     xor_ln39_fu_957     |    0    |    32   |
|          |    xor_ln39_1_fu_963    |    0    |    32   |
|          |    xor_ln39_2_fu_969    |    0    |    32   |
|          |    xor_ln39_3_fu_987    |    0    |    32   |
|          |     xor_ln68_fu_1064    |    0    |    3    |
|----------|-------------------------|---------|---------|
|          |     and_ln38_fu_843     |    0    |    32   |
|    and   |    and_ln38_1_fu_855    |    0    |    32   |
|          |     and_ln39_fu_975     |    0    |    32   |
|          |    and_ln39_1_fu_981    |    0    |    32   |
|----------|-------------------------|---------|---------|
|   lshr   |    lshr_ln67_fu_1055    |    0    |   100   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln20_fu_458    |    0    |    9    |
|   icmp   |     icmp_ln23_fu_469    |    0    |    10   |
|          |     icmp_ln37_fu_699    |    0    |    10   |
|          |    icmp_ln66_fu_1027    |    0    |    8    |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln67_fu_1045    |    0    |    12   |
|----------|-------------------------|---------|---------|
|   read   |  data_read_read_fu_206  |    0    |    0    |
|          |      a_read_fu_212      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln59_write_fu_218 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     or_ln22_1_fu_440    |    0    |    0    |
|          |       or_ln_fu_548      |    0    |    0    |
|          |     or_ln24_1_fu_570    |    0    |    0    |
|          |     or_ln24_2_fu_618    |    0    |    0    |
|          |     or_ln24_3_fu_640    |    0    |    0    |
|          |      or_ln1_fu_779      |    0    |    0    |
|bitconcatenate|     or_ln38_1_fu_801    |    0    |    0    |
|          |     or_ln38_2_fu_823    |    0    |    0    |
|          |      or_ln2_fu_905      |    0    |    0    |
|          |     or_ln39_1_fu_927    |    0    |    0    |
|          |     or_ln39_2_fu_949    |    0    |    0    |
|          |      shl_ln_fu_1037     |    0    |    0    |
|          |      or_ln3_fu_1075     |    0    |    0    |
|          |      or_ln4_fu_1105     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln20_fu_464    |    0    |    0    |
|          |     zext_ln24_fu_491    |    0    |    0    |
|          |    zext_ln24_1_fu_502   |    0    |    0    |
|          |    zext_ln24_2_fu_513   |    0    |    0    |
|          |    zext_ln24_3_fu_524   |    0    |    0    |
|          |     zext_ln23_fu_529    |    0    |    0    |
|          |    zext_ln24_4_fu_588   |    0    |    0    |
|          |    zext_ln24_5_fu_658   |    0    |    0    |
|          |     zext_ln37_fu_705    |    0    |    0    |
|   zext   |    zext_ln67_fu_1051    |    0    |    0    |
|          |    zext_ln68_fu_1070    |    0    |    0    |
|          |    zext_ln69_fu_1083    |    0    |    0    |
|          |    zext_ln66_fu_1088    |    0    |    0    |
|          |    zext_ln70_fu_1096    |    0    |    0    |
|          |   zext_ln66_1_fu_1101   |    0    |    0    |
|          |    zext_ln71_fu_1113    |    0    |    0    |
|          |    zext_ln72_fu_1124    |    0    |    0    |
|          |    zext_ln73_fu_1132    |    0    |    0    |
|          |    zext_ln74_fu_1140    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln23_fu_481    |    0    |    0    |
|          |    trunc_ln24_fu_544    |    0    |    0    |
|          |   trunc_ln24_1_fu_566   |    0    |    0    |
|          |   trunc_ln24_2_fu_614   |    0    |    0    |
|          |   trunc_ln24_3_fu_636   |    0    |    0    |
|          |    trunc_ln38_fu_775    |    0    |    0    |
|   trunc  |   trunc_ln38_1_fu_797   |    0    |    0    |
|          |   trunc_ln38_2_fu_819   |    0    |    0    |
|          |    trunc_ln39_fu_901    |    0    |    0    |
|          |   trunc_ln39_1_fu_923   |    0    |    0    |
|          |   trunc_ln39_2_fu_945   |    0    |    0    |
|          |    trunc_ln67_fu_1033   |    0    |    0    |
|          |   trunc_ln67_1_fu_1060  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      lshr_ln_fu_534     |    0    |    0    |
|          |    lshr_ln24_1_fu_556   |    0    |    0    |
|          |    lshr_ln24_2_fu_578   |    0    |    0    |
|          |    lshr_ln24_3_fu_604   |    0    |    0    |
|          |    lshr_ln24_4_fu_626   |    0    |    0    |
|partselect|    lshr_ln24_5_fu_648   |    0    |    0    |
|          |     lshr_ln1_fu_765     |    0    |    0    |
|          |    lshr_ln38_1_fu_787   |    0    |    0    |
|          |    lshr_ln38_2_fu_809   |    0    |    0    |
|          |     lshr_ln2_fu_891     |    0    |    0    |
|          |    lshr_ln39_1_fu_913   |    0    |    0    |
|          |    lshr_ln39_2_fu_935   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln70_fu_1093    |    0    |    0    |
|   sext   |    sext_ln73_fu_1129    |    0    |    0    |
|          |    sext_ln74_fu_1137    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   1151  |
|----------|-------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  k |    1   |    0   |    0   |
|  m |    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|    9   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     a_2_reg_1255    |   32   |
|     a_3_reg_418     |   32   |
|      a_reg_1230     |   32   |
|  add_ln20_reg_1150  |    5   |
|  add_ln23_reg_1162  |    7   |
|  add_ln37_reg_1236  |    7   |
|  add_ln52_reg_1260  |   32   |
|  add_ln66_reg_1265  |    3   |
|      c_reg_1224     |   32   |
|     d_1_reg_1218    |   32   |
|      d_reg_1212     |   32   |
|      f_reg_1205     |   32   |
|      g_reg_1199     |   32   |
|     h_1_reg_1193    |   32   |
|      h_reg_1187     |   32   |
|     i_1_reg_395     |    7   |
|     i_2_reg_407     |    7   |
|      i_reg_384      |    5   |
|  icmp_ln23_reg_1158 |    1   |
|  icmp_ln37_reg_1241 |    1   |
|   k_addr_reg_1245   |    6   |
|  m_addr_1_reg_1167  |    6   |
|  m_addr_2_reg_1172  |    6   |
|  m_addr_3_reg_1177  |    6   |
|  m_addr_4_reg_1182  |    6   |
|  m_addr_6_reg_1250  |    6   |
|  or_ln22_1_reg_1145 |   32   |
|   or_ln3_reg_1284   |    4   |
|      r_reg_428      |    3   |
|trunc_ln67_1_reg_1273|    8   |
|  xor_ln68_reg_1278  |    3   |
+---------------------+--------+
|        Total        |   481  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_232 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_232 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_232 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_232 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_232 |  p8  |   2  |   6  |   12   ||    9    |
| grp_access_fu_232 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_316 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_316 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_316 |  p4  |   2  |   5  |   10   ||    9    |
|    i_1_reg_395    |  p0  |   2  |   7  |   14   ||    9    |
|     r_reg_428     |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   226  || 5.77286 ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1151  |
|   Memory  |    9   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   141  |
|  Register |    -   |    -   |   481  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    5   |   481  |  1292  |
+-----------+--------+--------+--------+--------+
