# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/02c8/hdl/verilog" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/1313/hdl" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/517f/src" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/0ab1/hdl" --include "/home/torbjorn/xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_processing_system7_0_1/sim/zsys_processing_system7_0_1.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/common.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_brams.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_link.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_mgr.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_phy.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_top.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/517f/src/sd_wishbone.v" \

sv xil_defaultlib  --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/02c8/hdl/verilog" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/1313/hdl" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/517f/src" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/0ab1/hdl" --include "/home/torbjorn/xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ipshared/7e68/src/wb2axi.sv" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_wb2axi_0_0/sim/zsys_wb2axi_0_0.sv" \

verilog xil_defaultlib  --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/ec67/hdl" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/02c8/hdl/verilog" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/1313/hdl" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/517f/src" --include "../../../../arty_z7_20_foc.srcs/sources_1/bd/zsys/ipshared/0ab1/hdl" --include "/home/torbjorn/xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_protocol_converter_0_0/sim/zsys_axi_protocol_converter_0_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_1/bd_f448_g_inst_0_gigantic_mux.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f448_g_inst_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f448_slot_1_aw_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f448_slot_1_w_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f448_slot_1_b_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f448_slot_1_ar_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f448_slot_1_r_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_7/sim/bd_f448_slot_2_aw_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_8/sim/bd_f448_slot_2_w_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_9/sim/bd_f448_slot_2_b_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_10/sim/bd_f448_slot_2_ar_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_11/sim/bd_f448_slot_2_r_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_12/sim/bd_f448_slot_3_aw_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_13/sim/bd_f448_slot_3_w_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_14/sim/bd_f448_slot_3_b_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_15/sim/bd_f448_slot_3_ar_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_system_ila_0_0/bd_0/ip/ip_16/sim/bd_f448_slot_3_r_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axis_data_fifo_0_0/sim/zsys_axis_data_fifo_0_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_axi_bram_ctrl_0_bram_0/sim/zsys_axi_bram_ctrl_0_bram_0.v" \
"../../../../arty_z7_20_foc.ip_user_files/bd/zsys/ip/zsys_auto_pc_0/sim/zsys_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
