Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 22 16:21:59 2017
| Host         : pc-klas4-8.esat.kuleuven.be running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_montgomery_timing_summary_routed.rpt -rpx hweval_montgomery_timing_summary_routed.rpx
| Design       : hweval_montgomery
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.403        0.000                      0                11177        0.014        0.000                      0                11177        4.500        0.000                       0                  5672  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.403        0.000                      0                11177        0.014        0.000                      0                11177        4.500        0.000                       0                  5672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 0.642ns (6.695%)  route 8.947ns (93.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.661     5.329    montgomery_instance/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  montgomery_instance/FSM_sequential_state_reg[2]/Q
                         net (fo=1048, routed)        8.947    14.794    montgomery_instance/dut/out[2]
    SLICE_X37Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.918 r  montgomery_instance/dut/c[139]_i_1/O
                         net (fo=1, routed)           0.000    14.918    montgomery_instance/c[139]
    SLICE_X37Y75         FDRE                                         r  montgomery_instance/c_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.545    14.936    montgomery_instance/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  montgomery_instance/c_reg[139]/C
                         clock pessimism              0.391    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.029    15.321    montgomery_instance/c_reg[139]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[308]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 0.642ns (6.696%)  route 8.946ns (93.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.661     5.329    montgomery_instance/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  montgomery_instance/FSM_sequential_state_reg[2]/Q
                         net (fo=1048, routed)        8.946    14.793    montgomery_instance/dut/out[2]
    SLICE_X37Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.917 r  montgomery_instance/dut/c[308]_i_1/O
                         net (fo=1, routed)           0.000    14.917    montgomery_instance/c[308]
    SLICE_X37Y75         FDRE                                         r  montgomery_instance/c_reg[308]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.545    14.936    montgomery_instance/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  montgomery_instance/c_reg[308]/C
                         clock pessimism              0.391    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.031    15.323    montgomery_instance/c_reg[308]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -14.917    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.551ns  (logic 0.642ns (6.722%)  route 8.909ns (93.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.661     5.329    montgomery_instance/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  montgomery_instance/FSM_sequential_state_reg[2]/Q
                         net (fo=1048, routed)        8.909    14.756    montgomery_instance/dut/out[2]
    SLICE_X32Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.880 r  montgomery_instance/dut/c[143]_i_1/O
                         net (fo=1, routed)           0.000    14.880    montgomery_instance/c[143]
    SLICE_X32Y74         FDRE                                         r  montgomery_instance/c_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.470    14.861    montgomery_instance/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  montgomery_instance/c_reg[143]/C
                         clock pessimism              0.391    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.077    15.294    montgomery_instance/c_reg[143]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/in_b_a_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 0.642ns (6.847%)  route 8.734ns (93.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.678     5.346    montgomery_instance/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  montgomery_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=1056, routed)        8.734    14.598    montgomery_instance/state[0]
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.722 r  montgomery_instance/in_b_a[153]_i_1/O
                         net (fo=1, routed)           0.000    14.722    montgomery_instance/in_b_a[153]_i_1_n_0
    SLICE_X26Y78         FDRE                                         r  montgomery_instance/in_b_a_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.474    14.865    montgomery_instance/clk_IBUF_BUFG
    SLICE_X26Y78         FDRE                                         r  montgomery_instance/in_b_a_reg[153]/C
                         clock pessimism              0.277    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X26Y78         FDRE (Setup_fdre_C_D)        0.031    15.138    montgomery_instance/in_b_a_reg[153]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/in_b_a_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 0.642ns (6.849%)  route 8.731ns (93.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.678     5.346    montgomery_instance/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  montgomery_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=1056, routed)        8.731    14.596    montgomery_instance/state[0]
    SLICE_X26Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.720 r  montgomery_instance/in_b_a[152]_i_1/O
                         net (fo=1, routed)           0.000    14.720    montgomery_instance/in_b_a[152]_i_1_n_0
    SLICE_X26Y78         FDRE                                         r  montgomery_instance/in_b_a_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.474    14.865    montgomery_instance/clk_IBUF_BUFG
    SLICE_X26Y78         FDRE                                         r  montgomery_instance/in_b_a_reg[152]/C
                         clock pessimism              0.277    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X26Y78         FDRE (Setup_fdre_C_D)        0.029    15.136    montgomery_instance/in_b_a_reg[152]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 0.642ns (6.728%)  route 8.901ns (93.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.661     5.329    montgomery_instance/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  montgomery_instance/FSM_sequential_state_reg[2]/Q
                         net (fo=1048, routed)        8.901    14.748    montgomery_instance/dut/out[2]
    SLICE_X32Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.872 r  montgomery_instance/dut/c[492]_i_1/O
                         net (fo=1, routed)           0.000    14.872    montgomery_instance/c[492]
    SLICE_X32Y74         FDRE                                         r  montgomery_instance/c_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.470    14.861    montgomery_instance/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  montgomery_instance/c_reg[492]/C
                         clock pessimism              0.391    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.081    15.298    montgomery_instance/c_reg[492]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 0.642ns (6.862%)  route 8.714ns (93.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.678     5.346    montgomery_instance/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  montgomery_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=1056, routed)        8.714    14.578    montgomery_instance/dut/out[0]
    SLICE_X29Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.702 r  montgomery_instance/dut/c[339]_i_1/O
                         net (fo=1, routed)           0.000    14.702    montgomery_instance/c[339]
    SLICE_X29Y76         FDRE                                         r  montgomery_instance/c_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.471    14.862    montgomery_instance/clk_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  montgomery_instance/c_reg[339]/C
                         clock pessimism              0.277    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.031    15.135    montgomery_instance/c_reg[339]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 0.642ns (6.863%)  route 8.713ns (93.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.678     5.346    montgomery_instance/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     5.864 r  montgomery_instance/FSM_sequential_state_reg[0]/Q
                         net (fo=1056, routed)        8.713    14.577    montgomery_instance/dut/out[0]
    SLICE_X29Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.701 r  montgomery_instance/dut/c[323]_i_1/O
                         net (fo=1, routed)           0.000    14.701    montgomery_instance/c[323]
    SLICE_X29Y76         FDRE                                         r  montgomery_instance/c_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.471    14.862    montgomery_instance/clk_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  montgomery_instance/c_reg[323]/C
                         clock pessimism              0.277    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.031    15.135    montgomery_instance/c_reg[323]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.701    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/in_b_a_reg[330]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 0.642ns (6.679%)  route 8.970ns (93.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.661     5.329    montgomery_instance/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  montgomery_instance/FSM_sequential_state_reg[2]/Q
                         net (fo=1048, routed)        8.970    14.817    montgomery_instance/state[2]
    SLICE_X38Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.941 r  montgomery_instance/in_b_a[330]_i_1/O
                         net (fo=1, routed)           0.000    14.941    montgomery_instance/in_b_a[330]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  montgomery_instance/in_b_a_reg[330]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.552    14.943    montgomery_instance/clk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  montgomery_instance/in_b_a_reg[330]/C
                         clock pessimism              0.391    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X38Y81         FDRE (Setup_fdre_C_D)        0.077    15.376    montgomery_instance/in_b_a_reg[330]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 montgomery_instance/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/in_b_a_reg[333]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.606ns  (logic 0.642ns (6.683%)  route 8.964ns (93.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.661     5.329    montgomery_instance/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  montgomery_instance/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.847 r  montgomery_instance/FSM_sequential_state_reg[2]/Q
                         net (fo=1048, routed)        8.964    14.811    montgomery_instance/state[2]
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.935 r  montgomery_instance/in_b_a[333]_i_1/O
                         net (fo=1, routed)           0.000    14.935    montgomery_instance/in_b_a[333]_i_1_n_0
    SLICE_X42Y81         FDRE                                         r  montgomery_instance/in_b_a_reg[333]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        1.553    14.944    montgomery_instance/clk_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  montgomery_instance/in_b_a_reg[333]/C
                         clock pessimism              0.391    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)        0.077    15.377    montgomery_instance/in_b_a_reg[333]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                  0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 montgomery_instance/in_b_a_reg[214]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/in_b_reg_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.346%)  route 0.208ns (59.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.563     1.475    montgomery_instance/clk_IBUF_BUFG
    SLICE_X23Y47         FDRE                                         r  montgomery_instance/in_b_a_reg[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  montgomery_instance/in_b_a_reg[214]/Q
                         net (fo=1, routed)           0.208     1.824    montgomery_instance/dut/in_b_a_reg[511][42]
    SLICE_X21Y50         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.828     1.987    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X21Y50         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[214]/C
                         clock pessimism             -0.247     1.740    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.070     1.810    montgomery_instance/dut/in_b_reg_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 montgomery_instance/in_b_a_reg[442]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/in_b_reg_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.382%)  route 0.217ns (60.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.551     1.463    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y66         FDRE                                         r  montgomery_instance/in_b_a_reg[442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  montgomery_instance/in_b_a_reg[442]/Q
                         net (fo=1, routed)           0.217     1.821    montgomery_instance/dut/in_b_a_reg[511][270]
    SLICE_X25Y65         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.819     1.978    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[442]/C
                         clock pessimism             -0.252     1.726    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.075     1.801    montgomery_instance/dut/in_b_reg_reg[442]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 montgomery_instance/in_b_a_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/in_b_reg_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.794%)  route 0.196ns (58.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.551     1.463    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y66         FDRE                                         r  montgomery_instance/in_b_a_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  montgomery_instance/in_b_a_reg[270]/Q
                         net (fo=1, routed)           0.196     1.800    montgomery_instance/dut/in_b_a_reg[511][98]
    SLICE_X25Y65         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.819     1.978    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X25Y65         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[270]/C
                         clock pessimism             -0.252     1.726    
    SLICE_X25Y65         FDRE (Hold_fdre_C_D)         0.046     1.772    montgomery_instance/dut/in_b_reg_reg[270]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 montgomery_instance/dut/in_b_reg_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/b_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (58.000%)  route 0.164ns (42.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.563     1.475    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  montgomery_instance/dut/in_b_reg_reg[390]/Q
                         net (fo=1, routed)           0.164     1.766    montgomery_instance/dut/p_0_in[46]
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.098     1.864 r  montgomery_instance/dut/b[46]_i_1/O
                         net (fo=1, routed)           0.000     1.864    montgomery_instance/dut/b[46]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  montgomery_instance/dut/b_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.826     1.985    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  montgomery_instance/dut/b_reg[46]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.092     1.830    montgomery_instance/dut/b_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 montgomery_instance/in_b_a_reg[385]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/in_b_reg_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.388%)  route 0.205ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.563     1.475    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y49         FDRE                                         r  montgomery_instance/in_b_a_reg[385]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  montgomery_instance/in_b_a_reg[385]/Q
                         net (fo=1, routed)           0.205     1.844    montgomery_instance/dut/in_b_a_reg[511][213]
    SLICE_X21Y50         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.828     1.987    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X21Y50         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[385]/C
                         clock pessimism             -0.247     1.740    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.066     1.806    montgomery_instance/dut/in_b_reg_reg[385]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 montgomery_instance/dut/in_b_reg_reg[213]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/b_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.324%)  route 0.207ns (52.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.563     1.475    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  montgomery_instance/dut/in_b_reg_reg[213]/Q
                         net (fo=1, routed)           0.207     1.823    montgomery_instance/dut/p_1_in[41]
    SLICE_X22Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  montgomery_instance/dut/b[41]_i_1/O
                         net (fo=1, routed)           0.000     1.868    montgomery_instance/dut/b[41]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  montgomery_instance/dut/b_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.826     1.985    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  montgomery_instance/dut/b_reg[41]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.091     1.829    montgomery_instance/dut/b_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 in_a_reg[383]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/a_reg[383]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.697%)  route 0.211ns (56.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.560     1.472    clk_IBUF_BUFG
    SLICE_X16Y50         FDRE                                         r  in_a_reg[383]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  in_a_reg[383]/Q
                         net (fo=2, routed)           0.211     1.847    montgomery_instance/Q[383]
    SLICE_X16Y49         FDRE                                         r  montgomery_instance/a_reg[383]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.834     1.993    montgomery_instance/clk_IBUF_BUFG
    SLICE_X16Y49         FDRE                                         r  montgomery_instance/a_reg[383]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.060     1.806    montgomery_instance/a_reg[383]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 montgomery_instance/in_b_a_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/in_b_reg_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.914%)  route 0.218ns (57.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.554     1.466    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y61         FDRE                                         r  montgomery_instance/in_b_a_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  montgomery_instance/in_b_a_reg[254]/Q
                         net (fo=1, routed)           0.218     1.848    montgomery_instance/dut/in_b_a_reg[511][82]
    SLICE_X24Y60         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.823     1.982    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X24Y60         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[254]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X24Y60         FDRE (Hold_fdre_C_D)         0.076     1.806    montgomery_instance/dut/in_b_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 montgomery_instance/dut/in_b_reg_reg[432]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/b_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.052%)  route 0.209ns (52.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.557     1.469    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X19Y61         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[432]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  montgomery_instance/dut/in_b_reg_reg[432]/Q
                         net (fo=1, routed)           0.209     1.819    montgomery_instance/dut/p_0_in[88]
    SLICE_X25Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  montgomery_instance/dut/b[88]_i_1/O
                         net (fo=1, routed)           0.000     1.864    montgomery_instance/dut/b[88]_i_1_n_0
    SLICE_X25Y60         FDRE                                         r  montgomery_instance/dut/b_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.823     1.982    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X25Y60         FDRE                                         r  montgomery_instance/dut/b_reg[88]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X25Y60         FDRE (Hold_fdre_C_D)         0.092     1.822    montgomery_instance/dut/b_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 montgomery_instance/in_b_a_reg[223]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/dut/in_b_reg_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.113%)  route 0.200ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.566     1.478    montgomery_instance/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  montgomery_instance/in_b_a_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  montgomery_instance/in_b_a_reg[223]/Q
                         net (fo=1, routed)           0.200     1.841    montgomery_instance/dut/in_b_a_reg[511][51]
    SLICE_X31Y52         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=5671, routed)        0.829     1.988    montgomery_instance/dut/clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  montgomery_instance/dut/in_b_reg_reg[223]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.057     1.798    montgomery_instance/dut/in_b_reg_reg[223]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y37    in_a_reg[59]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40    in_a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y36    in_a_reg[60]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X21Y35    in_a_reg[61]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y36    in_a_reg[62]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X20Y39    in_a_reg[63]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y41    in_a_reg[64]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y43    in_a_reg[65]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y43    in_a_reg[66]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67    in_m_reg[444]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y82    in_b_reg[502]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y82    in_b_reg[505]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y83    in_b_reg[510]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y82    montgomery_instance/b_reg[502]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y82    montgomery_instance/b_reg[505]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y83    montgomery_instance/in_b_a_reg[159]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y82    montgomery_instance/in_b_a_reg[161]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y83    montgomery_instance/in_b_a_reg[162]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y82    montgomery_instance/in_b_a_reg[163]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y37    in_a_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40    in_a_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y36    in_a_reg[60]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X21Y35    in_a_reg[61]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y36    in_a_reg[62]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y39    in_a_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35    in_a_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35    in_a_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y47    in_b_reg[47]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y75    in_b_reg[480]/C



