<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1100" height="800" x="0" y="0" />
 <library
   expandedCategories="Library/Memories and Memory Controllers,Library/Interface Protocols/Ethernet,Library,Library/Interface Protocols/Ethernet/Example,Library/Interface Protocols,Library/Qsys Interconnect,Library/Memories and Memory Controllers/On-Chip,Library/Qsys Interconnect/Memory-Mapped,Project" />
 <generation
   testbench_system="STANDARD"
   testbench_simulation="VERILOG"
   block_symbol_file="0"
   synthesis="NONE" />
</preferences>
