// Seed: 684397698
macromodule module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  tri1 id_4;
  supply1 id_6;
  assign id_5 = !id_6;
  assign id_4 = 1;
  id_7(
      1, 1
  );
  wire id_8;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri0 id_4,
    output wire id_5,
    output wor  id_6,
    input  wor  id_7,
    input  wor  id_8,
    input  wand id_9
);
  wire id_11;
  module_0(
      id_11, id_11
  );
endmodule
