{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 23:00:41 2023 " "Info: Processing started: Thu May 25 23:00:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mino_Machine -c Mino_Machine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mino_Machine -c Mino_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mino_Machine EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"Mino_Machine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 63 " "Warning: No exact pin location assignment(s) for 24 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[7\] " "Info: Pin c\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[7] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[6\] " "Info: Pin c\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[6] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[5\] " "Info: Pin c\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[5] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[4\] " "Info: Pin c\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[4] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[3\] " "Info: Pin c\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[3] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[2\] " "Info: Pin c\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[2] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[1\] " "Info: Pin c\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[1] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c\[0\] " "Info: Pin c\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { c[0] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[7\] " "Info: Pin b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[7] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[7\] " "Info: Pin a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[7] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[0] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[4] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[5] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[6\] " "Info: Pin a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[6] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[3] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[2] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[1] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[6\] " "Info: Pin b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[6] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[5\] " "Info: Pin b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[5] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[4\] " "Info: Pin b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[4] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Info: Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[3] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Info: Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[2] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Info: Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[1] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Info: Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[0] } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 96 264 864 "b\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk_50MHZ Global clock in PIN 64 " "Info: Automatically promoted signal \"Clk_50MHZ\" to use Global clock in PIN 64" {  } { { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] Global clock " "Info: Automatically promoted some destinations of signal \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella7 " "Info: Destination \"Clock_Divider:inst26\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|counter_cella7\" may be non-global or may not use global clock" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 274 8 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 16 8 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 30 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 33 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "70.346 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 70.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns a\[0\] 1 PIN PIN_53 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 5; PIN Node = 'a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 864 96 264 880 "a\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(0.978 ns) 4.078 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[0\]~COUT 2 COMB LAB_X4_Y1 1 " "Info: 2: + IC(1.968 ns) + CELL(0.978 ns) = 4.078 ns; Loc. = LAB_X4_Y1; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[0\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { a[0] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.893 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~229 3 COMB LAB_X4_Y1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 4.893 ns; Loc. = LAB_X4_Y1; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~229'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.978 ns) 6.641 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~225 4 COMB LAB_X4_Y1 2 " "Info: 4: + IC(0.770 ns) + CELL(0.978 ns) = 6.641 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.764 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~222 5 COMB LAB_X4_Y1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 6.764 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~222'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.887 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~219 6 COMB LAB_X4_Y1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.887 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~219'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 7.286 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~207 7 COMB LAB_X4_Y1 3 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 7.286 ns; Loc. = LAB_X4_Y1; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~207'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 8.520 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~212 8 COMB LAB_X4_Y1 3 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 8.520 ns; Loc. = LAB_X4_Y1; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~212'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~212 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.914 ns) 10.794 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~214 9 COMB LAB_X4_Y2 4 " "Info: 9: + IC(1.360 ns) + CELL(0.914 ns) = 10.794 ns; Loc. = LAB_X4_Y2; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder1\|add_sub_cella\[1\]~214'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~212 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~214 } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.511 ns) 13.030 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\]~556 10 COMB LAB_X2_Y2 3 " "Info: 10: + IC(1.725 ns) + CELL(0.511 ns) = 13.030 ns; Loc. = LAB_X2_Y2; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\]~556'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~214 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 14.210 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\]~557 11 COMB LAB_X2_Y2 2 " "Info: 11: + IC(0.266 ns) + CELL(0.914 ns) = 14.210 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\]~557'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 15.390 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\] 12 COMB LAB_X2_Y2 5 " "Info: 12: + IC(0.980 ns) + CELL(0.200 ns) = 15.390 ns; Loc. = LAB_X2_Y2; Fanout = 5; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 16.570 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[8\]~1937 13 COMB LAB_X2_Y2 4 " "Info: 13: + IC(0.440 ns) + CELL(0.740 ns) = 16.570 ns; Loc. = LAB_X2_Y2; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[8\]~1937'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.978 ns) 18.318 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~95 14 COMB LAB_X2_Y2 2 " "Info: 14: + IC(0.770 ns) + CELL(0.978 ns) = 18.318 ns; Loc. = LAB_X2_Y2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~95'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.441 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~93 15 COMB LAB_X2_Y2 1 " "Info: 15: + IC(0.000 ns) + CELL(0.123 ns) = 18.441 ns; Loc. = LAB_X2_Y2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~93'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 19.256 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~90 16 COMB LAB_X2_Y2 1 " "Info: 16: + IC(0.000 ns) + CELL(0.815 ns) = 19.256 ns; Loc. = LAB_X2_Y2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 20.436 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[18\] 17 COMB LAB_X2_Y2 8 " "Info: 17: + IC(0.669 ns) + CELL(0.511 ns) = 20.436 ns; Loc. = LAB_X2_Y2; Fanout = 8; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[18\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 21.616 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[16\]~1943 18 COMB LAB_X2_Y2 4 " "Info: 18: + IC(0.440 ns) + CELL(0.740 ns) = 21.616 ns; Loc. = LAB_X2_Y2; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[16\]~1943'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(0.978 ns) 25.098 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~119 19 COMB LAB_X6_Y4 2 " "Info: 19: + IC(2.504 ns) + CELL(0.978 ns) = 25.098 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.482 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 25.221 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~117 20 COMB LAB_X6_Y4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.123 ns) = 25.221 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 25.344 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~115 21 COMB LAB_X6_Y4 1 " "Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 25.344 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~115'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 26.159 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~112 22 COMB LAB_X6_Y4 1 " "Info: 22: + IC(0.000 ns) + CELL(0.815 ns) = 26.159 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~112'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 27.339 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\] 23 COMB LAB_X6_Y4 7 " "Info: 23: + IC(0.669 ns) + CELL(0.511 ns) = 27.339 ns; Loc. = LAB_X6_Y4; Fanout = 7; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[27\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 28.519 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[24\]~1948 24 COMB LAB_X6_Y4 4 " "Info: 24: + IC(0.440 ns) + CELL(0.740 ns) = 28.519 ns; Loc. = LAB_X6_Y4; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[24\]~1948'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.978 ns) 31.391 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~143 25 COMB LAB_X7_Y2 2 " "Info: 25: + IC(1.894 ns) + CELL(0.978 ns) = 31.391 ns; Loc. = LAB_X7_Y2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~143'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 31.514 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~141 26 COMB LAB_X7_Y2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.123 ns) = 31.514 ns; Loc. = LAB_X7_Y2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~141'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 31.913 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~139 27 COMB LAB_X7_Y2 2 " "Info: 27: + IC(0.000 ns) + CELL(0.399 ns) = 31.913 ns; Loc. = LAB_X7_Y2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~139'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 33.147 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~134 28 COMB LAB_X7_Y2 1 " "Info: 28: + IC(0.000 ns) + CELL(1.234 ns) = 33.147 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[0\]~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 34.327 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[36\] 29 COMB LAB_X7_Y2 9 " "Info: 29: + IC(0.980 ns) + CELL(0.200 ns) = 34.327 ns; Loc. = LAB_X7_Y2; Fanout = 9; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[36\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.124 ns) + CELL(0.740 ns) 37.191 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[32\]~1952 30 COMB LAB_X3_Y1 4 " "Info: 30: + IC(2.124 ns) + CELL(0.740 ns) = 37.191 ns; Loc. = LAB_X3_Y1; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[32\]~1952'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.978 ns) 40.063 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~167 31 COMB LAB_X4_Y3 2 " "Info: 31: + IC(1.894 ns) + CELL(0.978 ns) = 40.063 ns; Loc. = LAB_X4_Y3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 40.186 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~165 32 COMB LAB_X4_Y3 2 " "Info: 32: + IC(0.000 ns) + CELL(0.123 ns) = 40.186 ns; Loc. = LAB_X4_Y3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 40.585 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~163 33 COMB LAB_X4_Y3 3 " "Info: 33: + IC(0.000 ns) + CELL(0.399 ns) = 40.585 ns; Loc. = LAB_X4_Y3; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 41.819 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~156 34 COMB LAB_X4_Y3 1 " "Info: 34: + IC(0.000 ns) + CELL(1.234 ns) = 41.819 ns; Loc. = LAB_X4_Y3; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[0\]~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 42.999 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[45\] 35 COMB LAB_X4_Y3 10 " "Info: 35: + IC(0.980 ns) + CELL(0.200 ns) = 42.999 ns; Loc. = LAB_X4_Y3; Fanout = 10; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[45\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.740 ns) 45.854 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[40\]~1955 36 COMB LAB_X6_Y2 4 " "Info: 36: + IC(2.115 ns) + CELL(0.740 ns) = 45.854 ns; Loc. = LAB_X6_Y2; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[40\]~1955'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.978 ns) 48.696 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~191 37 COMB LAB_X6_Y3 2 " "Info: 37: + IC(1.864 ns) + CELL(0.978 ns) = 48.696 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~191'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 48.819 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~189 38 COMB LAB_X6_Y3 2 " "Info: 38: + IC(0.000 ns) + CELL(0.123 ns) = 48.819 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~189'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 48.942 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~187 39 COMB LAB_X6_Y3 2 " "Info: 39: + IC(0.000 ns) + CELL(0.123 ns) = 48.942 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 49.341 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~185 40 COMB LAB_X6_Y3 3 " "Info: 40: + IC(0.000 ns) + CELL(0.399 ns) = 49.341 ns; Loc. = LAB_X6_Y3; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~185'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 50.575 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~178 41 COMB LAB_X6_Y3 1 " "Info: 41: + IC(0.000 ns) + CELL(1.234 ns) = 50.575 ns; Loc. = LAB_X6_Y3; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[0\]~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 51.755 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[54\] 42 COMB LAB_X6_Y3 11 " "Info: 42: + IC(0.980 ns) + CELL(0.200 ns) = 51.755 ns; Loc. = LAB_X6_Y3; Fanout = 11; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|selnose\[54\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54] } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 63 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.740 ns) 54.029 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[48\]~1957 43 COMB LAB_X6_Y2 2 " "Info: 43: + IC(1.534 ns) + CELL(0.740 ns) = 54.029 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|StageOut\[48\]~1957'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957 } "NODE_NAME" } } { "db/alt_u_div_qie.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/alt_u_div_qie.tdf" 66 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.978 ns) 56.178 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~217 44 COMB LAB_X5_Y2 1 " "Info: 44: + IC(1.171 ns) + CELL(0.978 ns) = 56.178 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~217'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 56.301 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~215 45 COMB LAB_X5_Y2 1 " "Info: 45: + IC(0.000 ns) + CELL(0.123 ns) = 56.301 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~215'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 56.424 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~213 46 COMB LAB_X5_Y2 1 " "Info: 46: + IC(0.000 ns) + CELL(0.123 ns) = 56.424 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~213'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 56.823 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~211 47 COMB LAB_X5_Y2 1 " "Info: 47: + IC(0.000 ns) + CELL(0.399 ns) = 56.823 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~211'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 58.057 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~202 48 COMB LAB_X5_Y2 4 " "Info: 48: + IC(0.000 ns) + CELL(1.234 ns) = 58.057 ns; Loc. = LAB_X5_Y2; Fanout = 4; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|alt_u_div_qie:divider\|add_sub_l7c:add_sub_7\|add_sub_cella\[0\]~202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202 } "NODE_NAME" } } { "db/add_sub_l7c.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_l7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.445 ns) + CELL(0.978 ns) 61.480 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[0\]~COUT 49 COMB LAB_X7_Y1 2 " "Info: 49: + IC(2.445 ns) + CELL(0.978 ns) = 61.480 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[0\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.423 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 61.603 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[1\]~COUT 50 COMB LAB_X7_Y1 2 " "Info: 50: + IC(0.000 ns) + CELL(0.123 ns) = 61.603 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[1\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 61.726 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[2\]~COUT 51 COMB LAB_X7_Y1 2 " "Info: 51: + IC(0.000 ns) + CELL(0.123 ns) = 61.726 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[2\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 61.849 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[3\]~COUT 52 COMB LAB_X7_Y1 2 " "Info: 52: + IC(0.000 ns) + CELL(0.123 ns) = 61.849 ns; Loc. = LAB_X7_Y1; Fanout = 2; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[3\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 62.248 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[4\]~COUT 53 COMB LAB_X7_Y1 3 " "Info: 53: + IC(0.000 ns) + CELL(0.399 ns) = 62.248 ns; Loc. = LAB_X7_Y1; Fanout = 3; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[4\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 63.482 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[7\] 54 COMB LAB_X7_Y1 1 " "Info: 54: + IC(0.000 ns) + CELL(1.234 ns) = 63.482 ns; Loc. = LAB_X7_Y1; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|add_sub_cve:compl_adder_4\|add_sub_cella\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7] } "NODE_NAME" } } { "db/add_sub_cve.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/add_sub_cve.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.914 ns) 65.732 ns divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|quotient\[7\]~470 55 COMB LAB_X3_Y1 1 " "Info: 55: + IC(1.336 ns) + CELL(0.914 ns) = 65.732 ns; Loc. = LAB_X3_Y1; Fanout = 1; COMB Node = 'divider:inst24\|lpm_divide:lpm_divide_component\|lpm_divide_ejq:auto_generated\|sign_div_unsign_a6h:divider\|quotient\[7\]~470'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470 } "NODE_NAME" } } { "db/sign_div_unsign_a6h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/sign_div_unsign_a6h.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(2.322 ns) 70.346 ns c\[7\] 56 PIN PIN_5 0 " "Info: 56: + IC(2.292 ns) + CELL(2.322 ns) = 70.346 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'c\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.614 ns" { divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470 c[7] } "NODE_NAME" } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 848 560 736 864 "c\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "35.736 ns ( 50.80 % ) " "Info: Total cell delay = 35.736 ns ( 50.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "34.610 ns ( 49.20 % ) " "Info: Total interconnect delay = 34.610 ns ( 49.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "70.346 ns" { a[0] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~229 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~225 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~222 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~219 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~207 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~212 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder1|add_sub_cella[1]~214 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27]~556 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9]~557 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[9] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[8]~1937 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~95 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~93 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~90 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[18] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[16]~1943 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~119 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~117 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~115 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~112 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[27] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[24]~1948 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~143 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~141 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~139 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_i7c:add_sub_4|add_sub_cella[0]~134 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[36] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[32]~1952 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~167 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~165 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~163 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_j7c:add_sub_5|add_sub_cella[0]~156 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[45] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[40]~1955 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~191 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~189 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~187 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~185 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_k7c:add_sub_6|add_sub_cella[0]~178 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|selnose[54] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|StageOut[48]~1957 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~217 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~215 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~213 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~211 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|alt_u_div_qie:divider|add_sub_l7c:add_sub_7|add_sub_cella[0]~202 divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[0]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[1]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[2]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[3]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[4]~COUT divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|add_sub_cve:compl_adder_4|add_sub_cella[7] divider:inst24|lpm_divide:lpm_divide_component|lpm_divide_ejq:auto_generated|sign_div_unsign_a6h:divider|quotient[7]~470 c[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Info: Average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Warning: Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[15\] a permanently disabled " "Info: Pin Bus\[15\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[15\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[14\] a permanently disabled " "Info: Pin Bus\[14\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[14\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[13\] a permanently disabled " "Info: Pin Bus\[13\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[13\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[12\] a permanently disabled " "Info: Pin Bus\[12\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[12\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[11\] a permanently disabled " "Info: Pin Bus\[11\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[11\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[10\] a permanently disabled " "Info: Pin Bus\[10\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[10\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[9\] a permanently disabled " "Info: Pin Bus\[9\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[9\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[8\] a permanently disabled " "Info: Pin Bus\[8\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[8\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[7\] a permanently disabled " "Info: Pin Bus\[7\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[7\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[6\] a permanently disabled " "Info: Pin Bus\[6\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[6\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[5\] a permanently disabled " "Info: Pin Bus\[5\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[5\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[4\] a permanently disabled " "Info: Pin Bus\[4\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[4\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[3\] a permanently disabled " "Info: Pin Bus\[3\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[3\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[2\] a permanently disabled " "Info: Pin Bus\[2\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[2\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[1\] a permanently disabled " "Info: Pin Bus\[1\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[1\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Bus\[0\] a permanently disabled " "Info: Pin Bus\[0\] has a permanently disabled output enable" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[0\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "19 " "Warning: Following 19 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Left GND " "Info: Pin LED_Left has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LED_Left } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Left" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 224 1400 1576 240 "LED_Left" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Left } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Center GND " "Info: Pin LED_Center has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LED_Center } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Center" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 240 1400 1576 256 "LED_Center" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Center } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus_Control VCC " "Info: Pin Bus_Control has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus_Control } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus_Control" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 560 1392 1568 576 "Bus_Control" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus_Control } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[15\] VCC " "Info: Pin Bus\[15\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[15] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[15\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[14\] VCC " "Info: Pin Bus\[14\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[14] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[14\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[13\] VCC " "Info: Pin Bus\[13\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[13] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[13\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[12\] VCC " "Info: Pin Bus\[12\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[12] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[12\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[11\] VCC " "Info: Pin Bus\[11\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[11] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[11\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[10\] VCC " "Info: Pin Bus\[10\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[10] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[10\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[9\] VCC " "Info: Pin Bus\[9\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[9] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[9\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[8\] VCC " "Info: Pin Bus\[8\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[8] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[8\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[7\] VCC " "Info: Pin Bus\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[7] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[7\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[6\] VCC " "Info: Pin Bus\[6\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[6] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[6\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[5\] VCC " "Info: Pin Bus\[5\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[5] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[5\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[4\] VCC " "Info: Pin Bus\[4\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[4] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[4\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[3\] VCC " "Info: Pin Bus\[3\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[3] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[3\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[2\] VCC " "Info: Pin Bus\[2\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[2] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[2\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[1\] VCC " "Info: Pin Bus\[1\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[1] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[1\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Bus\[0\] VCC " "Info: Pin Bus\[0\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { Bus[0] } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Bus\[0\]" } } } } { "Mino_Machine.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.bdf" { { 488 216 392 504 "Bus\[15..0\]" "" } { 280 688 768 296 "bus\[15..12\]" "" } { 296 688 768 312 "bus\[11..8\]" "" } { 312 688 768 328 "bus\[7..4\]" "" } { 328 688 768 344 "bus\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bus[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 23:00:41 2023 " "Info: Processing ended: Thu May 25 23:00:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
