/* DIVU */
void allegrex_instruction_template_s< 0x0000001b, 0xfc00ffff >::interpret(processor_s &processor, u32 opcode)
{
}
