

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9'
================================================================
* Date:           Thu May  9 19:06:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.386 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |        3|    12291|  9.999 ns|  40.966 us|    3|  12291|       no|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_806_9  |        1|    12289|         7|          6|          6|  0 ~ 2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_2 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 10 'alloca' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pix_48 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 11 'alloca' 'pix_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pix_49 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 12 'alloca' 'pix_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pix_50 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 13 'alloca' 'pix_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pix_51 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 14 'alloca' 'pix_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pix_52 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 15 'alloca' 'pix_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pix_53 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 16 'alloca' 'pix_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pix_54 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 17 'alloca' 'pix_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pix_55 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 18 'alloca' 'pix_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp223_read = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_cmp223_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp223_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp223"   --->   Operation 20 'read' 'cmp223_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sub220_cast_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_sub220_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sub220_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub220_cast"   --->   Operation 22 'read' 'sub220_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_icmp9_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_icmp9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp9_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp9"   --->   Operation 24 'read' 'icmp9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp223_2_read = muxlogic"   --->   Operation 25 'muxlogic' 'muxLogicCE_to_cmp223_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cmp223_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp223_2"   --->   Operation 26 'read' 'cmp223_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_15 = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 28 'read' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp223_4_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_cmp223_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cmp223_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp223_4"   --->   Operation 30 'read' 'cmp223_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp223_5_read = muxlogic"   --->   Operation 31 'muxlogic' 'muxLogicCE_to_cmp223_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%cmp223_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp223_5"   --->   Operation 32 'read' 'cmp223_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp_16 = muxlogic"   --->   Operation 33 'muxlogic' 'muxLogicCE_to_tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_66"   --->   Operation 34 'read' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicCE_to_VideoFormat_val_read = muxlogic"   --->   Operation 35 'muxlogic' 'muxLogicCE_to_VideoFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%VideoFormat_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %VideoFormat_val"   --->   Operation 36 'read' 'VideoFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicCE_to_trunc_ln789_1_read = muxlogic"   --->   Operation 37 'muxlogic' 'muxLogicCE_to_trunc_ln789_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln789_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln789_1"   --->   Operation 38 'read' 'trunc_ln789_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_20_read = muxlogic"   --->   Operation 39 'muxlogic' 'muxLogicCE_to_pix_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pix_20_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_20"   --->   Operation 40 'read' 'pix_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_21_read = muxlogic"   --->   Operation 41 'muxlogic' 'muxLogicCE_to_pix_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pix_21_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_21"   --->   Operation 42 'read' 'pix_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_22_read = muxlogic"   --->   Operation 43 'muxlogic' 'muxLogicCE_to_pix_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pix_22_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_22"   --->   Operation 44 'read' 'pix_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_23_read = muxlogic"   --->   Operation 45 'muxlogic' 'muxLogicCE_to_pix_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pix_23_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_23"   --->   Operation 46 'read' 'pix_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_24_read = muxlogic"   --->   Operation 47 'muxlogic' 'muxLogicCE_to_pix_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pix_24_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_24"   --->   Operation 48 'read' 'pix_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_25_read = muxlogic"   --->   Operation 49 'muxlogic' 'muxLogicCE_to_pix_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pix_25_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_25"   --->   Operation 50 'read' 'pix_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_26_read = muxlogic"   --->   Operation 51 'muxlogic' 'muxLogicCE_to_pix_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%pix_26_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_26"   --->   Operation 52 'read' 'pix_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%muxLogicCE_to_pix_27_read = muxlogic"   --->   Operation 53 'muxlogic' 'muxLogicCE_to_pix_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%pix_27_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %pix_27"   --->   Operation 54 'read' 'pix_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sub220_cast_cast = sext i12 %sub220_cast_read"   --->   Operation 55 'sext' 'sub220_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i6 %VideoFormat_val, void "   --->   Operation 56 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane1, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_27_read"   --->   Operation 62 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_55"   --->   Operation 63 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_27_read, i10 %pix_55" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 64 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_26_read"   --->   Operation 65 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_54"   --->   Operation 66 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_26_read, i10 %pix_54" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 67 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_25_read"   --->   Operation 68 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_53"   --->   Operation 69 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_25_read, i10 %pix_53" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 70 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_24_read"   --->   Operation 71 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_52"   --->   Operation 72 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_24_read, i10 %pix_52" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 73 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_23_read"   --->   Operation 74 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_51"   --->   Operation 75 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_23_read, i10 %pix_51" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 76 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_22_read"   --->   Operation 77 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_50"   --->   Operation 78 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_22_read, i10 %pix_50" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 79 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_21_read"   --->   Operation 80 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_49"   --->   Operation 81 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_21_read, i10 %pix_49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 82 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_20_read"   --->   Operation 83 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_48"   --->   Operation 84 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_20_read, i10 %pix_48" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 85 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln806 = muxlogic i12 0"   --->   Operation 86 'muxlogic' 'muxLogicData_to_store_ln806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln806 = muxlogic i12 %x_2"   --->   Operation 87 'muxlogic' 'muxLogicAddr_to_store_ln806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.41ns)   --->   "%store_ln806 = store i12 0, i12 %x_2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 88 'store' 'store_ln806' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_809_10"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_x = muxlogic i12 %x_2"   --->   Operation 90 'muxlogic' 'MuxLogicAddr_to_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%x = load i12 %x_2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 91 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.81ns)   --->   "%x_3 = add i12 %x, i12 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 92 'add' 'x_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.81ns)   --->   "%icmp_ln806 = icmp_eq  i12 %x, i12 %trunc_ln789_1_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 93 'icmp' 'icmp_ln806' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln806 = br i1 %icmp_ln806, void %VITIS_LOOP_809_10.split, void %for.inc322.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 94 'br' 'br_ln806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln806 = zext i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 95 'zext' 'zext_ln806' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.81ns)   --->   "%cmp221 = icmp_slt  i13 %zext_ln806, i13 %sub220_cast_cast" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 96 'icmp' 'cmp221' <Predicate = (!icmp_ln806)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.30ns)   --->   "%or_ln811 = or i1 %cmp221, i1 %cmp223_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 97 'or' 'or_ln811' <Predicate = (!icmp_ln806)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.71ns)   --->   "%icmp_ln832 = icmp_eq  i6 %VideoFormat_val_read, i6 23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:832]   --->   Operation 98 'icmp' 'icmp_ln832' <Predicate = (!icmp_ln806)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.30ns)   --->   "%and_ln832 = and i1 %tmp_16, i1 %icmp_ln832" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:832]   --->   Operation 99 'and' 'and_ln832' <Predicate = (!icmp_ln806)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln832 = br i1 %and_ln832, void %if.then317, void %for.inc319" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:832]   --->   Operation 100 'br' 'br_ln832' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln806 = muxlogic i12 %x_3"   --->   Operation 101 'muxlogic' 'muxLogicData_to_store_ln806' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln806 = muxlogic i12 %x_2"   --->   Operation 102 'muxlogic' 'muxLogicAddr_to_store_ln806' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.41ns)   --->   "%store_ln806 = store i12 %x_3, i12 %x_2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 103 'store' 'store_ln806' <Predicate = (!icmp_ln806)> <Delay = 0.41>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix = muxlogic i10 %pix_48"   --->   Operation 104 'muxlogic' 'MuxLogicAddr_to_pix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%pix = load i10 %pix_48"   --->   Operation 105 'load' 'pix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_231 = muxlogic i10 %pix_49"   --->   Operation 106 'muxlogic' 'MuxLogicAddr_to_pix_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%pix_231 = load i10 %pix_49"   --->   Operation 107 'load' 'pix_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_232 = muxlogic i10 %pix_50"   --->   Operation 108 'muxlogic' 'MuxLogicAddr_to_pix_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%pix_232 = load i10 %pix_50"   --->   Operation 109 'load' 'pix_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_233 = muxlogic i10 %pix_51"   --->   Operation 110 'muxlogic' 'MuxLogicAddr_to_pix_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%pix_233 = load i10 %pix_51"   --->   Operation 111 'load' 'pix_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_234 = muxlogic i10 %pix_52"   --->   Operation 112 'muxlogic' 'MuxLogicAddr_to_pix_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%pix_234 = load i10 %pix_52"   --->   Operation 113 'load' 'pix_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_235 = muxlogic i10 %pix_53"   --->   Operation 114 'muxlogic' 'MuxLogicAddr_to_pix_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%pix_235 = load i10 %pix_53"   --->   Operation 115 'load' 'pix_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_236 = muxlogic i10 %pix_54"   --->   Operation 116 'muxlogic' 'MuxLogicAddr_to_pix_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%pix_236 = load i10 %pix_54"   --->   Operation 117 'load' 'pix_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_pix_237 = muxlogic i10 %pix_55"   --->   Operation 118 'muxlogic' 'MuxLogicAddr_to_pix_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%pix_237 = load i10 %pix_55"   --->   Operation 119 'load' 'pix_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln808 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:808]   --->   Operation 121 'specpipeline' 'specpipeline_ln808' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln806 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 122 'specloopname' 'specloopname_ln806' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.40ns)   --->   "%br_ln811 = br i1 %or_ln811, void %for.inc255, void %if.then224" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 123 'br' 'br_ln811' <Predicate = (!icmp_ln806)> <Delay = 0.40>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read = muxlogic"   --->   Operation 124 'muxlogic' 'muxLogicCE_to_img_read' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.85ns)   --->   "%img_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 125 'read' 'img_read' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%pix_238 = trunc i120 %img_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 126 'trunc' 'pix_238' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%pix_128 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 127 'partselect' 'pix_128' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%pix_129 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 128 'partselect' 'pix_129' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%pix_130 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 129 'partselect' 'pix_130' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%pix_131 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 130 'partselect' 'pix_131' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%pix_132 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 131 'partselect' 'pix_132' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%pix_133 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 132 'partselect' 'pix_133' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%pix_134 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 133 'partselect' 'pix_134' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.40ns)   --->   "%br_ln812 = br void %for.inc255" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 134 'br' 'br_ln812' <Predicate = (!icmp_ln806 & or_ln811)> <Delay = 0.40>
ST_2 : Operation 135 [1/1] (0.30ns)   --->   "%or_ln811_1 = or i1 %cmp221, i1 %icmp9_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 135 'or' 'or_ln811_1' <Predicate = (!icmp_ln806)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_237"   --->   Operation 320 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_55_out"   --->   Operation 321 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_237, i10 %pix_55_out"   --->   Operation 322 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_236"   --->   Operation 323 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_54_out"   --->   Operation 324 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_236, i10 %pix_54_out"   --->   Operation 325 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_235"   --->   Operation 326 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_53_out"   --->   Operation 327 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_235, i10 %pix_53_out"   --->   Operation 328 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_234"   --->   Operation 329 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_52_out"   --->   Operation 330 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_234, i10 %pix_52_out"   --->   Operation 331 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_233"   --->   Operation 332 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_51_out"   --->   Operation 333 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_233, i10 %pix_51_out"   --->   Operation 334 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_232"   --->   Operation 335 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_50_out"   --->   Operation 336 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_232, i10 %pix_50_out"   --->   Operation 337 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix_231"   --->   Operation 338 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_49_out"   --->   Operation 339 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix_231, i10 %pix_49_out"   --->   Operation 340 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i10 %pix"   --->   Operation 341 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i10 %pix_48_out"   --->   Operation 342 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %pix, i10 %pix_48_out"   --->   Operation 343 'store' 'store_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 344 'ret' 'ret_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%pix_123 = phi i10 %pix_134, void %if.then224, i10 %pix_237, void %VITIS_LOOP_809_10.split"   --->   Operation 136 'phi' 'pix_123' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%pix_122 = phi i10 %pix_133, void %if.then224, i10 %pix_236, void %VITIS_LOOP_809_10.split"   --->   Operation 137 'phi' 'pix_122' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%pix_121 = phi i10 %pix_132, void %if.then224, i10 %pix_235, void %VITIS_LOOP_809_10.split"   --->   Operation 138 'phi' 'pix_121' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%pix_120 = phi i10 %pix_131, void %if.then224, i10 %pix_234, void %VITIS_LOOP_809_10.split"   --->   Operation 139 'phi' 'pix_120' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%pix_119 = phi i10 %pix_130, void %if.then224, i10 %pix_233, void %VITIS_LOOP_809_10.split"   --->   Operation 140 'phi' 'pix_119' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%pix_118 = phi i10 %pix_129, void %if.then224, i10 %pix_232, void %VITIS_LOOP_809_10.split"   --->   Operation 141 'phi' 'pix_118' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%pix_117 = phi i10 %pix_128, void %if.then224, i10 %pix_231, void %VITIS_LOOP_809_10.split"   --->   Operation 142 'phi' 'pix_117' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%pix_116 = phi i10 %pix_238, void %if.then224, i10 %pix, void %VITIS_LOOP_809_10.split"   --->   Operation 143 'phi' 'pix_116' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.40ns)   --->   "%br_ln811 = br i1 %or_ln811_1, void %for.inc255.1, void %if.then224.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 144 'br' 'br_ln811' <Predicate = (!icmp_ln806)> <Delay = 0.40>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_8 = muxlogic"   --->   Operation 145 'muxlogic' 'muxLogicCE_to_img_read_8' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.85ns)   --->   "%img_read_8 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 146 'read' 'img_read_8' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%pix_239 = trunc i120 %img_read_8" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 147 'trunc' 'pix_239' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%pix_240 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 148 'partselect' 'pix_240' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%pix_214 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 149 'partselect' 'pix_214' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%pix_215 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 150 'partselect' 'pix_215' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%pix_224 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 151 'partselect' 'pix_224' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%pix_225 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 152 'partselect' 'pix_225' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%pix_226 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 153 'partselect' 'pix_226' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%pix_227 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_8, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 154 'partselect' 'pix_227' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.40ns)   --->   "%br_ln812 = br void %for.inc255.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 155 'br' 'br_ln812' <Predicate = (!icmp_ln806 & or_ln811_1)> <Delay = 0.40>
ST_3 : Operation 156 [1/1] (0.30ns)   --->   "%or_ln811_2 = or i1 %cmp221, i1 %cmp223_2_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 156 'or' 'or_ln811_2' <Predicate = (!icmp_ln806)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.30ns)   --->   "%or_ln811_3 = or i1 %cmp221, i1 %tmp_15" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 157 'or' 'or_ln811_3' <Predicate = (!icmp_ln806)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.30ns)   --->   "%or_ln811_4 = or i1 %cmp221, i1 %cmp223_4_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 158 'or' 'or_ln811_4' <Predicate = (!icmp_ln806)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.30ns)   --->   "%or_ln811_5 = or i1 %cmp221, i1 %cmp223_5_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 159 'or' 'or_ln811_5' <Predicate = (!icmp_ln806)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.25>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%pix_179 = phi i10 %pix_227, void %if.then224.1, i10 %pix_123, void %for.inc255"   --->   Operation 160 'phi' 'pix_179' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%pix_178 = phi i10 %pix_226, void %if.then224.1, i10 %pix_122, void %for.inc255"   --->   Operation 161 'phi' 'pix_178' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%pix_177 = phi i10 %pix_225, void %if.then224.1, i10 %pix_121, void %for.inc255"   --->   Operation 162 'phi' 'pix_177' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%pix_176 = phi i10 %pix_224, void %if.then224.1, i10 %pix_120, void %for.inc255"   --->   Operation 163 'phi' 'pix_176' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%pix_175 = phi i10 %pix_215, void %if.then224.1, i10 %pix_119, void %for.inc255"   --->   Operation 164 'phi' 'pix_175' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%pix_174 = phi i10 %pix_214, void %if.then224.1, i10 %pix_118, void %for.inc255"   --->   Operation 165 'phi' 'pix_174' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%pix_173 = phi i10 %pix_240, void %if.then224.1, i10 %pix_117, void %for.inc255"   --->   Operation 166 'phi' 'pix_173' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%pix_172 = phi i10 %pix_239, void %if.then224.1, i10 %pix_116, void %for.inc255"   --->   Operation 167 'phi' 'pix_172' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.40ns)   --->   "%br_ln811 = br i1 %or_ln811_2, void %for.inc255.2, void %if.then224.2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 168 'br' 'br_ln811' <Predicate = (!icmp_ln806)> <Delay = 0.40>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_9 = muxlogic"   --->   Operation 169 'muxlogic' 'muxLogicCE_to_img_read_9' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.85ns)   --->   "%img_read_9 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 170 'read' 'img_read_9' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%pix_244 = trunc i120 %img_read_9" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 171 'trunc' 'pix_244' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%pix_245 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 172 'partselect' 'pix_245' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%pix_228 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 173 'partselect' 'pix_228' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%pix_229 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 174 'partselect' 'pix_229' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%pix_230 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 175 'partselect' 'pix_230' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%pix_241 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 176 'partselect' 'pix_241' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%pix_242 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 177 'partselect' 'pix_242' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%pix_243 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_9, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 178 'partselect' 'pix_243' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.40ns)   --->   "%br_ln812 = br void %for.inc255.2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 179 'br' 'br_ln812' <Predicate = (!icmp_ln806 & or_ln811_2)> <Delay = 0.40>

State 5 <SV = 4> <Delay = 1.25>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%pix_223 = phi i10 %pix_243, void %if.then224.2, i10 %pix_179, void %for.inc255.1"   --->   Operation 180 'phi' 'pix_223' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%pix_222 = phi i10 %pix_242, void %if.then224.2, i10 %pix_178, void %for.inc255.1"   --->   Operation 181 'phi' 'pix_222' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%pix_221 = phi i10 %pix_241, void %if.then224.2, i10 %pix_177, void %for.inc255.1"   --->   Operation 182 'phi' 'pix_221' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%pix_220 = phi i10 %pix_230, void %if.then224.2, i10 %pix_176, void %for.inc255.1"   --->   Operation 183 'phi' 'pix_220' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%pix_219 = phi i10 %pix_229, void %if.then224.2, i10 %pix_175, void %for.inc255.1"   --->   Operation 184 'phi' 'pix_219' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%pix_218 = phi i10 %pix_228, void %if.then224.2, i10 %pix_174, void %for.inc255.1"   --->   Operation 185 'phi' 'pix_218' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%pix_217 = phi i10 %pix_245, void %if.then224.2, i10 %pix_173, void %for.inc255.1"   --->   Operation 186 'phi' 'pix_217' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%pix_216 = phi i10 %pix_244, void %if.then224.2, i10 %pix_172, void %for.inc255.1"   --->   Operation 187 'phi' 'pix_216' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.40ns)   --->   "%br_ln811 = br i1 %or_ln811_3, void %for.inc255.3, void %if.then224.3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 188 'br' 'br_ln811' <Predicate = (!icmp_ln806)> <Delay = 0.40>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_10 = muxlogic"   --->   Operation 189 'muxlogic' 'muxLogicCE_to_img_read_10' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.85ns)   --->   "%img_read_10 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 190 'read' 'img_read_10' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%pix_252 = trunc i120 %img_read_10" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 191 'trunc' 'pix_252' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%pix_253 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 192 'partselect' 'pix_253' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%pix_246 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 193 'partselect' 'pix_246' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%pix_247 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 194 'partselect' 'pix_247' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%pix_248 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 195 'partselect' 'pix_248' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%pix_249 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 196 'partselect' 'pix_249' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%pix_250 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 197 'partselect' 'pix_250' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%pix_251 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_10, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 198 'partselect' 'pix_251' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.40ns)   --->   "%br_ln812 = br void %for.inc255.3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 199 'br' 'br_ln812' <Predicate = (!icmp_ln806 & or_ln811_3)> <Delay = 0.40>

State 6 <SV = 5> <Delay = 1.25>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%pix_261 = phi i10 %pix_251, void %if.then224.3, i10 %pix_223, void %for.inc255.2"   --->   Operation 200 'phi' 'pix_261' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%pix_260 = phi i10 %pix_250, void %if.then224.3, i10 %pix_222, void %for.inc255.2"   --->   Operation 201 'phi' 'pix_260' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%pix_259 = phi i10 %pix_249, void %if.then224.3, i10 %pix_221, void %for.inc255.2"   --->   Operation 202 'phi' 'pix_259' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%pix_258 = phi i10 %pix_248, void %if.then224.3, i10 %pix_220, void %for.inc255.2"   --->   Operation 203 'phi' 'pix_258' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%pix_257 = phi i10 %pix_247, void %if.then224.3, i10 %pix_219, void %for.inc255.2"   --->   Operation 204 'phi' 'pix_257' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%pix_256 = phi i10 %pix_246, void %if.then224.3, i10 %pix_218, void %for.inc255.2"   --->   Operation 205 'phi' 'pix_256' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%pix_255 = phi i10 %pix_253, void %if.then224.3, i10 %pix_217, void %for.inc255.2"   --->   Operation 206 'phi' 'pix_255' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%pix_254 = phi i10 %pix_252, void %if.then224.3, i10 %pix_216, void %for.inc255.2"   --->   Operation 207 'phi' 'pix_254' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.40ns)   --->   "%br_ln811 = br i1 %or_ln811_4, void %for.inc255.4, void %if.then224.4" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 208 'br' 'br_ln811' <Predicate = (!icmp_ln806)> <Delay = 0.40>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_11 = muxlogic"   --->   Operation 209 'muxlogic' 'muxLogicCE_to_img_read_11' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.85ns)   --->   "%img_read_11 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 210 'read' 'img_read_11' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%pix_268 = trunc i120 %img_read_11" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 211 'trunc' 'pix_268' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%pix_269 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 212 'partselect' 'pix_269' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%pix_262 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 213 'partselect' 'pix_262' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%pix_263 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 214 'partselect' 'pix_263' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%pix_264 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 215 'partselect' 'pix_264' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%pix_265 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 216 'partselect' 'pix_265' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%pix_266 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 217 'partselect' 'pix_266' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%pix_267 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_11, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 218 'partselect' 'pix_267' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.40ns)   --->   "%br_ln812 = br void %for.inc255.4" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 219 'br' 'br_ln812' <Predicate = (!icmp_ln806 & or_ln811_4)> <Delay = 0.40>

State 7 <SV = 6> <Delay = 2.38>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%pix_277 = phi i10 %pix_267, void %if.then224.4, i10 %pix_261, void %for.inc255.3"   --->   Operation 220 'phi' 'pix_277' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%pix_276 = phi i10 %pix_266, void %if.then224.4, i10 %pix_260, void %for.inc255.3"   --->   Operation 221 'phi' 'pix_276' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%pix_275 = phi i10 %pix_265, void %if.then224.4, i10 %pix_259, void %for.inc255.3"   --->   Operation 222 'phi' 'pix_275' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%pix_274 = phi i10 %pix_264, void %if.then224.4, i10 %pix_258, void %for.inc255.3"   --->   Operation 223 'phi' 'pix_274' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%pix_273 = phi i10 %pix_263, void %if.then224.4, i10 %pix_257, void %for.inc255.3"   --->   Operation 224 'phi' 'pix_273' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%pix_272 = phi i10 %pix_262, void %if.then224.4, i10 %pix_256, void %for.inc255.3"   --->   Operation 225 'phi' 'pix_272' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%pix_271 = phi i10 %pix_269, void %if.then224.4, i10 %pix_255, void %for.inc255.3"   --->   Operation 226 'phi' 'pix_271' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%pix_270 = phi i10 %pix_268, void %if.then224.4, i10 %pix_254, void %for.inc255.3"   --->   Operation 227 'phi' 'pix_270' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.40ns)   --->   "%br_ln811 = br i1 %or_ln811_5, void %for.inc255.5, void %if.then224.5" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:811]   --->   Operation 228 'br' 'br_ln811' <Predicate = (!icmp_ln806)> <Delay = 0.40>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%muxLogicCE_to_img_read_12 = muxlogic"   --->   Operation 229 'muxlogic' 'muxLogicCE_to_img_read_12' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.85ns)   --->   "%img_read_12 = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %img" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 230 'read' 'img_read_12' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%pix_284 = trunc i120 %img_read_12" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 231 'trunc' 'pix_284' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%pix_285 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 10, i32 19" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 232 'partselect' 'pix_285' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%pix_278 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 30, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 233 'partselect' 'pix_278' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%pix_279 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 40, i32 49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 234 'partselect' 'pix_279' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%pix_280 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 60, i32 69" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 235 'partselect' 'pix_280' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%pix_281 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 70, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 236 'partselect' 'pix_281' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%pix_282 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 90, i32 99" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 237 'partselect' 'pix_282' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%pix_283 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %img_read_12, i32 100, i32 109" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 238 'partselect' 'pix_283' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.40ns)   --->   "%br_ln812 = br void %for.inc255.5" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812]   --->   Operation 239 'br' 'br_ln812' <Predicate = (!icmp_ln806 & or_ln811_5)> <Delay = 0.40>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%pix_293 = phi i10 %pix_283, void %if.then224.5, i10 %pix_277, void %for.inc255.4"   --->   Operation 240 'phi' 'pix_293' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%pix_292 = phi i10 %pix_282, void %if.then224.5, i10 %pix_276, void %for.inc255.4"   --->   Operation 241 'phi' 'pix_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%pix_291 = phi i10 %pix_281, void %if.then224.5, i10 %pix_275, void %for.inc255.4"   --->   Operation 242 'phi' 'pix_291' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%pix_290 = phi i10 %pix_280, void %if.then224.5, i10 %pix_274, void %for.inc255.4"   --->   Operation 243 'phi' 'pix_290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%pix_289 = phi i10 %pix_279, void %if.then224.5, i10 %pix_273, void %for.inc255.4"   --->   Operation 244 'phi' 'pix_289' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%pix_288 = phi i10 %pix_278, void %if.then224.5, i10 %pix_272, void %for.inc255.4"   --->   Operation 245 'phi' 'pix_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%pix_287 = phi i10 %pix_285, void %if.then224.5, i10 %pix_271, void %for.inc255.4"   --->   Operation 246 'phi' 'pix_287' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%pix_286 = phi i10 %pix_284, void %if.then224.5, i10 %pix_270, void %for.inc255.4"   --->   Operation 247 'phi' 'pix_286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_out_pix_Y_1_out_load = muxlogic i256 %out_pix_Y_1_out"   --->   Operation 248 'muxlogic' 'MuxLogicAddr_to_out_pix_Y_1_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%out_pix_Y_1_out_load = load i256 %out_pix_Y_1_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 249 'load' 'out_pix_Y_1_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_out_pix_UV_1_out_load = muxlogic i256 %out_pix_UV_1_out"   --->   Operation 250 'muxlogic' 'MuxLogicAddr_to_out_pix_UV_1_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%out_pix_UV_1_out_load = load i256 %out_pix_UV_1_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 251 'load' 'out_pix_UV_1_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_120, i10 %pix_118, i10 %pix_116" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 252 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%out_pix_Y = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y_1_out_load, i30 %tmp, i32 0, i32 29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 253 'partset' 'out_pix_Y' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_121, i10 %pix_119, i10 %pix_117" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 254 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%out_pix_UV = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV_1_out_load, i30 %tmp_s, i32 0, i32 29" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 255 'partset' 'out_pix_UV' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_174, i10 %pix_172, i10 %pix_122" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 256 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%out_pix_Y_1 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y, i30 %tmp_1, i32 32, i32 61" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 257 'partset' 'out_pix_Y_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_175, i10 %pix_173, i10 %pix_123" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 258 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%out_pix_UV_1 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV, i30 %tmp_2, i32 32, i32 61" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 259 'partset' 'out_pix_UV_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_216, i10 %pix_178, i10 %pix_176" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 260 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%out_pix_Y_2 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y_1, i30 %tmp_3, i32 64, i32 93" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 261 'partset' 'out_pix_Y_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_217, i10 %pix_179, i10 %pix_177" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 262 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%out_pix_UV_2 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV_1, i30 %tmp_4, i32 64, i32 93" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 263 'partset' 'out_pix_UV_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_222, i10 %pix_220, i10 %pix_218" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 264 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%out_pix_Y_3 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y_2, i30 %tmp_5, i32 96, i32 125" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 265 'partset' 'out_pix_Y_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_223, i10 %pix_221, i10 %pix_219" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 266 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%out_pix_UV_3 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV_2, i30 %tmp_6, i32 96, i32 125" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 267 'partset' 'out_pix_UV_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_258, i10 %pix_256, i10 %pix_254" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 268 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%out_pix_Y_4 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y_3, i30 %tmp_7, i32 128, i32 157" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 269 'partset' 'out_pix_Y_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_259, i10 %pix_257, i10 %pix_255" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 270 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%out_pix_UV_4 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV_3, i30 %tmp_8, i32 128, i32 157" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 271 'partset' 'out_pix_UV_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_272, i10 %pix_270, i10 %pix_260" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 272 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%out_pix_Y_5 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y_4, i30 %tmp_9, i32 160, i32 189" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 273 'partset' 'out_pix_Y_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_273, i10 %pix_271, i10 %pix_261" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 274 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%out_pix_UV_5 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV_4, i30 %tmp_10, i32 160, i32 189" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 275 'partset' 'out_pix_UV_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_286, i10 %pix_276, i10 %pix_274" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 276 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%out_pix_Y_6 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y_5, i30 %tmp_11, i32 192, i32 221" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 277 'partset' 'out_pix_Y_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_287, i10 %pix_277, i10 %pix_275" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 278 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%out_pix_UV_6 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV_5, i30 %tmp_12, i32 192, i32 221" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 279 'partset' 'out_pix_UV_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_292, i10 %pix_290, i10 %pix_288" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 280 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%out_pix_Y_7 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_Y_6, i30 %tmp_13, i32 224, i32 253" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:827]   --->   Operation 281 'partset' 'out_pix_Y_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %pix_293, i10 %pix_291, i10 %pix_289" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 282 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%out_pix_UV_7 = partset i256 @_ssdm_op_PartSet.i256.i256.i30.i32.i32, i256 %out_pix_UV_6, i30 %tmp_14, i32 224, i32 253" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:828]   --->   Operation 283 'partset' 'out_pix_UV_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln830 = muxlogic i256 %out_pix_Y_7"   --->   Operation 284 'muxlogic' 'muxLogicData_to_write_ln830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (1.12ns)   --->   "%write_ln830 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0, i256 %out_pix_Y_7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:830]   --->   Operation 285 'write' 'write_ln830' <Predicate = true> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln833 = muxlogic i256 %out_pix_UV_7"   --->   Operation 286 'muxlogic' 'muxLogicData_to_write_ln833' <Predicate = (!and_ln832)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (1.12ns)   --->   "%write_ln833 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane1, i256 %out_pix_UV_7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:833]   --->   Operation 287 'write' 'write_ln833' <Predicate = (!and_ln832)> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln833 = br void %for.inc319" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:833]   --->   Operation 288 'br' 'br_ln833' <Predicate = (!and_ln832)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_293"   --->   Operation 289 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_55"   --->   Operation 290 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_293, i10 %pix_55" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 291 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_292"   --->   Operation 292 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_54"   --->   Operation 293 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_292, i10 %pix_54" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 294 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_291"   --->   Operation 295 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_53"   --->   Operation 296 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_291, i10 %pix_53" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 297 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_290"   --->   Operation 298 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_52"   --->   Operation 299 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_290, i10 %pix_52" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 300 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_289"   --->   Operation 301 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_51"   --->   Operation 302 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_289, i10 %pix_51" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 303 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_288"   --->   Operation 304 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_50"   --->   Operation 305 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_288, i10 %pix_50" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 306 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_287"   --->   Operation 307 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_49"   --->   Operation 308 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_287, i10 %pix_49" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 309 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln329 = muxlogic i10 %pix_286"   --->   Operation 310 'muxlogic' 'muxLogicData_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln329 = muxlogic i10 %pix_48"   --->   Operation 311 'muxlogic' 'muxLogicAddr_to_store_ln329' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.40ns)   --->   "%store_ln329 = store i10 %pix_286, i10 %pix_48" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:329]   --->   Operation 312 'store' 'store_ln329' <Predicate = true> <Delay = 0.40>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln799 = muxlogic i256 %out_pix_UV_7"   --->   Operation 313 'muxlogic' 'muxLogicData_to_store_ln799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln799 = muxlogic i256 %out_pix_UV_1_out"   --->   Operation 314 'muxlogic' 'muxLogicAddr_to_store_ln799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln799 = store i256 %out_pix_UV_7, i256 %out_pix_UV_1_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:799]   --->   Operation 315 'store' 'store_ln799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln799 = muxlogic i256 %out_pix_Y_7"   --->   Operation 316 'muxlogic' 'muxLogicData_to_store_ln799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln799 = muxlogic i256 %out_pix_Y_1_out"   --->   Operation 317 'muxlogic' 'muxLogicAddr_to_store_ln799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%store_ln799 = store i256 %out_pix_Y_7, i256 %out_pix_Y_1_out" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:799]   --->   Operation 318 'store' 'store_ln799' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln806 = br void %VITIS_LOOP_809_10" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806]   --->   Operation 319 'br' 'br_ln806' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.652ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln806', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806) of constant 0 on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806 [110]  (0.419 ns)
	'load' operation 12 bit ('x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806) on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806 [114]  (0.000 ns)
	'add' operation 12 bit ('x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806) [131]  (0.814 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln806') [348]  (0.000 ns)
	'store' operation 0 bit ('store_ln806', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806) of variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806 on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:806 [350]  (0.419 ns)

 <State 2>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read') [143]  (0.000 ns)
	fifo read operation ('img_read', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [144]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 3>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_8') [166]  (0.000 ns)
	fifo read operation ('img_read_8', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [167]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 4>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_9') [189]  (0.000 ns)
	fifo read operation ('img_read_9', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [190]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 5>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_10') [212]  (0.000 ns)
	fifo read operation ('img_read_10', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [213]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 6>: 1.259ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_11') [235]  (0.000 ns)
	fifo read operation ('img_read_11', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [236]  (0.857 ns)
	blocking operation 0.402 ns on control path)

 <State 7>: 2.386ns
The critical path consists of the following:
	'muxlogic' operation 120 bit ('muxLogicCE_to_img_read_12') [258]  (0.000 ns)
	fifo read operation ('img_read_12', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [259]  (0.857 ns)
	multiplexor before 'phi' operation 10 bit ('pix') with incoming values : ('pix') ('pix', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [270]  (0.402 ns)
	'phi' operation 10 bit ('pix') with incoming values : ('pix') ('pix', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:812) [270]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln833') [320]  (0.000 ns)
	fifo write operation ('write_ln833', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:833) on port 'bytePlanes_plane1' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:833) [321]  (1.127 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
