\hypertarget{structQspi}{}\section{Qspi Struct Reference}
\label{structQspi}\index{Qspi@{Qspi}}


\mbox{\hyperlink{structQspi}{Qspi}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+qspi.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structQspi_a568109a701c00882bec4a6307f95b5dd}\label{structQspi_a568109a701c00882bec4a6307f95b5dd}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a568109a701c00882bec4a6307f95b5dd}{Q\+S\+P\+I\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x00) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a6e5738c4defd648cbb9b8d376d24c3f8}\label{structQspi_a6e5738c4defd648cbb9b8d376d24c3f8}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a6e5738c4defd648cbb9b8d376d24c3f8}{Q\+S\+P\+I\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x04) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_ade5e7d885774eedf6c53ed64c96b5d0d}\label{structQspi_ade5e7d885774eedf6c53ed64c96b5d0d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structQspi_ade5e7d885774eedf6c53ed64c96b5d0d}{Q\+S\+P\+I\+\_\+\+R\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x08) Receive Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a6dba40b323785845dee562016c2f9ab5}\label{structQspi_a6dba40b323785845dee562016c2f9ab5}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a6dba40b323785845dee562016c2f9ab5}{Q\+S\+P\+I\+\_\+\+T\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x0C) Transmit Data Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a2bfac023f7b78002f45c1ab0f8676678}\label{structQspi_a2bfac023f7b78002f45c1ab0f8676678}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a2bfac023f7b78002f45c1ab0f8676678}{Q\+S\+P\+I\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x10) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_ae658b151a8292cd68054ca58150d6bbf}\label{structQspi_ae658b151a8292cd68054ca58150d6bbf}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structQspi_ae658b151a8292cd68054ca58150d6bbf}{Q\+S\+P\+I\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x14) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a51a1eb144324df765856c394cc19d336}\label{structQspi_a51a1eb144324df765856c394cc19d336}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a51a1eb144324df765856c394cc19d336}{Q\+S\+P\+I\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x18) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a0d157f3578d539ce48be0cd8b8eaec32}\label{structQspi_a0d157f3578d539ce48be0cd8b8eaec32}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a0d157f3578d539ce48be0cd8b8eaec32}{Q\+S\+P\+I\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x1C) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a0fd69b17320c731f217eb93ca080d004}\label{structQspi_a0fd69b17320c731f217eb93ca080d004}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a0fd69b17320c731f217eb93ca080d004}{Q\+S\+P\+I\+\_\+\+S\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x20) Serial Clock Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a2a662e64360894ed113848a0e08f28bd}\label{structQspi_a2a662e64360894ed113848a0e08f28bd}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}3\mbox{]}
\item 
\mbox{\Hypertarget{structQspi_a70b72dad02643f1523b149eccf486c9b}\label{structQspi_a70b72dad02643f1523b149eccf486c9b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a70b72dad02643f1523b149eccf486c9b}{Q\+S\+P\+I\+\_\+\+I\+AR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x30) Instruction Address Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_ab5c61d2cf8fca6d7cb39cb701366e366}\label{structQspi_ab5c61d2cf8fca6d7cb39cb701366e366}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structQspi_ab5c61d2cf8fca6d7cb39cb701366e366}{Q\+S\+P\+I\+\_\+\+I\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x34) Instruction Code Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a96864a59fec645179b97a341dabdeab7}\label{structQspi_a96864a59fec645179b97a341dabdeab7}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a96864a59fec645179b97a341dabdeab7}{Q\+S\+P\+I\+\_\+\+I\+FR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x38) Instruction Frame Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a3bc7238f5d61cd0d4f535fe7a0341225}\label{structQspi_a3bc7238f5d61cd0d4f535fe7a0341225}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structQspi_aa9d2e718e014af79dd4a8d0ce6851132}\label{structQspi_aa9d2e718e014af79dd4a8d0ce6851132}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structQspi_aa9d2e718e014af79dd4a8d0ce6851132}{Q\+S\+P\+I\+\_\+\+S\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x40) Scrambling Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a581d7496746e8c2db1e57e4c72690ea7}\label{structQspi_a581d7496746e8c2db1e57e4c72690ea7}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a581d7496746e8c2db1e57e4c72690ea7}{Q\+S\+P\+I\+\_\+\+S\+KR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x44) Scrambling Key Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_af2256f13aa5fd92b83f673564f78e831}\label{structQspi_af2256f13aa5fd92b83f673564f78e831}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}39\mbox{]}
\item 
\mbox{\Hypertarget{structQspi_a0f668a6fc6c510f696d6f0c3cd83aaf9}\label{structQspi_a0f668a6fc6c510f696d6f0c3cd83aaf9}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structQspi_a0f668a6fc6c510f696d6f0c3cd83aaf9}{Q\+S\+P\+I\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_ab09bd23205fb10a7b74009efacd9d731}\label{structQspi_ab09bd23205fb10a7b74009efacd9d731}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structQspi_ab09bd23205fb10a7b74009efacd9d731}{Q\+S\+P\+I\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structQspi_a92d6e84cc05216d44a10511ed6a119d2}\label{structQspi_a92d6e84cc05216d44a10511ed6a119d2}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structQspi_aff95e1988aaddc0588824a40c481d03d}\label{structQspi_aff95e1988aaddc0588824a40c481d03d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structQspi_aff95e1988aaddc0588824a40c481d03d}{Q\+S\+P\+I\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structQspi}{Qspi}} Offset\+: 0x00\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structQspi}{Qspi}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+qspi.\+h\end{DoxyCompactItemize}
