// Seed: 4198903261
module module_0 ();
  wand  id_1;
  logic id_2;
  logic id_3, id_4;
  reg id_5 = 1'b0;
  always @(posedge id_1[1 : 1] or posedge id_2) begin
    id_5 <= id_0;
  end
endmodule
