

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_186_1'
================================================================
* Date:           Sun Oct 12 10:03:37 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98308|    98308|  0.983 ms|  0.983 ms|  98308|  98308|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_186_1  |    98306|    98306|         6|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|     103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     103|     186|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_164_32_1_1_U39  |mux_164_32_1_1  |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  65|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln186_fu_348_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln186_fu_312_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_13      |   9|          2|   16|         32|
    |ap_sig_allocacmp_sum_load  |   9|          2|   32|         64|
    |i_fu_76                    |   9|          2|   16|         32|
    |sum_fu_72                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         18|  100|        202|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_13_reg_427                 |  16|   0|   16|          0|
    |i_fu_76                      |  16|   0|   16|          0|
    |icmp_ln186_reg_433           |   1|   0|    1|          0|
    |sum_fu_72                    |  32|   0|   32|          0|
    |tmp_7_reg_517                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 103|   0|  103|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|grp_fu_1196_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|grp_fu_1196_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|grp_fu_1196_p_opcode  |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|grp_fu_1196_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|grp_fu_1196_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_186_1|  return value|
|x_address0            |  out|   11|   ap_memory|                                                 x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                                 x|         array|
|x_q0                  |   in|   32|   ap_memory|                                                 x|         array|
|x_2_address0          |  out|   11|   ap_memory|                                               x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                               x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                               x_2|         array|
|x_4_address0          |  out|   11|   ap_memory|                                               x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                               x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                               x_4|         array|
|x_6_address0          |  out|   11|   ap_memory|                                               x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                               x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                               x_6|         array|
|x_8_address0          |  out|   11|   ap_memory|                                               x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                               x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                               x_8|         array|
|x_10_address0         |  out|   11|   ap_memory|                                              x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                                              x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                                              x_10|         array|
|x_12_address0         |  out|   11|   ap_memory|                                              x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                                              x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                                              x_12|         array|
|x_14_address0         |  out|   11|   ap_memory|                                              x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                                              x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                                              x_14|         array|
|x_16_address0         |  out|   11|   ap_memory|                                              x_16|         array|
|x_16_ce0              |  out|    1|   ap_memory|                                              x_16|         array|
|x_16_q0               |   in|   32|   ap_memory|                                              x_16|         array|
|x_18_address0         |  out|   11|   ap_memory|                                              x_18|         array|
|x_18_ce0              |  out|    1|   ap_memory|                                              x_18|         array|
|x_18_q0               |   in|   32|   ap_memory|                                              x_18|         array|
|x_20_address0         |  out|   11|   ap_memory|                                              x_20|         array|
|x_20_ce0              |  out|    1|   ap_memory|                                              x_20|         array|
|x_20_q0               |   in|   32|   ap_memory|                                              x_20|         array|
|x_22_address0         |  out|   11|   ap_memory|                                              x_22|         array|
|x_22_ce0              |  out|    1|   ap_memory|                                              x_22|         array|
|x_22_q0               |   in|   32|   ap_memory|                                              x_22|         array|
|x_24_address0         |  out|   11|   ap_memory|                                              x_24|         array|
|x_24_ce0              |  out|    1|   ap_memory|                                              x_24|         array|
|x_24_q0               |   in|   32|   ap_memory|                                              x_24|         array|
|x_26_address0         |  out|   11|   ap_memory|                                              x_26|         array|
|x_26_ce0              |  out|    1|   ap_memory|                                              x_26|         array|
|x_26_q0               |   in|   32|   ap_memory|                                              x_26|         array|
|x_28_address0         |  out|   11|   ap_memory|                                              x_28|         array|
|x_28_ce0              |  out|    1|   ap_memory|                                              x_28|         array|
|x_28_q0               |   in|   32|   ap_memory|                                              x_28|         array|
|x_30_address0         |  out|   11|   ap_memory|                                              x_30|         array|
|x_30_ce0              |  out|    1|   ap_memory|                                              x_30|         array|
|x_30_q0               |   in|   32|   ap_memory|                                              x_30|         array|
|sum_out               |  out|   32|      ap_vld|                                           sum_out|       pointer|
|sum_out_ap_vld        |  out|    1|      ap_vld|                                           sum_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i147"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_13 = load i16 %i" [activation_accelerator.cpp:187]   --->   Operation 14 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.10ns)   --->   "%icmp_ln186 = icmp_eq  i16 %i_13, i16 32768" [activation_accelerator.cpp:186]   --->   Operation 15 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %for.inc.i147.split, void %for.end.i149.exitStub" [activation_accelerator.cpp:186]   --->   Operation 16 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_13, i32 4, i32 14" [activation_accelerator.cpp:187]   --->   Operation 17 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i11 %lshr_ln8" [activation_accelerator.cpp:187]   --->   Operation 18 'zext' 'zext_ln187' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 19 'getelementptr' 'x_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 20 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 21 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 22 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 23 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 24 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 25 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 26 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 27 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 28 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 29 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 30 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 31 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 32 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 33 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln187" [activation_accelerator.cpp:187]   --->   Operation 34 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:187]   --->   Operation 35 'load' 'x_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:187]   --->   Operation 36 'load' 'x_2_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:187]   --->   Operation 37 'load' 'x_4_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:187]   --->   Operation 38 'load' 'x_6_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:187]   --->   Operation 39 'load' 'x_8_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:187]   --->   Operation 40 'load' 'x_10_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:187]   --->   Operation 41 'load' 'x_12_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:187]   --->   Operation 42 'load' 'x_14_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:187]   --->   Operation 43 'load' 'x_16_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:187]   --->   Operation 44 'load' 'x_18_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:187]   --->   Operation 45 'load' 'x_20_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:187]   --->   Operation 46 'load' 'x_22_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:187]   --->   Operation 47 'load' 'x_24_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:187]   --->   Operation 48 'load' 'x_26_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:187]   --->   Operation 49 'load' 'x_28_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:187]   --->   Operation 50 'load' 'x_30_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.85ns)   --->   "%add_ln186 = add i16 %i_13, i16 1" [activation_accelerator.cpp:186]   --->   Operation 53 'add' 'add_ln186' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i16 %i_13" [activation_accelerator.cpp:187]   --->   Operation 54 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:187]   --->   Operation 55 'load' 'x_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:187]   --->   Operation 56 'load' 'x_2_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:187]   --->   Operation 57 'load' 'x_4_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:187]   --->   Operation 58 'load' 'x_6_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:187]   --->   Operation 59 'load' 'x_8_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:187]   --->   Operation 60 'load' 'x_10_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:187]   --->   Operation 61 'load' 'x_12_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:187]   --->   Operation 62 'load' 'x_14_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:187]   --->   Operation 63 'load' 'x_16_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:187]   --->   Operation 64 'load' 'x_18_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:187]   --->   Operation 65 'load' 'x_20_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:187]   --->   Operation 66 'load' 'x_22_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:187]   --->   Operation 67 'load' 'x_24_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:187]   --->   Operation 68 'load' 'x_26_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:187]   --->   Operation 69 'load' 'x_28_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:187]   --->   Operation 70 'load' 'x_30_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 71 [1/1] (0.48ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i32 %x_8_load, i32 %x_10_load, i32 %x_12_load, i32 %x_14_load, i32 %x_16_load, i32 %x_18_load, i32 %x_20_load, i32 %x_22_load, i32 %x_24_load, i32 %x_26_load, i32 %x_28_load, i32 %x_30_load, i4 %trunc_ln187" [activation_accelerator.cpp:187]   --->   Operation 71 'mux' 'tmp_7' <Predicate = (!icmp_ln186)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln186 = store i16 %add_ln186, i16 %i" [activation_accelerator.cpp:186]   --->   Operation 72 'store' 'store_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [activation_accelerator.cpp:187]   --->   Operation 73 'load' 'sum_load' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 74 [4/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_load, i32 %tmp_7" [activation_accelerator.cpp:187]   --->   Operation 74 'fadd' 'sum_33' <Predicate = (!icmp_ln186)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sum_load_2 = load i32 %sum"   --->   Operation 81 'load' 'sum_load_2' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_2"   --->   Operation 82 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 75 [3/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_load, i32 %tmp_7" [activation_accelerator.cpp:187]   --->   Operation 75 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 76 [2/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_load, i32 %tmp_7" [activation_accelerator.cpp:187]   --->   Operation 76 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [activation_accelerator.cpp:185]   --->   Operation 77 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/4] (6.43ns)   --->   "%sum_33 = fadd i32 %sum_load, i32 %tmp_7" [activation_accelerator.cpp:187]   --->   Operation 78 'fadd' 'sum_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln186 = store i32 %sum_33, i32 %sum" [activation_accelerator.cpp:186]   --->   Operation 79 'store' 'store_ln186' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.inc.i147" [activation_accelerator.cpp:186]   --->   Operation 80 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                (alloca           ) [ 0111111]
i                  (alloca           ) [ 0110000]
store_ln0          (store            ) [ 0000000]
store_ln0          (store            ) [ 0000000]
br_ln0             (br               ) [ 0000000]
i_13               (load             ) [ 0010000]
icmp_ln186         (icmp             ) [ 0111000]
br_ln186           (br               ) [ 0000000]
lshr_ln8           (partselect       ) [ 0000000]
zext_ln187         (zext             ) [ 0000000]
x_addr             (getelementptr    ) [ 0010000]
x_2_addr           (getelementptr    ) [ 0010000]
x_4_addr           (getelementptr    ) [ 0010000]
x_6_addr           (getelementptr    ) [ 0010000]
x_8_addr           (getelementptr    ) [ 0010000]
x_10_addr          (getelementptr    ) [ 0010000]
x_12_addr          (getelementptr    ) [ 0010000]
x_14_addr          (getelementptr    ) [ 0010000]
x_16_addr          (getelementptr    ) [ 0010000]
x_18_addr          (getelementptr    ) [ 0010000]
x_20_addr          (getelementptr    ) [ 0010000]
x_22_addr          (getelementptr    ) [ 0010000]
x_24_addr          (getelementptr    ) [ 0010000]
x_26_addr          (getelementptr    ) [ 0010000]
x_28_addr          (getelementptr    ) [ 0010000]
x_30_addr          (getelementptr    ) [ 0010000]
specpipeline_ln0   (specpipeline     ) [ 0000000]
empty              (speclooptripcount) [ 0000000]
add_ln186          (add              ) [ 0000000]
trunc_ln187        (trunc            ) [ 0000000]
x_load             (load             ) [ 0000000]
x_2_load           (load             ) [ 0000000]
x_4_load           (load             ) [ 0000000]
x_6_load           (load             ) [ 0000000]
x_8_load           (load             ) [ 0000000]
x_10_load          (load             ) [ 0000000]
x_12_load          (load             ) [ 0000000]
x_14_load          (load             ) [ 0000000]
x_16_load          (load             ) [ 0000000]
x_18_load          (load             ) [ 0000000]
x_20_load          (load             ) [ 0000000]
x_22_load          (load             ) [ 0000000]
x_24_load          (load             ) [ 0000000]
x_26_load          (load             ) [ 0000000]
x_28_load          (load             ) [ 0000000]
x_30_load          (load             ) [ 0000000]
tmp_7              (mux              ) [ 0111111]
store_ln186        (store            ) [ 0000000]
sum_load           (load             ) [ 0111111]
specloopname_ln185 (specloopname     ) [ 0000000]
sum_33             (fadd             ) [ 0000000]
store_ln186        (store            ) [ 0000000]
br_ln186           (br               ) [ 0000000]
sum_load_2         (load             ) [ 0000000]
write_ln0          (write            ) [ 0000000]
ret_ln0            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sum_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16f32.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="sum_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="x_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="x_4_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_6_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="x_8_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_8_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_10_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_10_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_12_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_12_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_14_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="0"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_14_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_16_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_16_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_18_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_18_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_20_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_20_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="x_22_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_22_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_24_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_24_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_26_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_26_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="x_28_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="11" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_28_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="x_30_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_30_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_8_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_10_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_12_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_14_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_16_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_18_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_20_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_22_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_24_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_26_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_28_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_30_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_33/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln0_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln0_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_13_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln186_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="lshr_ln8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="0" index="2" bw="4" slack="0"/>
<pin id="322" dir="0" index="3" bw="5" slack="0"/>
<pin id="323" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln187_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln186_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln187_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="1"/>
<pin id="355" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln187/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="0" index="3" bw="32" slack="0"/>
<pin id="361" dir="0" index="4" bw="32" slack="0"/>
<pin id="362" dir="0" index="5" bw="32" slack="0"/>
<pin id="363" dir="0" index="6" bw="32" slack="0"/>
<pin id="364" dir="0" index="7" bw="32" slack="0"/>
<pin id="365" dir="0" index="8" bw="32" slack="0"/>
<pin id="366" dir="0" index="9" bw="32" slack="0"/>
<pin id="367" dir="0" index="10" bw="32" slack="0"/>
<pin id="368" dir="0" index="11" bw="32" slack="0"/>
<pin id="369" dir="0" index="12" bw="32" slack="0"/>
<pin id="370" dir="0" index="13" bw="32" slack="0"/>
<pin id="371" dir="0" index="14" bw="32" slack="0"/>
<pin id="372" dir="0" index="15" bw="32" slack="0"/>
<pin id="373" dir="0" index="16" bw="32" slack="0"/>
<pin id="374" dir="0" index="17" bw="4" slack="0"/>
<pin id="375" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln186_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sum_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="2"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln186_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="5"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sum_load_2_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_2/3 "/>
</bind>
</comp>

<comp id="412" class="1005" name="sum_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="427" class="1005" name="i_13_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="1"/>
<pin id="429" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="433" class="1005" name="icmp_ln186_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="437" class="1005" name="x_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="1"/>
<pin id="439" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="x_2_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="1"/>
<pin id="444" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="x_4_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="1"/>
<pin id="449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="x_6_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="1"/>
<pin id="454" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="x_8_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="1"/>
<pin id="459" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_8_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="x_10_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="1"/>
<pin id="464" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_10_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="x_12_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="1"/>
<pin id="469" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_12_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="x_14_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="1"/>
<pin id="474" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_14_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="x_16_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="11" slack="1"/>
<pin id="479" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_16_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="x_18_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="1"/>
<pin id="484" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_18_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="x_20_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="1"/>
<pin id="489" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_20_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="x_22_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="1"/>
<pin id="494" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_22_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="x_24_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="1"/>
<pin id="499" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_24_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="x_26_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="1"/>
<pin id="504" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_26_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="x_28_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="1"/>
<pin id="509" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_28_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="x_30_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="1"/>
<pin id="514" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="x_30_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_7_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="522" class="1005" name="sum_load_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="70" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="87" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="94" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="101" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="108" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="115" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="122" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="129" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="136" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="143" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="150" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="157" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="164" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="171" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="178" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="185" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="192" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="303"><net_src comp="36" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="309" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="341"><net_src comp="328" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="342"><net_src comp="328" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="343"><net_src comp="328" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="344"><net_src comp="328" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="345"><net_src comp="328" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="346"><net_src comp="328" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="347"><net_src comp="328" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="377"><net_src comp="199" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="378"><net_src comp="205" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="379"><net_src comp="211" pin="3"/><net_sink comp="356" pin=3"/></net>

<net id="380"><net_src comp="217" pin="3"/><net_sink comp="356" pin=4"/></net>

<net id="381"><net_src comp="223" pin="3"/><net_sink comp="356" pin=5"/></net>

<net id="382"><net_src comp="229" pin="3"/><net_sink comp="356" pin=6"/></net>

<net id="383"><net_src comp="235" pin="3"/><net_sink comp="356" pin=7"/></net>

<net id="384"><net_src comp="241" pin="3"/><net_sink comp="356" pin=8"/></net>

<net id="385"><net_src comp="247" pin="3"/><net_sink comp="356" pin=9"/></net>

<net id="386"><net_src comp="253" pin="3"/><net_sink comp="356" pin=10"/></net>

<net id="387"><net_src comp="259" pin="3"/><net_sink comp="356" pin=11"/></net>

<net id="388"><net_src comp="265" pin="3"/><net_sink comp="356" pin=12"/></net>

<net id="389"><net_src comp="271" pin="3"/><net_sink comp="356" pin=13"/></net>

<net id="390"><net_src comp="277" pin="3"/><net_sink comp="356" pin=14"/></net>

<net id="391"><net_src comp="283" pin="3"/><net_sink comp="356" pin=15"/></net>

<net id="392"><net_src comp="289" pin="3"/><net_sink comp="356" pin=16"/></net>

<net id="393"><net_src comp="353" pin="1"/><net_sink comp="356" pin=17"/></net>

<net id="398"><net_src comp="348" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="407"><net_src comp="295" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="415"><net_src comp="72" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="76" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="430"><net_src comp="309" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="436"><net_src comp="312" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="87" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="445"><net_src comp="94" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="450"><net_src comp="101" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="455"><net_src comp="108" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="460"><net_src comp="115" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="465"><net_src comp="122" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="470"><net_src comp="129" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="475"><net_src comp="136" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="480"><net_src comp="143" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="485"><net_src comp="150" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="490"><net_src comp="157" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="495"><net_src comp="164" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="500"><net_src comp="171" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="505"><net_src comp="178" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="510"><net_src comp="185" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="515"><net_src comp="192" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="520"><net_src comp="356" pin="18"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="525"><net_src comp="399" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="295" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {3 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_8 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_10 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_12 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_14 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_16 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_18 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_20 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_22 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_24 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_26 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_28 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_186_1 : x_30 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_13 : 1
		icmp_ln186 : 2
		br_ln186 : 3
		lshr_ln8 : 2
		zext_ln187 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		x_8_addr : 4
		x_10_addr : 4
		x_12_addr : 4
		x_14_addr : 4
		x_16_addr : 4
		x_18_addr : 4
		x_20_addr : 4
		x_22_addr : 4
		x_24_addr : 4
		x_26_addr : 4
		x_28_addr : 4
		x_30_addr : 4
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		x_8_load : 5
		x_10_load : 5
		x_12_load : 5
		x_14_load : 5
		x_16_load : 5
		x_18_load : 5
		x_20_load : 5
		x_22_load : 5
		x_24_load : 5
		x_26_load : 5
		x_28_load : 5
		x_30_load : 5
	State 2
		tmp_7 : 1
		store_ln186 : 1
	State 3
		sum_33 : 1
		write_ln0 : 1
	State 4
	State 5
	State 6
		store_ln186 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_295      |    2    |   227   |   214   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_7_fu_356     |    0    |    0    |    65   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln186_fu_348   |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln186_fu_312   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_80 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln8_fu_318    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln187_fu_328   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln187_fu_353  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   227   |   315   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   i_13_reg_427   |   16   |
|     i_reg_420    |   16   |
|icmp_ln186_reg_433|    1   |
| sum_load_reg_522 |   32   |
|    sum_reg_412   |   32   |
|   tmp_7_reg_517  |   32   |
| x_10_addr_reg_462|   11   |
| x_12_addr_reg_467|   11   |
| x_14_addr_reg_472|   11   |
| x_16_addr_reg_477|   11   |
| x_18_addr_reg_482|   11   |
| x_20_addr_reg_487|   11   |
| x_22_addr_reg_492|   11   |
| x_24_addr_reg_497|   11   |
| x_26_addr_reg_502|   11   |
| x_28_addr_reg_507|   11   |
| x_2_addr_reg_442 |   11   |
| x_30_addr_reg_512|   11   |
| x_4_addr_reg_447 |   11   |
| x_6_addr_reg_452 |   11   |
| x_8_addr_reg_457 |   11   |
|  x_addr_reg_437  |   11   |
+------------------+--------+
|       Total      |   305  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_199 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_217 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_223 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_229 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_235 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_241 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_247 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_253 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_259 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_265 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_271 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_283 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_289 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_295    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   416  ||  7.259  ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   315  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   153  |
|  Register |    -   |    -   |   305  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   532  |   468  |
+-----------+--------+--------+--------+--------+
