# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do shifter_s1p16_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/homework/ex7 {D:/Document/Quartus II Project Files/homework/ex7/shifter_s1p16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:12 on Dec 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/homework/ex7" D:/Document/Quartus II Project Files/homework/ex7/shifter_s1p16.v 
# -- Compiling module shifter_s1p16
# 
# Top level modules:
# 	shifter_s1p16
# End time: 19:27:12 on Dec 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/homework/ex7 {D:/Document/Quartus II Project Files/homework/ex7/shifter_s1p16_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:13 on Dec 05,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/homework/ex7" D:/Document/Quartus II Project Files/homework/ex7/shifter_s1p16_tb.v 
# -- Compiling module shifter_s1p16_tb
# 
# Top level modules:
# 	shifter_s1p16_tb
# End time: 19:27:13 on Dec 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  shifter_s1p16_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" shifter_s1p16_tb 
# Start time: 19:27:13 on Dec 05,2019
# Loading work.shifter_s1p16_tb
# Loading work.shifter_s1p16
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Document/Quartus II Project Files/homework/ex7/shifter_s1p16_tb.v(49)
#    Time: 16700 ns  Iteration: 0  Instance: /shifter_s1p16_tb
# Break in Module shifter_s1p16_tb at D:/Document/Quartus II Project Files/homework/ex7/shifter_s1p16_tb.v line 49
# End time: 19:28:50 on Dec 05,2019, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
