Classic Timing Analyzer report for decoder
Tue Apr 24 12:29:28 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 60.866 ns   ; data_in[0]    ; val_1[3]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.469 ns    ; val_1[2]~reg0 ; val_1[2]      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.165 ns   ; data_in[9]    ; s[0]~reg0     ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+------------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To            ; To Clock ;
+-------+--------------+------------+------------+---------------+----------+
; N/A   ; None         ; 60.866 ns  ; data_in[0] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.786 ns  ; data_in[0] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 60.715 ns  ; data_in[1] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.684 ns  ; data_in[2] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.635 ns  ; data_in[1] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 60.604 ns  ; data_in[2] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 60.384 ns  ; data_in[5] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.354 ns  ; data_in[0] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 60.304 ns  ; data_in[5] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 60.203 ns  ; data_in[1] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 60.199 ns  ; data_in[6] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.172 ns  ; data_in[2] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 60.170 ns  ; data_in[3] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.159 ns  ; data_in[4] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.138 ns  ; data_in[7] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 60.119 ns  ; data_in[6] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 60.090 ns  ; data_in[3] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 60.079 ns  ; data_in[4] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 60.058 ns  ; data_in[7] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 59.872 ns  ; data_in[5] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 59.691 ns  ; data_in[8] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 59.687 ns  ; data_in[6] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 59.658 ns  ; data_in[3] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 59.647 ns  ; data_in[4] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 59.626 ns  ; data_in[7] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 59.611 ns  ; data_in[8] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 59.390 ns  ; data_in[9] ; val_1[3]~reg0 ; clock    ;
; N/A   ; None         ; 59.310 ns  ; data_in[9] ; val_1[2]~reg0 ; clock    ;
; N/A   ; None         ; 59.179 ns  ; data_in[8] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 58.878 ns  ; data_in[9] ; val_1[1]~reg0 ; clock    ;
; N/A   ; None         ; 36.686 ns  ; data_in[0] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 36.535 ns  ; data_in[1] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 36.505 ns  ; data_in[0] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 36.504 ns  ; data_in[2] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 36.425 ns  ; data_in[0] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 36.354 ns  ; data_in[1] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 36.323 ns  ; data_in[2] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 36.274 ns  ; data_in[1] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 36.243 ns  ; data_in[2] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 36.204 ns  ; data_in[5] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 36.023 ns  ; data_in[5] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 36.019 ns  ; data_in[6] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 35.993 ns  ; data_in[0] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.990 ns  ; data_in[3] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 35.979 ns  ; data_in[4] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 35.958 ns  ; data_in[7] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 35.943 ns  ; data_in[5] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 35.842 ns  ; data_in[1] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.838 ns  ; data_in[6] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 35.811 ns  ; data_in[2] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.809 ns  ; data_in[3] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 35.798 ns  ; data_in[4] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 35.777 ns  ; data_in[7] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 35.758 ns  ; data_in[6] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 35.729 ns  ; data_in[3] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 35.718 ns  ; data_in[4] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 35.697 ns  ; data_in[7] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 35.511 ns  ; data_in[5] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.511 ns  ; data_in[8] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 35.330 ns  ; data_in[8] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 35.326 ns  ; data_in[6] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.297 ns  ; data_in[3] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.286 ns  ; data_in[4] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.265 ns  ; data_in[7] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 35.250 ns  ; data_in[8] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 35.210 ns  ; data_in[9] ; val_1[0]~reg0 ; clock    ;
; N/A   ; None         ; 35.029 ns  ; data_in[9] ; val_0[3]~reg0 ; clock    ;
; N/A   ; None         ; 34.949 ns  ; data_in[9] ; val_0[2]~reg0 ; clock    ;
; N/A   ; None         ; 34.818 ns  ; data_in[8] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 34.517 ns  ; data_in[9] ; val_0[1]~reg0 ; clock    ;
; N/A   ; None         ; 24.082 ns  ; data_in[0] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.975 ns  ; data_in[0] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.931 ns  ; data_in[1] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.900 ns  ; data_in[2] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.824 ns  ; data_in[1] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.793 ns  ; data_in[2] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.600 ns  ; data_in[5] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.544 ns  ; data_in[0] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 23.493 ns  ; data_in[5] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.415 ns  ; data_in[6] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.393 ns  ; data_in[1] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 23.386 ns  ; data_in[3] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.375 ns  ; data_in[4] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.362 ns  ; data_in[2] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 23.354 ns  ; data_in[7] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 23.308 ns  ; data_in[6] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.279 ns  ; data_in[3] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.268 ns  ; data_in[4] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.247 ns  ; data_in[7] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 23.062 ns  ; data_in[5] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 22.907 ns  ; data_in[8] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 22.877 ns  ; data_in[6] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 22.870 ns  ; data_in[0] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.848 ns  ; data_in[3] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 22.837 ns  ; data_in[4] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 22.816 ns  ; data_in[7] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 22.800 ns  ; data_in[8] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 22.719 ns  ; data_in[1] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.688 ns  ; data_in[2] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.606 ns  ; data_in[9] ; val_2[2]~reg0 ; clock    ;
; N/A   ; None         ; 22.499 ns  ; data_in[9] ; val_2[3]~reg0 ; clock    ;
; N/A   ; None         ; 22.388 ns  ; data_in[5] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.369 ns  ; data_in[8] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 22.203 ns  ; data_in[6] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.174 ns  ; data_in[3] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.163 ns  ; data_in[4] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.142 ns  ; data_in[7] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 22.068 ns  ; data_in[9] ; val_2[1]~reg0 ; clock    ;
; N/A   ; None         ; 21.695 ns  ; data_in[8] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 21.394 ns  ; data_in[9] ; val_2[0]~reg0 ; clock    ;
; N/A   ; None         ; 10.410 ns  ; data_in[0] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 10.259 ns  ; data_in[1] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 10.228 ns  ; data_in[2] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 9.928 ns   ; data_in[5] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 9.743 ns   ; data_in[6] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 9.714 ns   ; data_in[3] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 9.703 ns   ; data_in[4] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 9.682 ns   ; data_in[7] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 9.235 ns   ; data_in[8] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 8.934 ns   ; data_in[9] ; val_0[0]~reg0 ; clock    ;
; N/A   ; None         ; 3.413 ns   ; data_in[9] ; s[0]~reg0     ; clock    ;
+-------+--------------+------------+------------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 8.469 ns   ; val_1[2]~reg0 ; val_1[2] ; clock      ;
; N/A   ; None         ; 7.999 ns   ; val_0[2]~reg0 ; val_0[2] ; clock      ;
; N/A   ; None         ; 7.991 ns   ; val_1[0]~reg0 ; val_1[0] ; clock      ;
; N/A   ; None         ; 7.943 ns   ; s[0]~reg0     ; s[0]     ; clock      ;
; N/A   ; None         ; 7.710 ns   ; val_2[3]~reg0 ; val_2[3] ; clock      ;
; N/A   ; None         ; 7.692 ns   ; val_2[2]~reg0 ; val_2[2] ; clock      ;
; N/A   ; None         ; 7.413 ns   ; val_1[1]~reg0 ; val_1[1] ; clock      ;
; N/A   ; None         ; 7.209 ns   ; val_0[3]~reg0 ; val_0[3] ; clock      ;
; N/A   ; None         ; 7.206 ns   ; val_0[0]~reg0 ; val_0[0] ; clock      ;
; N/A   ; None         ; 6.992 ns   ; val_1[3]~reg0 ; val_1[3] ; clock      ;
; N/A   ; None         ; 6.891 ns   ; val_2[1]~reg0 ; val_2[1] ; clock      ;
; N/A   ; None         ; 6.879 ns   ; s[1]~reg0     ; s[1]     ; clock      ;
; N/A   ; None         ; 6.770 ns   ; val_0[1]~reg0 ; val_0[1] ; clock      ;
; N/A   ; None         ; 6.570 ns   ; val_2[0]~reg0 ; val_2[0] ; clock      ;
; N/A   ; None         ; 6.559 ns   ; s[3]~reg0     ; s[3]     ; clock      ;
+-------+--------------+------------+---------------+----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+------------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To            ; To Clock ;
+---------------+-------------+-----------+------------+---------------+----------+
; N/A           ; None        ; -3.165 ns ; data_in[9] ; s[0]~reg0     ; clock    ;
; N/A           ; None        ; -3.499 ns ; data_in[9] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -3.887 ns ; data_in[9] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -3.967 ns ; data_in[9] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -3.977 ns ; data_in[9] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -4.288 ns ; data_in[9] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -4.675 ns ; data_in[9] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -4.677 ns ; data_in[9] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.677 ns ; data_in[9] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.844 ns ; data_in[9] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.989 ns ; data_in[8] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.211 ns ; data_in[8] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.275 ns ; data_in[9] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.355 ns ; data_in[9] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.368 ns ; data_in[8] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.379 ns ; data_in[8] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.435 ns ; data_in[9] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.436 ns ; data_in[7] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.457 ns ; data_in[4] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.468 ns ; data_in[3] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.497 ns ; data_in[6] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.658 ns ; data_in[7] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.679 ns ; data_in[4] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.682 ns ; data_in[5] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -5.690 ns ; data_in[3] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.719 ns ; data_in[6] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.815 ns ; data_in[7] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.826 ns ; data_in[7] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.836 ns ; data_in[4] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.847 ns ; data_in[3] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.847 ns ; data_in[4] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.858 ns ; data_in[3] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.876 ns ; data_in[6] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.887 ns ; data_in[6] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -5.904 ns ; data_in[5] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -5.934 ns ; data_in[8] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -5.982 ns ; data_in[2] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.013 ns ; data_in[1] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.061 ns ; data_in[5] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.072 ns ; data_in[5] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.164 ns ; data_in[0] ; val_2[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.204 ns ; data_in[2] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.235 ns ; data_in[1] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.321 ns ; data_in[8] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.323 ns ; data_in[8] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.323 ns ; data_in[8] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.361 ns ; data_in[2] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.372 ns ; data_in[2] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.381 ns ; data_in[7] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.386 ns ; data_in[0] ; val_2[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.392 ns ; data_in[1] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.402 ns ; data_in[4] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.403 ns ; data_in[1] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.413 ns ; data_in[3] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.442 ns ; data_in[6] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.445 ns ; data_in[0] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.477 ns ; data_in[8] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.543 ns ; data_in[0] ; val_2[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.554 ns ; data_in[0] ; val_2[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.627 ns ; data_in[5] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.768 ns ; data_in[7] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.770 ns ; data_in[7] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.770 ns ; data_in[7] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.789 ns ; data_in[4] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.791 ns ; data_in[4] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.791 ns ; data_in[4] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.800 ns ; data_in[3] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.802 ns ; data_in[3] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.802 ns ; data_in[3] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.806 ns ; data_in[8] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.826 ns ; data_in[8] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.829 ns ; data_in[6] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.831 ns ; data_in[6] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.831 ns ; data_in[6] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.831 ns ; data_in[8] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.876 ns ; data_in[0] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -6.924 ns ; data_in[7] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.927 ns ; data_in[2] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.945 ns ; data_in[4] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.956 ns ; data_in[0] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -6.956 ns ; data_in[3] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -6.958 ns ; data_in[1] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -6.985 ns ; data_in[6] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.014 ns ; data_in[5] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.016 ns ; data_in[5] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.016 ns ; data_in[5] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.036 ns ; data_in[0] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.109 ns ; data_in[0] ; val_1[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.170 ns ; data_in[5] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.253 ns ; data_in[7] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.273 ns ; data_in[7] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.274 ns ; data_in[4] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.278 ns ; data_in[7] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.285 ns ; data_in[3] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.294 ns ; data_in[4] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.299 ns ; data_in[4] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.305 ns ; data_in[3] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.310 ns ; data_in[3] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.314 ns ; data_in[2] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.314 ns ; data_in[6] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.316 ns ; data_in[2] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.316 ns ; data_in[2] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.334 ns ; data_in[6] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.339 ns ; data_in[6] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.345 ns ; data_in[1] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.347 ns ; data_in[1] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.347 ns ; data_in[1] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.470 ns ; data_in[2] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.496 ns ; data_in[0] ; val_1[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.498 ns ; data_in[0] ; val_1[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.498 ns ; data_in[0] ; val_1[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.499 ns ; data_in[5] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.501 ns ; data_in[1] ; val_0[0]~reg0 ; clock    ;
; N/A           ; None        ; -7.519 ns ; data_in[5] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.524 ns ; data_in[5] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.758 ns ; data_in[1] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.799 ns ; data_in[2] ; val_0[1]~reg0 ; clock    ;
; N/A           ; None        ; -7.819 ns ; data_in[2] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.824 ns ; data_in[2] ; val_0[3]~reg0 ; clock    ;
; N/A           ; None        ; -7.850 ns ; data_in[1] ; val_0[2]~reg0 ; clock    ;
; N/A           ; None        ; -7.855 ns ; data_in[1] ; val_0[3]~reg0 ; clock    ;
+---------------+-------------+-----------+------------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 24 12:29:27 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder -c decoder --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "val_1[3]~reg0" (data pin = "data_in[0]", clock pin = "clock") is 60.866 ns
    Info: + Longest pin to register delay is 63.773 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 3; PIN Node = 'data_in[0]'
        Info: 2: + IC(5.521 ns) + CELL(0.517 ns) = 6.902 ns; Loc. = LCCOMB_X47_Y15_N4; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 6.982 ns; Loc. = LCCOMB_X47_Y15_N6; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.062 ns; Loc. = LCCOMB_X47_Y15_N8; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.142 ns; Loc. = LCCOMB_X47_Y15_N10; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 7.222 ns; Loc. = LCCOMB_X47_Y15_N12; Fanout = 2; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 7.396 ns; Loc. = LCCOMB_X47_Y15_N14; Fanout = 2; COMB Node = 'Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 7.476 ns; Loc. = LCCOMB_X47_Y15_N16; Fanout = 2; COMB Node = 'Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.556 ns; Loc. = LCCOMB_X47_Y15_N18; Fanout = 2; COMB Node = 'Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 7.636 ns; Loc. = LCCOMB_X47_Y15_N20; Fanout = 1; COMB Node = 'Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 8.094 ns; Loc. = LCCOMB_X47_Y15_N22; Fanout = 18; COMB Node = 'Add0~18'
        Info: 12: + IC(0.991 ns) + CELL(0.491 ns) = 9.576 ns; Loc. = LCCOMB_X46_Y15_N28; Fanout = 54; COMB Node = 'Add0~20'
        Info: 13: + IC(1.588 ns) + CELL(0.517 ns) = 11.681 ns; Loc. = LCCOMB_X46_Y16_N2; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~20'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 11.761 ns; Loc. = LCCOMB_X46_Y16_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~22'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 11.841 ns; Loc. = LCCOMB_X46_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~24'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 11.921 ns; Loc. = LCCOMB_X46_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~26'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 12.001 ns; Loc. = LCCOMB_X46_Y16_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~28'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 12.081 ns; Loc. = LCCOMB_X46_Y16_N12; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~30'
        Info: 19: + IC(0.000 ns) + CELL(0.174 ns) = 12.255 ns; Loc. = LCCOMB_X46_Y16_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~32'
        Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 12.713 ns; Loc. = LCCOMB_X46_Y16_N16; Fanout = 4; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|lpm_abs_sr9:my_abs_num|cs1a[1]~33'
        Info: 21: + IC(0.333 ns) + CELL(0.517 ns) = 13.563 ns; Loc. = LCCOMB_X46_Y16_N24; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_3_result_int[3]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 14.021 ns; Loc. = LCCOMB_X46_Y16_N26; Fanout = 14; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_3_result_int[4]~6'
        Info: 23: + IC(0.638 ns) + CELL(0.545 ns) = 15.204 ns; Loc. = LCCOMB_X45_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[19]~76'
        Info: 24: + IC(0.527 ns) + CELL(0.495 ns) = 16.226 ns; Loc. = LCCOMB_X44_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[2]~3'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 16.306 ns; Loc. = LCCOMB_X44_Y16_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[3]~5'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 16.386 ns; Loc. = LCCOMB_X44_Y16_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[4]~7'
        Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 16.844 ns; Loc. = LCCOMB_X44_Y16_N14; Fanout = 16; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_4_result_int[5]~8'
        Info: 28: + IC(0.853 ns) + CELL(0.521 ns) = 18.218 ns; Loc. = LCCOMB_X46_Y16_N30; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[26]~202'
        Info: 29: + IC(1.157 ns) + CELL(0.517 ns) = 19.892 ns; Loc. = LCCOMB_X43_Y17_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[3]~5'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.972 ns; Loc. = LCCOMB_X43_Y17_N6; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[4]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 20.052 ns; Loc. = LCCOMB_X43_Y17_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[5]~9'
        Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 20.510 ns; Loc. = LCCOMB_X43_Y17_N10; Fanout = 16; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_5_result_int[6]~10'
        Info: 33: + IC(1.154 ns) + CELL(0.322 ns) = 21.986 ns; Loc. = LCCOMB_X45_Y16_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[30]~59'
        Info: 34: + IC(0.871 ns) + CELL(0.517 ns) = 23.374 ns; Loc. = LCCOMB_X44_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[1]~1'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 23.454 ns; Loc. = LCCOMB_X44_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[2]~3'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 23.534 ns; Loc. = LCCOMB_X44_Y17_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[3]~5'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 23.614 ns; Loc. = LCCOMB_X44_Y17_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[4]~7'
        Info: 38: + IC(0.000 ns) + CELL(0.174 ns) = 23.788 ns; Loc. = LCCOMB_X44_Y17_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[5]~9'
        Info: 39: + IC(0.000 ns) + CELL(0.458 ns) = 24.246 ns; Loc. = LCCOMB_X44_Y17_N16; Fanout = 16; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_6_result_int[6]~10'
        Info: 40: + IC(0.641 ns) + CELL(0.491 ns) = 25.378 ns; Loc. = LCCOMB_X45_Y17_N0; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[36]~41'
        Info: 41: + IC(0.295 ns) + CELL(0.596 ns) = 26.269 ns; Loc. = LCCOMB_X45_Y17_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[1]~1'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 26.349 ns; Loc. = LCCOMB_X45_Y17_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[2]~3'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 26.429 ns; Loc. = LCCOMB_X45_Y17_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[3]~5'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 26.509 ns; Loc. = LCCOMB_X45_Y17_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[4]~7'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 26.589 ns; Loc. = LCCOMB_X45_Y17_N22; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[5]~9'
        Info: 46: + IC(0.000 ns) + CELL(0.458 ns) = 27.047 ns; Loc. = LCCOMB_X45_Y17_N24; Fanout = 16; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_7_result_int[6]~10'
        Info: 47: + IC(0.632 ns) + CELL(0.427 ns) = 28.106 ns; Loc. = LCCOMB_X46_Y17_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[44]~33'
        Info: 48: + IC(0.813 ns) + CELL(0.517 ns) = 29.436 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[3]~5'
        Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 29.516 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[4]~7'
        Info: 50: + IC(0.000 ns) + CELL(0.174 ns) = 29.690 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[5]~9'
        Info: 51: + IC(0.000 ns) + CELL(0.458 ns) = 30.148 ns; Loc. = LCCOMB_X46_Y17_N16; Fanout = 13; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_8_result_int[6]~10'
        Info: 52: + IC(0.585 ns) + CELL(0.178 ns) = 30.911 ns; Loc. = LCCOMB_X47_Y17_N20; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|StageOut[48]~17'
        Info: 53: + IC(0.315 ns) + CELL(0.517 ns) = 31.743 ns; Loc. = LCCOMB_X47_Y17_N4; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[1]~1'
        Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 31.823 ns; Loc. = LCCOMB_X47_Y17_N6; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[2]~3'
        Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 31.903 ns; Loc. = LCCOMB_X47_Y17_N8; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[3]~5'
        Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 31.983 ns; Loc. = LCCOMB_X47_Y17_N10; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[4]~7'
        Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 32.063 ns; Loc. = LCCOMB_X47_Y17_N12; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[5]~9'
        Info: 58: + IC(0.000 ns) + CELL(0.458 ns) = 32.521 ns; Loc. = LCCOMB_X47_Y17_N14; Fanout = 3; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|alt_u_div_c2f:divider|add_sub_9_result_int[6]~10'
        Info: 59: + IC(1.151 ns) + CELL(0.596 ns) = 34.268 ns; Loc. = LCCOMB_X45_Y16_N14; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~1'
        Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 34.348 ns; Loc. = LCCOMB_X45_Y16_N16; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~3'
        Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 34.428 ns; Loc. = LCCOMB_X45_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~5'
        Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 34.508 ns; Loc. = LCCOMB_X45_Y16_N20; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~7'
        Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 34.588 ns; Loc. = LCCOMB_X45_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~9'
        Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 34.668 ns; Loc. = LCCOMB_X45_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~11'
        Info: 65: + IC(0.000 ns) + CELL(0.458 ns) = 35.126 ns; Loc. = LCCOMB_X45_Y16_N26; Fanout = 1; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|op_1~12'
        Info: 66: + IC(1.141 ns) + CELL(0.322 ns) = 36.589 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 2; COMB Node = 'lpm_divide:Div1|lpm_divide_3so:auto_generated|abs_divider_gbg:divider|quotient[6]~23'
        Info: 67: + IC(1.138 ns) + CELL(0.495 ns) = 38.222 ns; Loc. = LCCOMB_X45_Y13_N26; Fanout = 2; COMB Node = 'Add1~13'
        Info: 68: + IC(0.000 ns) + CELL(0.458 ns) = 38.680 ns; Loc. = LCCOMB_X45_Y13_N28; Fanout = 4; COMB Node = 'Add1~14'
        Info: 69: + IC(1.210 ns) + CELL(0.517 ns) = 40.407 ns; Loc. = LCCOMB_X47_Y9_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_5_result_int[2]~3'
        Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 40.487 ns; Loc. = LCCOMB_X47_Y9_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_5_result_int[3]~5'
        Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 40.567 ns; Loc. = LCCOMB_X47_Y9_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_5_result_int[4]~7'
        Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 40.647 ns; Loc. = LCCOMB_X47_Y9_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_5_result_int[5]~9'
        Info: 73: + IC(0.000 ns) + CELL(0.458 ns) = 41.105 ns; Loc. = LCCOMB_X47_Y9_N30; Fanout = 15; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_5_result_int[6]~10'
        Info: 74: + IC(0.363 ns) + CELL(0.177 ns) = 41.645 ns; Loc. = LCCOMB_X47_Y9_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|StageOut[56]~130'
        Info: 75: + IC(0.781 ns) + CELL(0.495 ns) = 42.921 ns; Loc. = LCCOMB_X46_Y9_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_6_result_int[2]~3'
        Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 43.001 ns; Loc. = LCCOMB_X46_Y9_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_6_result_int[3]~5'
        Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 43.081 ns; Loc. = LCCOMB_X46_Y9_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_6_result_int[4]~7'
        Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 43.161 ns; Loc. = LCCOMB_X46_Y9_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_6_result_int[5]~9'
        Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 43.241 ns; Loc. = LCCOMB_X46_Y9_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_6_result_int[6]~11'
        Info: 80: + IC(0.000 ns) + CELL(0.458 ns) = 43.699 ns; Loc. = LCCOMB_X46_Y9_N28; Fanout = 20; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_6_result_int[7]~12'
        Info: 81: + IC(0.825 ns) + CELL(0.544 ns) = 45.068 ns; Loc. = LCCOMB_X47_Y9_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|StageOut[69]~352'
        Info: 82: + IC(0.828 ns) + CELL(0.517 ns) = 46.413 ns; Loc. = LCCOMB_X45_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_7_result_int[4]~7'
        Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 46.493 ns; Loc. = LCCOMB_X45_Y9_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_7_result_int[5]~9'
        Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 46.573 ns; Loc. = LCCOMB_X45_Y9_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_7_result_int[6]~11'
        Info: 85: + IC(0.000 ns) + CELL(0.174 ns) = 46.747 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_7_result_int[7]~13'
        Info: 86: + IC(0.000 ns) + CELL(0.458 ns) = 47.205 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 23; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_7_result_int[8]~14'
        Info: 87: + IC(0.969 ns) + CELL(0.461 ns) = 48.635 ns; Loc. = LCCOMB_X45_Y7_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|StageOut[77]~87'
        Info: 88: + IC(1.165 ns) + CELL(0.517 ns) = 50.317 ns; Loc. = LCCOMB_X46_Y6_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[1]~1'
        Info: 89: + IC(0.000 ns) + CELL(0.174 ns) = 50.491 ns; Loc. = LCCOMB_X46_Y6_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[2]~3'
        Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 50.571 ns; Loc. = LCCOMB_X46_Y6_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[3]~5'
        Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 50.651 ns; Loc. = LCCOMB_X46_Y6_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[4]~7'
        Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 50.731 ns; Loc. = LCCOMB_X46_Y6_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[5]~9'
        Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 50.811 ns; Loc. = LCCOMB_X46_Y6_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[6]~11'
        Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 50.891 ns; Loc. = LCCOMB_X46_Y6_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[7]~13'
        Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 50.971 ns; Loc. = LCCOMB_X46_Y6_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[8]~15'
        Info: 96: + IC(0.000 ns) + CELL(0.458 ns) = 51.429 ns; Loc. = LCCOMB_X46_Y6_N28; Fanout = 26; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_8_result_int[9]~16'
        Info: 97: + IC(1.455 ns) + CELL(0.513 ns) = 53.397 ns; Loc. = LCCOMB_X45_Y7_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|StageOut[88]~54'
        Info: 98: + IC(0.917 ns) + CELL(0.517 ns) = 54.831 ns; Loc. = LCCOMB_X44_Y6_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[1]~1'
        Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 54.911 ns; Loc. = LCCOMB_X44_Y6_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[2]~3'
        Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 54.991 ns; Loc. = LCCOMB_X44_Y6_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[3]~5'
        Info: 101: + IC(0.000 ns) + CELL(0.174 ns) = 55.165 ns; Loc. = LCCOMB_X44_Y6_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[4]~7'
        Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 55.245 ns; Loc. = LCCOMB_X44_Y6_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[5]~9'
        Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 55.325 ns; Loc. = LCCOMB_X44_Y6_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[6]~11'
        Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 55.405 ns; Loc. = LCCOMB_X44_Y6_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[7]~13'
        Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 55.485 ns; Loc. = LCCOMB_X44_Y6_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[8]~15'
        Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 55.565 ns; Loc. = LCCOMB_X44_Y6_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[9]~17'
        Info: 107: + IC(0.000 ns) + CELL(0.458 ns) = 56.023 ns; Loc. = LCCOMB_X44_Y6_N26; Fanout = 20; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[10]~18'
        Info: 108: + IC(0.946 ns) + CELL(0.513 ns) = 57.482 ns; Loc. = LCCOMB_X45_Y7_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|StageOut[99]~32'
        Info: 109: + IC(0.844 ns) + CELL(0.517 ns) = 58.843 ns; Loc. = LCCOMB_X44_Y7_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[1]~1'
        Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 58.923 ns; Loc. = LCCOMB_X44_Y7_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[2]~3'
        Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 59.003 ns; Loc. = LCCOMB_X44_Y7_N10; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[3]~5'
        Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 59.083 ns; Loc. = LCCOMB_X44_Y7_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[4]~7'
        Info: 113: + IC(0.000 ns) + CELL(0.174 ns) = 59.257 ns; Loc. = LCCOMB_X44_Y7_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[5]~9'
        Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 59.337 ns; Loc. = LCCOMB_X44_Y7_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[6]~11'
        Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 59.417 ns; Loc. = LCCOMB_X44_Y7_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[7]~13'
        Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 59.497 ns; Loc. = LCCOMB_X44_Y7_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[8]~15'
        Info: 117: + IC(0.000 ns) + CELL(0.080 ns) = 59.577 ns; Loc. = LCCOMB_X44_Y7_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[9]~17'
        Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 59.657 ns; Loc. = LCCOMB_X44_Y7_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[10]~19'
        Info: 119: + IC(0.000 ns) + CELL(0.458 ns) = 60.115 ns; Loc. = LCCOMB_X44_Y7_N26; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[11]~20'
        Info: 120: + IC(0.535 ns) + CELL(0.491 ns) = 61.141 ns; Loc. = LCCOMB_X45_Y7_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|StageOut[111]~330'
        Info: 121: + IC(1.503 ns) + CELL(0.495 ns) = 63.139 ns; Loc. = LCCOMB_X45_Y13_N4; Fanout = 2; COMB Node = 'val_1[1]~28'
        Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 63.219 ns; Loc. = LCCOMB_X45_Y13_N6; Fanout = 1; COMB Node = 'val_1[2]~30'
        Info: 123: + IC(0.000 ns) + CELL(0.458 ns) = 63.677 ns; Loc. = LCCOMB_X45_Y13_N8; Fanout = 1; COMB Node = 'val_1[3]~31'
        Info: 124: + IC(0.000 ns) + CELL(0.096 ns) = 63.773 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 1; REG Node = 'val_1[3]~reg0'
        Info: Total cell delay = 31.088 ns ( 48.75 % )
        Info: Total interconnect delay = 32.685 ns ( 51.25 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.869 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.869 ns; Loc. = LCFF_X45_Y13_N9; Fanout = 1; REG Node = 'val_1[3]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.74 % )
        Info: Total interconnect delay = 1.241 ns ( 43.26 % )
Info: tco from clock "clock" to destination pin "val_1[2]" through register "val_1[2]~reg0" is 8.469 ns
    Info: + Longest clock path from clock "clock" to source register is 2.869 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.869 ns; Loc. = LCFF_X45_Y13_N7; Fanout = 1; REG Node = 'val_1[2]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.74 % )
        Info: Total interconnect delay = 1.241 ns ( 43.26 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y13_N7; Fanout = 1; REG Node = 'val_1[2]~reg0'
        Info: 2: + IC(2.513 ns) + CELL(2.810 ns) = 5.323 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'val_1[2]'
        Info: Total cell delay = 2.810 ns ( 52.79 % )
        Info: Total interconnect delay = 2.513 ns ( 47.21 % )
Info: th for register "s[0]~reg0" (data pin = "data_in[9]", clock pin = "clock") is -3.165 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.871 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X49_Y13_N17; Fanout = 1; REG Node = 's[0]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.70 % )
        Info: Total interconnect delay = 1.243 ns ( 43.30 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.322 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 28; PIN Node = 'data_in[9]'
        Info: 2: + IC(5.185 ns) + CELL(0.177 ns) = 6.226 ns; Loc. = LCCOMB_X49_Y13_N16; Fanout = 1; COMB Node = 's[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.322 ns; Loc. = LCFF_X49_Y13_N17; Fanout = 1; REG Node = 's[0]~reg0'
        Info: Total cell delay = 1.137 ns ( 17.98 % )
        Info: Total interconnect delay = 5.185 ns ( 82.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 252 megabytes
    Info: Processing ended: Tue Apr 24 12:29:28 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


