

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Batch_10u_2u_128u_s'
================================================================
* Date:           Thu May 29 09:36:58 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.456 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                        |                                                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                        Instance                                        |                                    Module                                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159                  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6                  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1  |        ?|        ?|       174|          -|          -|     ?|        no|
        | + VITIS_LOOP_73_2  |      170|      170|        34|          -|          -|     5|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     278|    481|    -|
|Memory           |        0|    -|     256|     10|    0|
|Multiplexer      |        -|    -|       -|    241|    -|
|Register         |        -|    -|     114|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     648|    834|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                        Instance                                        |                                    Module                                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4  |        0|   0|  272|  410|    0|
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159                  |StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6                  |        0|   0|    6|   71|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                   |                                                                             |        0|   0|  278|  481|    0|
    +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    | Memory|                         Module                         | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |buf_U  |StreamingMaxPool_Batch_10u_2u_128u_s_buf_RAM_AUTO_1R1W  |        0|  256|  10|    0|     5|  128|     1|          640|
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total  |                                                        |        0|  256|  10|    0|     5|  128|     1|          640|
    +-------+--------------------------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |rep_4_fu_179_p2       |         +|   0|  0|  39|          32|           1|
    |yp_2_fu_191_p2        |         +|   0|  0|  11|           3|           1|
    |icmp_ln109_fu_174_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln73_fu_185_p2   |      icmp|   0|  0|  11|           3|           3|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 102|          71|          38|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  53|         10|    1|         10|
    |ap_done             |   9|          2|    1|          2|
    |buf_address0        |  31|          6|    3|         18|
    |buf_address1        |  20|          4|    3|         12|
    |buf_ce0             |  20|          4|    1|          4|
    |buf_ce1             |  14|          3|    1|          3|
    |buf_d0              |  20|          4|  128|        512|
    |buf_we0             |  20|          4|    1|          4|
    |inter5_read         |   9|          2|    1|          2|
    |inter6_write        |   9|          2|    1|          2|
    |numReps_blk_n       |   9|          2|    1|          2|
    |numReps_c146_blk_n  |   9|          2|    1|          2|
    |rep_fu_68           |   9|          2|   32|         64|
    |yp_reg_141          |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 241|         49|  178|        643|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                            |   9|   0|    9|          0|
    |ap_done_reg                                                                                          |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159_ap_start_reg                  |   1|   0|    1|          0|
    |numReps_2_reg_208                                                                                    |  32|   0|   32|          0|
    |rep_4_reg_241                                                                                        |  32|   0|   32|          0|
    |rep_fu_68                                                                                            |  32|   0|   32|          0|
    |yp_2_reg_249                                                                                         |   3|   0|    3|          0|
    |yp_reg_141                                                                                           |   3|   0|    3|          0|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                | 114|   0|  114|          0|
    +-----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Batch<10u, 2u, 128u>|  return value|
|inter5_dout                  |   in|  128|     ap_fifo|                                 inter5|       pointer|
|inter5_num_data_valid        |   in|    3|     ap_fifo|                                 inter5|       pointer|
|inter5_fifo_cap              |   in|    3|     ap_fifo|                                 inter5|       pointer|
|inter5_empty_n               |   in|    1|     ap_fifo|                                 inter5|       pointer|
|inter5_read                  |  out|    1|     ap_fifo|                                 inter5|       pointer|
|inter6_din                   |  out|  128|     ap_fifo|                                 inter6|       pointer|
|inter6_num_data_valid        |   in|    8|     ap_fifo|                                 inter6|       pointer|
|inter6_fifo_cap              |   in|    8|     ap_fifo|                                 inter6|       pointer|
|inter6_full_n                |   in|    1|     ap_fifo|                                 inter6|       pointer|
|inter6_write                 |  out|    1|     ap_fifo|                                 inter6|       pointer|
|numReps_dout                 |   in|   32|     ap_fifo|                                numReps|       pointer|
|numReps_num_data_valid       |   in|    3|     ap_fifo|                                numReps|       pointer|
|numReps_fifo_cap             |   in|    3|     ap_fifo|                                numReps|       pointer|
|numReps_empty_n              |   in|    1|     ap_fifo|                                numReps|       pointer|
|numReps_read                 |  out|    1|     ap_fifo|                                numReps|       pointer|
|numReps_c146_din             |  out|   32|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_num_data_valid  |   in|    3|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_fifo_cap        |   in|    3|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_full_n          |   in|    1|     ap_fifo|                           numReps_c146|       pointer|
|numReps_c146_write           |  out|    1|     ap_fifo|                           numReps_c146|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [../maxpool.h:109]   --->   Operation 10 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%numReps_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps"   --->   Operation 12 'read' 'numReps_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps_c146, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %numReps_c146, i32 %numReps_2"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.28ns)   --->   "%buf = alloca i64 1" [../maxpool.h:67->../maxpool.h:110]   --->   Operation 17 'alloca' 'buf' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i128 %buf, i64 0, i64 0"   --->   Operation 18 'getelementptr' 'buf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_addr_14 = getelementptr i128 %buf, i64 0, i64 1"   --->   Operation 19 'getelementptr' 'buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_addr_15 = getelementptr i128 %buf, i64 0, i64 2"   --->   Operation 20 'getelementptr' 'buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_addr_16 = getelementptr i128 %buf, i64 0, i64 3"   --->   Operation 21 'getelementptr' 'buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_addr_17 = getelementptr i128 %buf, i64 0, i64 4"   --->   Operation 22 'getelementptr' 'buf_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln109 = store i32 0, i32 %rep" [../maxpool.h:109]   --->   Operation 23 'store' 'store_ln109' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc" [../maxpool.h:109]   --->   Operation 24 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%rep_3 = load i32 %rep" [../maxpool.h:109]   --->   Operation 25 'load' 'rep_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln109 = icmp_eq  i32 %rep_3, i32 %numReps_2" [../maxpool.h:109]   --->   Operation 26 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%rep_4 = add i32 %rep_3, i32 1" [../maxpool.h:109]   --->   Operation 27 'add' 'rep_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.split, void %for.end.loopexit" [../maxpool.h:109]   --->   Operation 28 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 29 'store' 'store_ln70' <Predicate = (!icmp_ln109)> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_2 : Operation 30 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_14" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 30 'store' 'store_ln70' <Predicate = (!icmp_ln109)> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln112 = ret" [../maxpool.h:112]   --->   Operation 31 'ret' 'ret_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 32 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_15" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 32 'store' 'store_ln70' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 33 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_16" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 33 'store' 'store_ln70' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.28>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../maxpool.h:109]   --->   Operation 34 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.28ns)   --->   "%store_ln70 = store i128 0, i3 %buf_addr_17" [../maxpool.h:70->../maxpool.h:110]   --->   Operation 35 'store' 'store_ln70' <Predicate = true> <Delay = 2.28> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.28> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 36 [1/1] (1.58ns)   --->   "%br_ln73 = br void %VITIS_LOOP_74_3.i" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 36 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%yp = phi i3 0, void %for.inc.split, i3 %yp_2, void %VITIS_LOOP_74_3.i.split"   --->   Operation 37 'phi' 'yp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.65ns)   --->   "%icmp_ln73 = icmp_eq  i3 %yp, i3 5" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 38 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.65ns)   --->   "%yp_2 = add i3 %yp, i3 1" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 39 'add' 'yp_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %VITIS_LOOP_74_3.i.split, void %_Z16StreamingMaxPoolILj10ELj2ELj128EEvRN3hls6streamI7ap_uintIXT1_EELi0EEES5_.exit" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 40 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 41 'wait' 'empty' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4, i128 %inter5, i128 %buf"   --->   Operation 42 'call' 'call_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln109 = store i32 %rep_4, i32 %rep" [../maxpool.h:109]   --->   Operation 43 'store' 'store_ln109' <Predicate = (icmp_ln73)> <Delay = 1.58>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc" [../maxpool.h:109]   --->   Operation 44 'br' 'br_ln109' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4, i128 %inter5, i128 %buf"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1187 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_1187' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_1188 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_1188' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6, i128 %buf, i128 %inter6"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 50 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6, i128 %buf, i128 %inter6"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln73 = br void %VITIS_LOOP_74_3.i" [../maxpool.h:73->../maxpool.h:110]   --->   Operation 52 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inter5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_c146]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                    (alloca           ) [ 0111111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
numReps_2              (read             ) [ 0011111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
write_ln0              (write            ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
buf                    (alloca           ) [ 0011111111]
buf_addr               (getelementptr    ) [ 0011111111]
buf_addr_14            (getelementptr    ) [ 0011111111]
buf_addr_15            (getelementptr    ) [ 0011111111]
buf_addr_16            (getelementptr    ) [ 0011111111]
buf_addr_17            (getelementptr    ) [ 0011111111]
store_ln109            (store            ) [ 0000000000]
br_ln109               (br               ) [ 0000000000]
rep_3                  (load             ) [ 0000000000]
icmp_ln109             (icmp             ) [ 0011111111]
rep_4                  (add              ) [ 0001111111]
br_ln109               (br               ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
ret_ln112              (ret              ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
specloopname_ln109     (specloopname     ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
br_ln73                (br               ) [ 0011111111]
yp                     (phi              ) [ 0000010000]
icmp_ln73              (icmp             ) [ 0011111111]
yp_2                   (add              ) [ 0011111111]
br_ln73                (br               ) [ 0000000000]
empty                  (wait             ) [ 0000000000]
store_ln109            (store            ) [ 0000000000]
br_ln109               (br               ) [ 0000000000]
call_ln0               (call             ) [ 0000000000]
empty_1187             (wait             ) [ 0000000000]
empty_1188             (wait             ) [ 0000000000]
speclooptripcount_ln73 (speclooptripcount) [ 0000000000]
specloopname_ln73      (specloopname     ) [ 0000000000]
call_ln0               (call             ) [ 0000000000]
br_ln73                (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inter6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_c146">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_c146"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="rep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="numReps_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buf_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_addr_14_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="128" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_14/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_addr_15_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_15/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_addr_16_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="128" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_16/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_addr_17_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="128" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_17/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="1"/>
<pin id="135" dir="0" index="4" bw="3" slack="0"/>
<pin id="136" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="128" slack="2147483647"/>
<pin id="138" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="yp_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="yp (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="yp_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yp/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="128" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln109_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="rep_3_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_3/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln109_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="rep_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_4/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln73_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="yp_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yp_2/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln109_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="3"/>
<pin id="199" dir="0" index="1" bw="32" slack="4"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="rep_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="208" class="1005" name="numReps_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="buf_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="buf_addr_14_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="1"/>
<pin id="220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_14 "/>
</bind>
</comp>

<comp id="223" class="1005" name="buf_addr_15_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="2"/>
<pin id="225" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buf_addr_15 "/>
</bind>
</comp>

<comp id="228" class="1005" name="buf_addr_16_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="2"/>
<pin id="230" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="buf_addr_16 "/>
</bind>
</comp>

<comp id="233" class="1005" name="buf_addr_17_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="3"/>
<pin id="235" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="buf_addr_17 "/>
</bind>
</comp>

<comp id="241" class="1005" name="rep_4_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="3"/>
<pin id="243" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rep_4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="yp_2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="yp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="72" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="72" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="72" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="72" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="72" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="171" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="145" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="145" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="204"><net_src comp="68" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="211"><net_src comp="76" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="216"><net_src comp="90" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="221"><net_src comp="98" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="226"><net_src comp="106" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="231"><net_src comp="114" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="236"><net_src comp="122" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="244"><net_src comp="179" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="252"><net_src comp="191" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="145" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inter6 | {8 9 }
	Port: numReps_c146 | {1 }
 - Input state : 
	Port: StreamingMaxPool_Batch<10u, 2u, 128u> : inter5 | {5 6 }
	Port: StreamingMaxPool_Batch<10u, 2u, 128u> : numReps | {1 }
  - Chain level:
	State 1
		buf_addr : 1
		buf_addr_14 : 1
		buf_addr_15 : 1
		buf_addr_16 : 1
		buf_addr_17 : 1
		store_ln109 : 1
	State 2
		icmp_ln109 : 1
		rep_4 : 1
		br_ln109 : 2
	State 3
	State 4
	State 5
		icmp_ln73 : 1
		yp_2 : 1
		br_ln73 : 2
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                     Functional Unit                                    |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4_fu_152 |  1.588  |   267   |   316   |
|          |         grp_StreamingMaxPool_Batch_10u_2u_128u_Pipeline_VITIS_LOOP_85_6_fu_159         |  1.588  |    6    |    31   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                    icmp_ln109_fu_174                                   |    0    |    0    |    39   |
|          |                                    icmp_ln73_fu_185                                    |    0    |    0    |    11   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|
|    add   |                                      rep_4_fu_179                                      |    0    |    0    |    39   |
|          |                                       yp_2_fu_191                                      |    0    |    0    |    11   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                                  numReps_2_read_fu_76                                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                                  write_ln0_write_fu_82                                 |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                        |  3.176  |   273   |   447   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| buf|    0   |   256  |   10   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   256  |   10   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|buf_addr_14_reg_218|    3   |
|buf_addr_15_reg_223|    3   |
|buf_addr_16_reg_228|    3   |
|buf_addr_17_reg_233|    3   |
|  buf_addr_reg_213 |    3   |
| numReps_2_reg_208 |   32   |
|   rep_4_reg_241   |   32   |
|    rep_reg_201    |   32   |
|    yp_2_reg_249   |    3   |
|     yp_reg_141    |    3   |
+-------------------+--------+
|       Total       |   117  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   3  |   3  |    9   ||    14   |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    9   ||  3.2953 ||    23   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   273  |   447  |    -   |
|   Memory  |    0   |    -   |   256  |   10   |    0   |
|Multiplexer|    -   |    3   |    -   |   23   |    -   |
|  Register |    -   |    -   |   117  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   646  |   480  |    0   |
+-----------+--------+--------+--------+--------+--------+
