{"vcs1":{"timestamp_begin":1737628498.895072279, "rt":0.20, "ut":0.08, "st":0.08}}
{"vcselab":{"timestamp_begin":1737628499.162073184, "rt":0.17, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1737628499.390858677, "rt":0.21, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737628498.665512110}
{"VCS_COMP_START_TIME": 1737628498.665512110}
{"VCS_COMP_END_TIME": 1737628499.661752108}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261716}}
{"vcselab": {"peak_mem": 133948}}
