<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v</a>
defines: 
time_elapsed: 0.772s
ram usage: 37336 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwii46513/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:24</a>: No timescale set for &#34;sctag_dbgdp&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:24</a>: Compile module &#34;work@sctag_dbgdp&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:26</a>: Implicit port type (wire) for &#34;so&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:24</a>: Top level module &#34;work@sctag_dbgdp&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>: Cannot find a module definition for &#34;work@sctag_dbgdp::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpwii46513/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dbgdp
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwii46513/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwii46513/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dbgdp)
 |vpiName:work@sctag_dbgdp
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dbgdp
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sctag_dbgdp, file:<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v</a>, line:24, parent:work@sctag_dbgdp
   |vpiDefName:work@sctag_dbgdp
   |vpiFullName:work@sctag_dbgdp
   |vpiPort:
   \_port: (so), line:26
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:26
         |vpiName:so
         |vpiFullName:work@sctag_dbgdp.so
   |vpiPort:
   \_port: (sctag_dbgbus_out), line:26
     |vpiName:sctag_dbgbus_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_dbgbus_out), line:26
         |vpiName:sctag_dbgbus_out
         |vpiFullName:work@sctag_dbgdp.sctag_dbgbus_out
   |vpiPort:
   \_port: (arbdp_dbg_addr_c3), line:28
     |vpiName:arbdp_dbg_addr_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dbg_addr_c3), line:28
         |vpiName:arbdp_dbg_addr_c3
         |vpiFullName:work@sctag_dbgdp.arbdp_dbg_addr_c3
   |vpiPort:
   \_port: (arbdec_dbgdp_inst_c3), line:28
     |vpiName:arbdec_dbgdp_inst_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdec_dbgdp_inst_c3), line:28
         |vpiName:arbdec_dbgdp_inst_c3
         |vpiFullName:work@sctag_dbgdp.arbdec_dbgdp_inst_c3
   |vpiPort:
   \_port: (arbctl_dbgdp_inst_vld_c3), line:28
     |vpiName:arbctl_dbgdp_inst_vld_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dbgdp_inst_vld_c3), line:28
         |vpiName:arbctl_dbgdp_inst_vld_c3
         |vpiFullName:work@sctag_dbgdp.arbctl_dbgdp_inst_vld_c3
   |vpiPort:
   \_port: (l2_dbg_en), line:29
     |vpiName:l2_dbg_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (l2_dbg_en), line:29
         |vpiName:l2_dbg_en
         |vpiFullName:work@sctag_dbgdp.l2_dbg_en
   |vpiPort:
   \_port: (rclk), line:29
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:29
         |vpiName:rclk
         |vpiFullName:work@sctag_dbgdp.rclk
   |vpiPort:
   \_port: (si), line:29
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:29
         |vpiName:si
         |vpiFullName:work@sctag_dbgdp.si
   |vpiPort:
   \_port: (se), line:29
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:29
         |vpiName:se
         |vpiFullName:work@sctag_dbgdp.se
   |vpiContAssign:
   \_cont_assign: , line:50
     |vpiRhs:
     \_operation: , line:50
       |vpiOpType:33
       |vpiOperand:
       \_ref_obj: (l2_dbg_en), line:50
         |vpiName:l2_dbg_en
       |vpiOperand:
       \_ref_obj: (arbctl_dbgdp_inst_vld_c3), line:51
         |vpiName:arbctl_dbgdp_inst_vld_c3
       |vpiOperand:
       \_ref_obj: (arbdec_dbgdp_inst_c3), line:52
         |vpiName:arbdec_dbgdp_inst_c3
       |vpiOperand:
       \_ref_obj: (arbdp_dbg_addr_c3), line:53
         |vpiName:arbdp_dbg_addr_c3
     |vpiLhs:
     \_ref_obj: (dbgbus_c3), line:50
       |vpiName:dbgbus_c3
       |vpiFullName:work@sctag_dbgdp.dbgbus_c3
   |vpiNet:
   \_logic_net: (dbgbus_c3), line:45
     |vpiName:dbgbus_c3
     |vpiFullName:work@sctag_dbgdp.dbgbus_c3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so), line:26
   |vpiNet:
   \_logic_net: (sctag_dbgbus_out), line:26
   |vpiNet:
   \_logic_net: (arbdp_dbg_addr_c3), line:28
   |vpiNet:
   \_logic_net: (arbdec_dbgdp_inst_c3), line:28
   |vpiNet:
   \_logic_net: (arbctl_dbgdp_inst_vld_c3), line:28
   |vpiNet:
   \_logic_net: (l2_dbg_en), line:29
   |vpiNet:
   \_logic_net: (rclk), line:29
   |vpiNet:
   \_logic_net: (si), line:29
   |vpiNet:
   \_logic_net: (se), line:29
 |uhdmtopModules:
 \_module: work@sctag_dbgdp (work@sctag_dbgdp), file:<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v</a>, line:24
   |vpiDefName:work@sctag_dbgdp
   |vpiName:work@sctag_dbgdp
   |vpiPort:
   \_port: (so), line:26, parent:work@sctag_dbgdp
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:26, parent:work@sctag_dbgdp
         |vpiName:so
         |vpiFullName:work@sctag_dbgdp.so
   |vpiPort:
   \_port: (sctag_dbgbus_out), line:26, parent:work@sctag_dbgdp
     |vpiName:sctag_dbgbus_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sctag_dbgbus_out), line:26, parent:work@sctag_dbgdp
         |vpiName:sctag_dbgbus_out
         |vpiFullName:work@sctag_dbgdp.sctag_dbgbus_out
         |vpiRange:
         \_range: , line:42
           |vpiLeftRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:40
             |vpiSize:32
             |INT:40
           |vpiRightRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbdp_dbg_addr_c3), line:28, parent:work@sctag_dbgdp
     |vpiName:arbdp_dbg_addr_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dbg_addr_c3), line:28, parent:work@sctag_dbgdp
         |vpiName:arbdp_dbg_addr_c3
         |vpiFullName:work@sctag_dbgdp.arbdp_dbg_addr_c3
         |vpiRange:
         \_range: , line:35
           |vpiLeftRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:29
             |vpiSize:32
             |INT:29
           |vpiRightRange:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbdec_dbgdp_inst_c3), line:28, parent:work@sctag_dbgdp
     |vpiName:arbdec_dbgdp_inst_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdec_dbgdp_inst_c3), line:28, parent:work@sctag_dbgdp
         |vpiName:arbdec_dbgdp_inst_c3
         |vpiFullName:work@sctag_dbgdp.arbdec_dbgdp_inst_c3
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_dbgdp_inst_vld_c3), line:28, parent:work@sctag_dbgdp
     |vpiName:arbctl_dbgdp_inst_vld_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dbgdp_inst_vld_c3), line:28, parent:work@sctag_dbgdp
         |vpiName:arbctl_dbgdp_inst_vld_c3
         |vpiFullName:work@sctag_dbgdp.arbctl_dbgdp_inst_vld_c3
   |vpiPort:
   \_port: (l2_dbg_en), line:29, parent:work@sctag_dbgdp
     |vpiName:l2_dbg_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (l2_dbg_en), line:29, parent:work@sctag_dbgdp
         |vpiName:l2_dbg_en
         |vpiFullName:work@sctag_dbgdp.l2_dbg_en
   |vpiPort:
   \_port: (rclk), line:29, parent:work@sctag_dbgdp
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:29, parent:work@sctag_dbgdp
         |vpiName:rclk
         |vpiFullName:work@sctag_dbgdp.rclk
   |vpiPort:
   \_port: (si), line:29, parent:work@sctag_dbgdp
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:29, parent:work@sctag_dbgdp
         |vpiName:si
         |vpiFullName:work@sctag_dbgdp.si
   |vpiPort:
   \_port: (se), line:29, parent:work@sctag_dbgdp
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:29, parent:work@sctag_dbgdp
         |vpiName:se
         |vpiFullName:work@sctag_dbgdp.se
   |vpiModule:
   \_module: work@sctag_dbgdp::dff_s (ff_sctag_dbgbus_out), file:<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v</a>, line:56, parent:work@sctag_dbgdp
     |vpiDefName:work@sctag_dbgdp::dff_s
     |vpiName:ff_sctag_dbgbus_out
     |vpiFullName:work@sctag_dbgdp.ff_sctag_dbgbus_out
     |vpiPort:
     \_port: (din), parent:ff_sctag_dbgbus_out
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dbgbus_c3), line:56
         |vpiName:dbgbus_c3
         |vpiActual:
         \_logic_net: (dbgbus_c3), line:45, parent:work@sctag_dbgdp
           |vpiName:dbgbus_c3
           |vpiFullName:work@sctag_dbgdp.dbgbus_c3
           |vpiNetType:1
           |vpiRange:
           \_range: , line:45
             |vpiLeftRange:
             \_constant: , line:45
               |vpiConstType:7
               |vpiDecompile:40
               |vpiSize:32
               |INT:40
             |vpiRightRange:
             \_constant: , line:45
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_sctag_dbgbus_out
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:56
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:29, parent:work@sctag_dbgdp
     |vpiPort:
     \_port: (q), parent:ff_sctag_dbgbus_out
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (sctag_dbgbus_out), line:57
         |vpiName:sctag_dbgbus_out
         |vpiActual:
         \_logic_net: (sctag_dbgbus_out), line:26, parent:work@sctag_dbgdp
     |vpiPort:
     \_port: (se), parent:ff_sctag_dbgbus_out
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:57
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:29, parent:work@sctag_dbgdp
     |vpiPort:
     \_port: (si), parent:ff_sctag_dbgbus_out
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:57
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:29, parent:work@sctag_dbgdp
     |vpiPort:
     \_port: (so), parent:ff_sctag_dbgbus_out
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:57
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:26, parent:work@sctag_dbgdp
     |vpiInstance:
     \_module: work@sctag_dbgdp (work@sctag_dbgdp), file:<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v</a>, line:24
   |vpiNet:
   \_logic_net: (dbgbus_c3), line:45, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (so), line:26, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (sctag_dbgbus_out), line:26, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (arbdp_dbg_addr_c3), line:28, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (arbdec_dbgdp_inst_c3), line:28, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (arbctl_dbgdp_inst_vld_c3), line:28, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (l2_dbg_en), line:29, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (rclk), line:29, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (si), line:29, parent:work@sctag_dbgdp
   |vpiNet:
   \_logic_net: (se), line:29, parent:work@sctag_dbgdp
Object: \work_sctag_dbgdp of type 3000
Object: \work_sctag_dbgdp of type 32
Object: \so of type 44
Object: \sctag_dbgbus_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_dbg_addr_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdec_dbgdp_inst_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_dbgdp_inst_vld_c3 of type 44
Object: \l2_dbg_en of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_sctag_dbgbus_out of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \q of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \dbgbus_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \so of type 36
Object: \sctag_dbgbus_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_dbg_addr_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdec_dbgdp_inst_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_dbgdp_inst_vld_c3 of type 36
Object: \l2_dbg_en of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_dbgdp of type 32
Object: \so of type 44
Object: \sctag_dbgbus_out of type 44
Object: \arbdp_dbg_addr_c3 of type 44
Object: \arbdec_dbgdp_inst_c3 of type 44
Object: \arbctl_dbgdp_inst_vld_c3 of type 44
Object: \l2_dbg_en of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object:  of type 8
Object: \dbgbus_c3 of type 608
Object:  of type 39
Object: \l2_dbg_en of type 608
Object: \arbctl_dbgdp_inst_vld_c3 of type 608
Object: \arbdec_dbgdp_inst_c3 of type 608
Object: \arbdp_dbg_addr_c3 of type 608
Object: \dbgbus_c3 of type 36
Object: \so of type 36
Object: \sctag_dbgbus_out of type 36
Object: \arbdp_dbg_addr_c3 of type 36
Object: \arbdec_dbgdp_inst_c3 of type 36
Object: \arbctl_dbgdp_inst_vld_c3 of type 36
Object: \l2_dbg_en of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dbgdp::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c3b0] str=&#39;\work_sctag_dbgdp::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c4f0] str=&#39;\din&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c670] str=&#39;\clk&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c7b0] str=&#39;\q&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c8d0] str=&#39;\se&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c9f0] str=&#39;\si&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8cb10] str=&#39;\so&#39; port=15
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c3b0] str=&#39;\work_sctag_dbgdp::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c4f0] str=&#39;\din&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c670] str=&#39;\clk&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c7b0] str=&#39;\q&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c8d0] str=&#39;\se&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8c9f0] str=&#39;\si&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8cb10] str=&#39;\so&#39; basic_prep port=15 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dbgdp&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f89e30] str=&#39;\work_sctag_dbgdp&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:26</a>.0-26.0&gt; [0x2f8a0d0] str=&#39;\so&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:26</a>.0-26.0&gt; [0x2f8a320] str=&#39;\sctag_dbgbus_out&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:42</a>.0-42.0&gt; [0x2f8a570]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:42</a>.0-42.0&gt; [0x2f8aa90] bits=&#39;00000000000000000000000000101000&#39;(32) range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:42</a>.0-42.0&gt; [0x2f8ac70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:28</a>.0-28.0&gt; [0x2f8a8d0] str=&#39;\arbdp_dbg_addr_c3&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:35</a>.0-35.0&gt; [0x2f8ae20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:35</a>.0-35.0&gt; [0x2f8b140] bits=&#39;00000000000000000000000000011101&#39;(32) range=[31:0] int=29
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:35</a>.0-35.0&gt; [0x2f8b2f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:28</a>.0-28.0&gt; [0x2f8afb0] str=&#39;\arbdec_dbgdp_inst_c3&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:36</a>.0-36.0&gt; [0x2f8b4a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:36</a>.0-36.0&gt; [0x2f8b7a0] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:36</a>.0-36.0&gt; [0x2f8b950] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:28</a>.0-28.0&gt; [0x2f8b610] str=&#39;\arbctl_dbgdp_inst_vld_c3&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8bb50] str=&#39;\l2_dbg_en&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8bd10] str=&#39;\rclk&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8bea0] str=&#39;\si&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8c050] str=&#39;\se&#39; input port=9
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8c290] str=&#39;\ff_sctag_dbgbus_out&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8ccc0] str=&#39;\work_sctag_dbgdp::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8ce00] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8cf20] str=&#39;\dbgbus_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d120] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d240] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d420] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d540] str=&#39;\sctag_dbgbus_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d740] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d860] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8dab0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8dbd0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8ddd0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8def0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e0d0] str=&#39;\dbgbus_c3&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e250]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e590] bits=&#39;00000000000000000000000000101000&#39;(32) range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e740] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8ed80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8e940] str=&#39;\dbgbus_c3&#39;
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8ea60]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:53</a>.0-53.0&gt; [0x2f8fc50] str=&#39;\arbdp_dbg_addr_c3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:52</a>.0-52.0&gt; [0x2f8fae0] str=&#39;\arbdec_dbgdp_inst_c3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:51</a>.0-51.0&gt; [0x2f8f950] str=&#39;\arbctl_dbgdp_inst_vld_c3&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8f7c0] str=&#39;\l2_dbg_en&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f89e30] str=&#39;\work_sctag_dbgdp&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:26</a>.0-26.0&gt; [0x2f8a0d0] str=&#39;\so&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:26</a>.0-26.0&gt; [0x2f8a320] str=&#39;\sctag_dbgbus_out&#39; output reg basic_prep port=2 range=[40:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:42</a>.0-42.0&gt; [0x2f8a570] basic_prep range=[40:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:42</a>.0-42.0&gt; [0x2f8aa90] bits=&#39;00000000000000000000000000101000&#39;(32) basic_prep range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:42</a>.0-42.0&gt; [0x2f8ac70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:28</a>.0-28.0&gt; [0x2f8a8d0] str=&#39;\arbdp_dbg_addr_c3&#39; input basic_prep port=3 range=[29:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:35</a>.0-35.0&gt; [0x2f8ae20] basic_prep range=[29:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:35</a>.0-35.0&gt; [0x2f8b140] bits=&#39;00000000000000000000000000011101&#39;(32) basic_prep range=[31:0] int=29
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:35</a>.0-35.0&gt; [0x2f8b2f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:28</a>.0-28.0&gt; [0x2f8afb0] str=&#39;\arbdec_dbgdp_inst_c3&#39; input basic_prep port=4 range=[8:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:36</a>.0-36.0&gt; [0x2f8b4a0] basic_prep range=[8:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:36</a>.0-36.0&gt; [0x2f8b7a0] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:36</a>.0-36.0&gt; [0x2f8b950] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:28</a>.0-28.0&gt; [0x2f8b610] str=&#39;\arbctl_dbgdp_inst_vld_c3&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8bb50] str=&#39;\l2_dbg_en&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8bd10] str=&#39;\rclk&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8bea0] str=&#39;\si&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:29</a>.0-29.0&gt; [0x2f8c050] str=&#39;\se&#39; input basic_prep port=9 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8c290] str=&#39;\ff_sctag_dbgbus_out&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2f8ccc0] str=&#39;\work_sctag_dbgdp::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8ce00] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8cf20 -&gt; 0x2f8e0d0] str=&#39;\dbgbus_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d120] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d240 -&gt; 0x2f8bd10] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d420] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d540 -&gt; 0x2f8a320] str=&#39;\sctag_dbgbus_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d740] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8d860 -&gt; 0x2f8c050] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8dab0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8dbd0 -&gt; 0x2f8bea0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8ddd0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:56</a>.0-56.0&gt; [0x2f8def0 -&gt; 0x2f8a0d0] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e0d0] str=&#39;\dbgbus_c3&#39; basic_prep range=[40:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e250] basic_prep range=[40:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e590] bits=&#39;00000000000000000000000000101000&#39;(32) basic_prep range=[31:0] int=40
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:45</a>.0-45.0&gt; [0x2f8e740] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8ed80] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8e940 -&gt; 0x2f8e0d0] str=&#39;\dbgbus_c3&#39; basic_prep
        AST_CONCAT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8ea60] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:53</a>.0-53.0&gt; [0x2f8fc50 -&gt; 0x2f8a8d0] str=&#39;\arbdp_dbg_addr_c3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:52</a>.0-52.0&gt; [0x2f8fae0 -&gt; 0x2f8afb0] str=&#39;\arbdec_dbgdp_inst_c3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:51</a>.0-51.0&gt; [0x2f8f950 -&gt; 0x2f8b610] str=&#39;\arbctl_dbgdp_inst_vld_c3&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dbgdp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/sctag_dbgdp.v:50</a>.0-50.0&gt; [0x2f8f7c0 -&gt; 0x2f8bb50] str=&#39;\l2_dbg_en&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dbgdp::dff_s&#39; referenced in module `work_sctag_dbgdp&#39; in cell `ff_sctag_dbgbus_out&#39; does not have a port named &#39;so&#39;.

</pre>
</body>