// Seed: 770313478
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_8;
  logic id_9;
  logic id_10, id_11;
  type_21 id_12 (
      1'h0 + 1 | id_8,
      id_7,
      1
  );
  logic id_13;
  logic id_14;
  initial id_10 = 1;
  logic id_15;
  always @(id_11 or posedge 1) begin
    id_8 = id_6;
  end
  defparam id_16.id_17 = 1;
  assign id_6 = 1'b0;
endmodule
