#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22bc6b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22bc840 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x22ae2d0 .functor NOT 1, L_0x2312d90, C4<0>, C4<0>, C4<0>;
L_0x2312b70 .functor XOR 2, L_0x2312a10, L_0x2312ad0, C4<00>, C4<00>;
L_0x2312c80 .functor XOR 2, L_0x2312b70, L_0x2312be0, C4<00>, C4<00>;
v0x230c080_0 .net *"_ivl_10", 1 0, L_0x2312be0;  1 drivers
v0x230c180_0 .net *"_ivl_12", 1 0, L_0x2312c80;  1 drivers
v0x230c260_0 .net *"_ivl_2", 1 0, L_0x230f440;  1 drivers
v0x230c320_0 .net *"_ivl_4", 1 0, L_0x2312a10;  1 drivers
v0x230c400_0 .net *"_ivl_6", 1 0, L_0x2312ad0;  1 drivers
v0x230c530_0 .net *"_ivl_8", 1 0, L_0x2312b70;  1 drivers
v0x230c610_0 .net "a", 0 0, v0x2307f50_0;  1 drivers
v0x230c6b0_0 .net "b", 0 0, v0x2307ff0_0;  1 drivers
v0x230c750_0 .net "c", 0 0, v0x2308090_0;  1 drivers
v0x230c7f0_0 .var "clk", 0 0;
v0x230c890_0 .net "d", 0 0, v0x23081d0_0;  1 drivers
v0x230c930_0 .net "out_pos_dut", 0 0, L_0x2312700;  1 drivers
v0x230c9d0_0 .net "out_pos_ref", 0 0, L_0x230df00;  1 drivers
v0x230ca70_0 .net "out_sop_dut", 0 0, L_0x230eb50;  1 drivers
v0x230cb10_0 .net "out_sop_ref", 0 0, L_0x22e2700;  1 drivers
v0x230cbb0_0 .var/2u "stats1", 223 0;
v0x230cc50_0 .var/2u "strobe", 0 0;
v0x230ccf0_0 .net "tb_match", 0 0, L_0x2312d90;  1 drivers
v0x230cdc0_0 .net "tb_mismatch", 0 0, L_0x22ae2d0;  1 drivers
v0x230ce60_0 .net "wavedrom_enable", 0 0, v0x23084a0_0;  1 drivers
v0x230cf30_0 .net "wavedrom_title", 511 0, v0x2308540_0;  1 drivers
L_0x230f440 .concat [ 1 1 0 0], L_0x230df00, L_0x22e2700;
L_0x2312a10 .concat [ 1 1 0 0], L_0x230df00, L_0x22e2700;
L_0x2312ad0 .concat [ 1 1 0 0], L_0x2312700, L_0x230eb50;
L_0x2312be0 .concat [ 1 1 0 0], L_0x230df00, L_0x22e2700;
L_0x2312d90 .cmp/eeq 2, L_0x230f440, L_0x2312c80;
S_0x22bc9d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x22bc840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x22ae6b0 .functor AND 1, v0x2308090_0, v0x23081d0_0, C4<1>, C4<1>;
L_0x22aea90 .functor NOT 1, v0x2307f50_0, C4<0>, C4<0>, C4<0>;
L_0x22aee70 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x22af0f0 .functor AND 1, L_0x22aea90, L_0x22aee70, C4<1>, C4<1>;
L_0x22c72d0 .functor AND 1, L_0x22af0f0, v0x2308090_0, C4<1>, C4<1>;
L_0x22e2700 .functor OR 1, L_0x22ae6b0, L_0x22c72d0, C4<0>, C4<0>;
L_0x230d380 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x230d3f0 .functor OR 1, L_0x230d380, v0x23081d0_0, C4<0>, C4<0>;
L_0x230d500 .functor AND 1, v0x2308090_0, L_0x230d3f0, C4<1>, C4<1>;
L_0x230d5c0 .functor NOT 1, v0x2307f50_0, C4<0>, C4<0>, C4<0>;
L_0x230d690 .functor OR 1, L_0x230d5c0, v0x2307ff0_0, C4<0>, C4<0>;
L_0x230d700 .functor AND 1, L_0x230d500, L_0x230d690, C4<1>, C4<1>;
L_0x230d880 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x230d8f0 .functor OR 1, L_0x230d880, v0x23081d0_0, C4<0>, C4<0>;
L_0x230d810 .functor AND 1, v0x2308090_0, L_0x230d8f0, C4<1>, C4<1>;
L_0x230da80 .functor NOT 1, v0x2307f50_0, C4<0>, C4<0>, C4<0>;
L_0x230db80 .functor OR 1, L_0x230da80, v0x23081d0_0, C4<0>, C4<0>;
L_0x230dc40 .functor AND 1, L_0x230d810, L_0x230db80, C4<1>, C4<1>;
L_0x230ddf0 .functor XNOR 1, L_0x230d700, L_0x230dc40, C4<0>, C4<0>;
v0x22adc00_0 .net *"_ivl_0", 0 0, L_0x22ae6b0;  1 drivers
v0x22ae000_0 .net *"_ivl_12", 0 0, L_0x230d380;  1 drivers
v0x22ae3e0_0 .net *"_ivl_14", 0 0, L_0x230d3f0;  1 drivers
v0x22ae7c0_0 .net *"_ivl_16", 0 0, L_0x230d500;  1 drivers
v0x22aeba0_0 .net *"_ivl_18", 0 0, L_0x230d5c0;  1 drivers
v0x22aef80_0 .net *"_ivl_2", 0 0, L_0x22aea90;  1 drivers
v0x22af200_0 .net *"_ivl_20", 0 0, L_0x230d690;  1 drivers
v0x23064c0_0 .net *"_ivl_24", 0 0, L_0x230d880;  1 drivers
v0x23065a0_0 .net *"_ivl_26", 0 0, L_0x230d8f0;  1 drivers
v0x2306680_0 .net *"_ivl_28", 0 0, L_0x230d810;  1 drivers
v0x2306760_0 .net *"_ivl_30", 0 0, L_0x230da80;  1 drivers
v0x2306840_0 .net *"_ivl_32", 0 0, L_0x230db80;  1 drivers
v0x2306920_0 .net *"_ivl_36", 0 0, L_0x230ddf0;  1 drivers
L_0x7f3abc952018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23069e0_0 .net *"_ivl_38", 0 0, L_0x7f3abc952018;  1 drivers
v0x2306ac0_0 .net *"_ivl_4", 0 0, L_0x22aee70;  1 drivers
v0x2306ba0_0 .net *"_ivl_6", 0 0, L_0x22af0f0;  1 drivers
v0x2306c80_0 .net *"_ivl_8", 0 0, L_0x22c72d0;  1 drivers
v0x2306d60_0 .net "a", 0 0, v0x2307f50_0;  alias, 1 drivers
v0x2306e20_0 .net "b", 0 0, v0x2307ff0_0;  alias, 1 drivers
v0x2306ee0_0 .net "c", 0 0, v0x2308090_0;  alias, 1 drivers
v0x2306fa0_0 .net "d", 0 0, v0x23081d0_0;  alias, 1 drivers
v0x2307060_0 .net "out_pos", 0 0, L_0x230df00;  alias, 1 drivers
v0x2307120_0 .net "out_sop", 0 0, L_0x22e2700;  alias, 1 drivers
v0x23071e0_0 .net "pos0", 0 0, L_0x230d700;  1 drivers
v0x23072a0_0 .net "pos1", 0 0, L_0x230dc40;  1 drivers
L_0x230df00 .functor MUXZ 1, L_0x7f3abc952018, L_0x230d700, L_0x230ddf0, C4<>;
S_0x2307420 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x22bc840;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2307f50_0 .var "a", 0 0;
v0x2307ff0_0 .var "b", 0 0;
v0x2308090_0 .var "c", 0 0;
v0x2308130_0 .net "clk", 0 0, v0x230c7f0_0;  1 drivers
v0x23081d0_0 .var "d", 0 0;
v0x23082c0_0 .var/2u "fail", 0 0;
v0x2308360_0 .var/2u "fail1", 0 0;
v0x2308400_0 .net "tb_match", 0 0, L_0x2312d90;  alias, 1 drivers
v0x23084a0_0 .var "wavedrom_enable", 0 0;
v0x2308540_0 .var "wavedrom_title", 511 0;
E_0x22bb020/0 .event negedge, v0x2308130_0;
E_0x22bb020/1 .event posedge, v0x2308130_0;
E_0x22bb020 .event/or E_0x22bb020/0, E_0x22bb020/1;
S_0x2307750 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2307420;
 .timescale -12 -12;
v0x2307990_0 .var/2s "i", 31 0;
E_0x22baec0 .event posedge, v0x2308130_0;
S_0x2307a90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2307420;
 .timescale -12 -12;
v0x2307c90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2307d70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2307420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2308720 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x22bc840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x230e0b0 .functor NOT 1, v0x2307f50_0, C4<0>, C4<0>, C4<0>;
L_0x230e140 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x230e2e0 .functor AND 1, L_0x230e0b0, L_0x230e140, C4<1>, C4<1>;
L_0x230e3f0 .functor AND 1, L_0x230e2e0, v0x2308090_0, C4<1>, C4<1>;
L_0x230e5f0 .functor AND 1, L_0x230e3f0, v0x23081d0_0, C4<1>, C4<1>;
L_0x230e7c0 .functor AND 1, v0x2307f50_0, v0x2307ff0_0, C4<1>, C4<1>;
L_0x230e980 .functor AND 1, L_0x230e7c0, v0x2308090_0, C4<1>, C4<1>;
L_0x230ea40 .functor AND 1, L_0x230e980, v0x23081d0_0, C4<1>, C4<1>;
L_0x230eb50 .functor OR 1, L_0x230e5f0, L_0x230ea40, C4<0>, C4<0>;
L_0x230ecb0 .functor OR 1, v0x2307f50_0, v0x2307ff0_0, C4<0>, C4<0>;
L_0x230ed80 .functor OR 1, L_0x230ecb0, v0x2308090_0, C4<0>, C4<0>;
L_0x230edf0 .functor NOT 1, v0x23081d0_0, C4<0>, C4<0>, C4<0>;
L_0x230eed0 .functor OR 1, L_0x230ed80, L_0x230edf0, C4<0>, C4<0>;
L_0x230efe0 .functor OR 1, v0x2307f50_0, v0x2307ff0_0, C4<0>, C4<0>;
L_0x230ee60 .functor NOT 1, v0x2308090_0, C4<0>, C4<0>, C4<0>;
L_0x230f0d0 .functor OR 1, L_0x230efe0, L_0x230ee60, C4<0>, C4<0>;
L_0x230f270 .functor OR 1, L_0x230f0d0, v0x23081d0_0, C4<0>, C4<0>;
L_0x230f330 .functor AND 1, L_0x230eed0, L_0x230f270, C4<1>, C4<1>;
L_0x230f4e0 .functor OR 1, v0x2307f50_0, v0x2307ff0_0, C4<0>, C4<0>;
L_0x230f550 .functor NOT 1, v0x2308090_0, C4<0>, C4<0>, C4<0>;
L_0x230f670 .functor OR 1, L_0x230f4e0, L_0x230f550, C4<0>, C4<0>;
L_0x230f780 .functor NOT 1, v0x23081d0_0, C4<0>, C4<0>, C4<0>;
L_0x230f8b0 .functor OR 1, L_0x230f670, L_0x230f780, C4<0>, C4<0>;
L_0x230f9c0 .functor AND 1, L_0x230f330, L_0x230f8b0, C4<1>, C4<1>;
L_0x230fba0 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x230fc10 .functor OR 1, v0x2307f50_0, L_0x230fba0, C4<0>, C4<0>;
L_0x230fdb0 .functor OR 1, L_0x230fc10, v0x2308090_0, C4<0>, C4<0>;
L_0x230fe70 .functor OR 1, L_0x230fdb0, v0x23081d0_0, C4<0>, C4<0>;
L_0x2310020 .functor AND 1, L_0x230f9c0, L_0x230fe70, C4<1>, C4<1>;
L_0x2310130 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x23102a0 .functor OR 1, v0x2307f50_0, L_0x2310130, C4<0>, C4<0>;
L_0x2310360 .functor NOT 1, v0x2308090_0, C4<0>, C4<0>, C4<0>;
L_0x23104e0 .functor OR 1, L_0x23102a0, L_0x2310360, C4<0>, C4<0>;
L_0x23105f0 .functor OR 1, L_0x23104e0, v0x23081d0_0, C4<0>, C4<0>;
L_0x23107d0 .functor AND 1, L_0x2310020, L_0x23105f0, C4<1>, C4<1>;
L_0x23108e0 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x2310a80 .functor OR 1, v0x2307f50_0, L_0x23108e0, C4<0>, C4<0>;
L_0x2310b40 .functor NOT 1, v0x2308090_0, C4<0>, C4<0>, C4<0>;
L_0x2310950 .functor OR 1, L_0x2310a80, L_0x2310b40, C4<0>, C4<0>;
L_0x2310cf0 .functor NOT 1, v0x23081d0_0, C4<0>, C4<0>, C4<0>;
L_0x2310eb0 .functor OR 1, L_0x2310950, L_0x2310cf0, C4<0>, C4<0>;
L_0x2310fc0 .functor AND 1, L_0x23107d0, L_0x2310eb0, C4<1>, C4<1>;
L_0x2311230 .functor NOT 1, v0x2307f50_0, C4<0>, C4<0>, C4<0>;
L_0x23112a0 .functor NOT 1, v0x2307ff0_0, C4<0>, C4<0>, C4<0>;
L_0x2311690 .functor OR 1, L_0x2311230, L_0x23112a0, C4<0>, C4<0>;
L_0x23117a0 .functor OR 1, L_0x2311690, v0x2308090_0, C4<0>, C4<0>;
L_0x2311bf0 .functor OR 1, L_0x23117a0, v0x23081d0_0, C4<0>, C4<0>;
L_0x2311ec0 .functor AND 1, L_0x2310fc0, L_0x2311bf0, C4<1>, C4<1>;
L_0x2312160 .functor OR 1, v0x2307f50_0, v0x2307ff0_0, C4<0>, C4<0>;
L_0x23123e0 .functor OR 1, L_0x2312160, v0x2308090_0, C4<0>, C4<0>;
L_0x2312640 .functor OR 1, L_0x23123e0, v0x23081d0_0, C4<0>, C4<0>;
L_0x2312700 .functor AND 1, L_0x2311ec0, L_0x2312640, C4<1>, C4<1>;
v0x23088e0_0 .net *"_ivl_0", 0 0, L_0x230e0b0;  1 drivers
v0x23089c0_0 .net *"_ivl_10", 0 0, L_0x230e7c0;  1 drivers
v0x2308aa0_0 .net *"_ivl_100", 0 0, L_0x2312640;  1 drivers
v0x2308b90_0 .net *"_ivl_12", 0 0, L_0x230e980;  1 drivers
v0x2308c70_0 .net *"_ivl_14", 0 0, L_0x230ea40;  1 drivers
v0x2308da0_0 .net *"_ivl_18", 0 0, L_0x230ecb0;  1 drivers
v0x2308e80_0 .net *"_ivl_2", 0 0, L_0x230e140;  1 drivers
v0x2308f60_0 .net *"_ivl_20", 0 0, L_0x230ed80;  1 drivers
v0x2309040_0 .net *"_ivl_22", 0 0, L_0x230edf0;  1 drivers
v0x23091b0_0 .net *"_ivl_24", 0 0, L_0x230eed0;  1 drivers
v0x2309290_0 .net *"_ivl_26", 0 0, L_0x230efe0;  1 drivers
v0x2309370_0 .net *"_ivl_28", 0 0, L_0x230ee60;  1 drivers
v0x2309450_0 .net *"_ivl_30", 0 0, L_0x230f0d0;  1 drivers
v0x2309530_0 .net *"_ivl_32", 0 0, L_0x230f270;  1 drivers
v0x2309610_0 .net *"_ivl_34", 0 0, L_0x230f330;  1 drivers
v0x23096f0_0 .net *"_ivl_36", 0 0, L_0x230f4e0;  1 drivers
v0x23097d0_0 .net *"_ivl_38", 0 0, L_0x230f550;  1 drivers
v0x23099c0_0 .net *"_ivl_4", 0 0, L_0x230e2e0;  1 drivers
v0x2309aa0_0 .net *"_ivl_40", 0 0, L_0x230f670;  1 drivers
v0x2309b80_0 .net *"_ivl_42", 0 0, L_0x230f780;  1 drivers
v0x2309c60_0 .net *"_ivl_44", 0 0, L_0x230f8b0;  1 drivers
v0x2309d40_0 .net *"_ivl_46", 0 0, L_0x230f9c0;  1 drivers
v0x2309e20_0 .net *"_ivl_48", 0 0, L_0x230fba0;  1 drivers
v0x2309f00_0 .net *"_ivl_50", 0 0, L_0x230fc10;  1 drivers
v0x2309fe0_0 .net *"_ivl_52", 0 0, L_0x230fdb0;  1 drivers
v0x230a0c0_0 .net *"_ivl_54", 0 0, L_0x230fe70;  1 drivers
v0x230a1a0_0 .net *"_ivl_56", 0 0, L_0x2310020;  1 drivers
v0x230a280_0 .net *"_ivl_58", 0 0, L_0x2310130;  1 drivers
v0x230a360_0 .net *"_ivl_6", 0 0, L_0x230e3f0;  1 drivers
v0x230a440_0 .net *"_ivl_60", 0 0, L_0x23102a0;  1 drivers
v0x230a520_0 .net *"_ivl_62", 0 0, L_0x2310360;  1 drivers
v0x230a600_0 .net *"_ivl_64", 0 0, L_0x23104e0;  1 drivers
v0x230a6e0_0 .net *"_ivl_66", 0 0, L_0x23105f0;  1 drivers
v0x230a9d0_0 .net *"_ivl_68", 0 0, L_0x23107d0;  1 drivers
v0x230aab0_0 .net *"_ivl_70", 0 0, L_0x23108e0;  1 drivers
v0x230ab90_0 .net *"_ivl_72", 0 0, L_0x2310a80;  1 drivers
v0x230ac70_0 .net *"_ivl_74", 0 0, L_0x2310b40;  1 drivers
v0x230ad50_0 .net *"_ivl_76", 0 0, L_0x2310950;  1 drivers
v0x230ae30_0 .net *"_ivl_78", 0 0, L_0x2310cf0;  1 drivers
v0x230af10_0 .net *"_ivl_8", 0 0, L_0x230e5f0;  1 drivers
v0x230aff0_0 .net *"_ivl_80", 0 0, L_0x2310eb0;  1 drivers
v0x230b0d0_0 .net *"_ivl_82", 0 0, L_0x2310fc0;  1 drivers
v0x230b1b0_0 .net *"_ivl_84", 0 0, L_0x2311230;  1 drivers
v0x230b290_0 .net *"_ivl_86", 0 0, L_0x23112a0;  1 drivers
v0x230b370_0 .net *"_ivl_88", 0 0, L_0x2311690;  1 drivers
v0x230b450_0 .net *"_ivl_90", 0 0, L_0x23117a0;  1 drivers
v0x230b530_0 .net *"_ivl_92", 0 0, L_0x2311bf0;  1 drivers
v0x230b610_0 .net *"_ivl_94", 0 0, L_0x2311ec0;  1 drivers
v0x230b6f0_0 .net *"_ivl_96", 0 0, L_0x2312160;  1 drivers
v0x230b7d0_0 .net *"_ivl_98", 0 0, L_0x23123e0;  1 drivers
v0x230b8b0_0 .net "a", 0 0, v0x2307f50_0;  alias, 1 drivers
v0x230b950_0 .net "b", 0 0, v0x2307ff0_0;  alias, 1 drivers
v0x230ba40_0 .net "c", 0 0, v0x2308090_0;  alias, 1 drivers
v0x230bb30_0 .net "d", 0 0, v0x23081d0_0;  alias, 1 drivers
v0x230bc20_0 .net "out_pos", 0 0, L_0x2312700;  alias, 1 drivers
v0x230bce0_0 .net "out_sop", 0 0, L_0x230eb50;  alias, 1 drivers
S_0x230be60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x22bc840;
 .timescale -12 -12;
E_0x22a39f0 .event anyedge, v0x230cc50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x230cc50_0;
    %nor/r;
    %assign/vec4 v0x230cc50_0, 0;
    %wait E_0x22a39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2307420;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23082c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2308360_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2307420;
T_4 ;
    %wait E_0x22bb020;
    %load/vec4 v0x2308400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23082c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2307420;
T_5 ;
    %wait E_0x22baec0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %wait E_0x22baec0;
    %load/vec4 v0x23082c0_0;
    %store/vec4 v0x2308360_0, 0, 1;
    %fork t_1, S_0x2307750;
    %jmp t_0;
    .scope S_0x2307750;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2307990_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2307990_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x22baec0;
    %load/vec4 v0x2307990_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2307990_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2307990_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2307420;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22bb020;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23081d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2308090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2307ff0_0, 0;
    %assign/vec4 v0x2307f50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23082c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2308360_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x22bc840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x230c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x230cc50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x22bc840;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x230c7f0_0;
    %inv;
    %store/vec4 v0x230c7f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x22bc840;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2308130_0, v0x230cdc0_0, v0x230c610_0, v0x230c6b0_0, v0x230c750_0, v0x230c890_0, v0x230cb10_0, v0x230ca70_0, v0x230c9d0_0, v0x230c930_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x22bc840;
T_9 ;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x22bc840;
T_10 ;
    %wait E_0x22bb020;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x230cbb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x230cbb0_0, 4, 32;
    %load/vec4 v0x230ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x230cbb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x230cbb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x230cbb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x230cb10_0;
    %load/vec4 v0x230cb10_0;
    %load/vec4 v0x230ca70_0;
    %xor;
    %load/vec4 v0x230cb10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x230cbb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x230cbb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x230c9d0_0;
    %load/vec4 v0x230c9d0_0;
    %load/vec4 v0x230c930_0;
    %xor;
    %load/vec4 v0x230c9d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x230cbb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x230cbb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x230cbb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response45/top_module.sv";
