###############################################################
#  Generated by:      Cadence Innovus 25.11-s102_1
#  OS:                Linux x86_64(Host ID ece-rschsrv.ece.gatech.edu)
#  Generated on:      Fri Oct 10 16:26:39 2025
#  Design:            top_lvl
#  Command:           report_timing -early -max_paths 500 -nworst 1 -path_type full_clock      > [file join [get_db flow_report_directory] [get_db flow_report_name] hold.gba.rpt]
###############################################################
Path 1: MET (0.001 ns) Hold Check with Pin u_ctrl_w_ptr_reg[7]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) write_start_addr[7]
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[7]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.379 (P)    0.000 (I)
            Arrival:=    0.045        0.000

               Hold:+   -0.078
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.217
       Launch Clock:=    0.000
          Data Path:+    0.219
              Slack:=    0.001
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[7]     -      write_start_addr[7]  R     (arrival)       1  0.003   0.017    0.017  
  g13680__8428/Y          -      B->Y                 F     NAND2X1         1  0.025   0.042    0.059  
  postcts_FE_PHC2_n_39/Y  -      A->Y                 F     CLKBUFX2        1  0.035   0.102    0.161  
  cts_FE_RC_64_0/Y        -      A->Y                 R     NAND3X2         1  0.025   0.058    0.219  
  u_ctrl_w_ptr_reg[7]/SI  -      SI                   R     SDFFX4          1  0.041   0.000    0.219  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[7]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 2: MET (0.005 ns) Hold Check with Pin u_ctrl_w_ptr_reg[4]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) write_start_addr[4]
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[4]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+   -0.067
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.196
       Launch Clock:=    0.000
          Data Path:+    0.202
              Slack:=    0.005
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[4]     -      write_start_addr[4]  R     (arrival)       1  0.003   0.011    0.011  
  cts_FE_RC_46_0/Y        -      B->Y                 R     AND2X1          1  0.016   0.094    0.105  
  cts_FE_RC_45_0/Y        -      A->Y                 F     CLKINVX1        1  0.039   0.048    0.153  
  cts_FE_RC_44_0/Y        -      A->Y                 R     NAND2X2         1  0.036   0.049    0.202  
  u_ctrl_w_ptr_reg[4]/SI  -      SI                   R     SDFFX4          1  0.030   0.000    0.202  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[4]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 3: MET (0.008 ns) Hold Check with Pin u_ctrl_w_ptr_reg[6]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) write_start_addr[6]
              Clock:
           Endpoint: (F) u_ctrl_w_ptr_reg[6]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.379 (P)    0.000 (I)
            Arrival:=    0.045        0.000

               Hold:+   -0.084
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.211
       Launch Clock:=    0.000
          Data Path:+    0.220
              Slack:=    0.008
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[6]     -      write_start_addr[6]  F     (arrival)       1  0.003   0.014    0.014  
  g13694__4733/Y          -      B->Y                 R     NAND2X1         1  0.022   0.057    0.072  
  postcts_FE_PHC3_n_25/Y  -      A->Y                 R     CLKBUFX2        1  0.060   0.093    0.164  
  g13566__2346/Y          -      A->Y                 F     NAND2X1         1  0.027   0.055    0.220  
  u_ctrl_w_ptr_reg[6]/SI  -      SI                   F     SDFFX4          1  0.046   0.000    0.220  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[6]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 4: MET (0.010 ns) Hold Check with Pin u_ctrl_w_ptr_reg[1]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) write_start_addr[1]
              Clock:
           Endpoint: (F) u_ctrl_w_ptr_reg[1]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+   -0.069
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.193
       Launch Clock:=    0.000
          Data Path:+    0.203
              Slack:=    0.010
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[1]     -      write_start_addr[1]  F     (arrival)       1  0.003   0.002    0.002  
  g13684__1617/Y          -      B->Y                 R     NAND2X4         1  0.004   0.115    0.117  
  g13605__5477/Y          -      B0->Y                F     OAI211X1        1  0.153   0.086    0.203  
  u_ctrl_w_ptr_reg[1]/SI  -      SI                   F     SDFFX4          1  0.041   0.000    0.203  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[1]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 5: MET (0.012 ns) Hold Check with Pin u_ctrl_w_ptr_reg[5]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) write_start_addr[5]
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[5]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.379 (P)    0.000 (I)
            Arrival:=    0.045        0.000

               Hold:+   -0.073
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.223
       Launch Clock:=    0.000
          Data Path:+    0.235
              Slack:=    0.012
     Timing Path:

#------------------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                             (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------
  write_start_addr[5]                   -      write_start_addr[5]  R     (arrival)       1  0.003  -0.000   -0.000  
  postcts_FE_PHC4_write_start_addr_5/Y  -      A->Y                 R     CLKBUFX2        1  0.003   0.064    0.064  
  g13681__5526/Y                        -      B->Y                 F     NAND2X1         1  0.023   0.094    0.158  
  cts_FE_RC_59_0/Y                      -      B->Y                 R     NAND3X4         1  0.115   0.077    0.235  
  u_ctrl_w_ptr_reg[5]/SI                -      SI                   R     SDFFX4          1  0.025   0.000    0.235  
#------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[5]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 6: MET (0.034 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[48]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[48]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.319
              Slack:=    0.034
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.242    0.245  
  g13432__9315/Y                      -      A->Y  F     NOR2X1          1  0.279   0.074    0.319  
  u_resbuf_internal_buffer_reg[48]/D  -      D     F     DFFX1           1  0.024   0.000    0.319  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[48]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 7: MET (0.034 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[50]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[50]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.319
              Slack:=    0.034
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.242    0.245  
  g13416__1617/Y                      -      A->Y  F     NOR2X1          1  0.279   0.074    0.319  
  u_resbuf_internal_buffer_reg[50]/D  -      D     F     DFFX1           1  0.024   0.000    0.319  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[50]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 8: MET (0.034 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[51]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[51]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.318
              Slack:=    0.034
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.242    0.245  
  g13408__6260/Y                      -      A->Y  F     NOR2X1          1  0.279   0.073    0.318  
  u_resbuf_internal_buffer_reg[51]/D  -      D     F     DFFX1           1  0.027   0.000    0.318  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[51]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 9: MET (0.034 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[46]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[46]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.319
              Slack:=    0.034
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.241    0.244  
  g13448__8428/Y                      -      A->Y  F     NOR2X1          1  0.280   0.075    0.319  
  u_resbuf_internal_buffer_reg[46]/D  -      D     F     DFFX1           1  0.024   0.000    0.319  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[46]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 10: MET (0.035 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[13]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[13]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.319
              Slack:=    0.035
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.238    0.242  
  g13454__1617/Y                      -      A->Y  F     NOR2X1          1  0.279   0.077    0.319  
  u_resbuf_internal_buffer_reg[13]/D  -      D     F     DFFX1           1  0.025   0.000    0.319  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.194    0.007  
  u_resbuf_internal_buffer_reg[13]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 11: MET (0.036 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[14]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[14]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.320
              Slack:=    0.036
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.241    0.244  
  g13447__4319/Y                      -      A->Y  F     NOR2X1          1  0.280   0.076    0.320  
  u_resbuf_internal_buffer_reg[14]/D  -      D     F     DFFX1           1  0.026   0.000    0.320  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[14]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 12: MET (0.036 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[49]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[49]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.321
              Slack:=    0.036
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.242    0.245  
  g13424__6131/Y                      -      A->Y  F     NOR2X1          1  0.279   0.076    0.321  
  u_resbuf_internal_buffer_reg[49]/D  -      D     F     DFFX1           1  0.024   0.000    0.321  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[49]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 13: MET (0.038 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[45]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[45]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.323
              Slack:=    0.038
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.241    0.244  
  g13455__2802/Y                      -      A->Y  F     NOR2X1          1  0.280   0.078    0.323  
  u_resbuf_internal_buffer_reg[45]/D  -      D     F     DFFX1           1  0.025   0.000    0.323  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[45]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 14: MET (0.040 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[61]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[61]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.286
       Launch Clock:=    0.000
          Data Path:+    0.325
              Slack:=    0.040
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13328__6417/Y                      -      A->Y  F     NOR2X1          1  0.279   0.072    0.325  
  u_resbuf_internal_buffer_reg[61]/D  -      D     F     DFFX1           1  0.024   0.000    0.325  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[61]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 15: MET (0.040 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[16]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[16]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.324
              Slack:=    0.040
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.246    0.249  
  g13431__6161/Y                      -      A->Y  F     NOR2X1          1  0.280   0.075    0.324  
  u_resbuf_internal_buffer_reg[16]/D  -      D     F     DFFX1           1  0.025   0.000    0.324  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[16]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 16: MET (0.040 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[60]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[60]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.028
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.286
       Launch Clock:=    0.000
          Data Path:+    0.326
              Slack:=    0.040
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13336__8428/Y                      -      A->Y  F     NOR2X1          1  0.279   0.073    0.326  
  u_resbuf_internal_buffer_reg[60]/D  -      D     F     DFFX1           1  0.024   0.000    0.326  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[60]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 17: MET (0.041 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[20]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[20]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.325
              Slack:=    0.041
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.248    0.252  
  g13399__2346/Y                      -      A->Y  F     NOR2X1          1  0.279   0.074    0.325  
  u_resbuf_internal_buffer_reg[20]/D  -      D     F     DFFX1           1  0.024   0.000    0.325  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[20]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 18: MET (0.041 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[15]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[15]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.325
              Slack:=    0.041
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.243    0.247  
  g13439__7410/Y                      -      A->Y  F     NOR2X1          1  0.280   0.078    0.325  
  u_resbuf_internal_buffer_reg[15]/D  -      D     F     DFFX1           1  0.025   0.000    0.325  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.194    0.007  
  u_resbuf_internal_buffer_reg[15]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 19: MET (0.041 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[53]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[53]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.326
              Slack:=    0.041
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13392__4733/Y                      -      A->Y  F     NOR2X1          1  0.279   0.073    0.326  
  u_resbuf_internal_buffer_reg[53]/D  -      D     F     DFFX1           1  0.024   0.000    0.326  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[53]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 20: MET (0.041 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[19]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[19]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.325
              Slack:=    0.041
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.248    0.251  
  g13407__5107/Y                      -      A->Y  F     NOR2X1          1  0.280   0.074    0.325  
  u_resbuf_internal_buffer_reg[19]/D  -      D     F     DFFX1           1  0.026   0.000    0.325  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[19]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 21: MET (0.041 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[54]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[54]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.326
              Slack:=    0.041
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13384__8246/Y                      -      A->Y  F     NOR2X1          1  0.279   0.073    0.326  
  u_resbuf_internal_buffer_reg[54]/D  -      D     F     DFFX1           1  0.026   0.000    0.326  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[54]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 22: MET (0.041 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[52]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[52]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.028
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.286
       Launch Clock:=    0.000
          Data Path:+    0.327
              Slack:=    0.041
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13400__1666/Y                      -      A->Y  F     NOR2X1          1  0.279   0.074    0.327  
  u_resbuf_internal_buffer_reg[52]/D  -      D     F     DFFX1           1  0.024   0.000    0.327  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[52]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 23: MET (0.042 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[59]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[59]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.328
              Slack:=    0.042
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13344__1705/Y                      -      A->Y  F     NOR2X1          1  0.279   0.075    0.328  
  u_resbuf_internal_buffer_reg[59]/D  -      D     F     DFFX1           1  0.025   0.000    0.328  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[59]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 24: MET (0.043 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[63]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[63]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.327
              Slack:=    0.043
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13311__7098/Y                      -      A->Y  F     NOR2X1          1  0.279   0.074    0.327  
  u_resbuf_internal_buffer_reg[63]/D  -      D     F     DFFX1           1  0.029   0.000    0.327  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[63]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 25: MET (0.043 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[22]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[22]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.327
              Slack:=    0.043
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13383__5122/Y                      -      A->Y  F     NOR2X1          1  0.279   0.075    0.327  
  u_resbuf_internal_buffer_reg[22]/D  -      D     F     DFFX1           1  0.026   0.000    0.327  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[22]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 26: MET (0.044 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[21]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[21]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.327
              Slack:=    0.044
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.248    0.252  
  g13391__7482/Y                      -      A->Y  F     NOR2X1          1  0.279   0.076    0.327  
  u_resbuf_internal_buffer_reg[21]/D  -      D     F     DFFX1           1  0.027   0.000    0.327  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[21]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 27: MET (0.044 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[58]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[58]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.329
              Slack:=    0.044
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13352__5115/Y                      -      A->Y  F     NOR2X1          1  0.279   0.076    0.329  
  u_resbuf_internal_buffer_reg[58]/D  -      D     F     DFFX1           1  0.026   0.000    0.329  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[58]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 28: MET (0.044 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[62]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[62]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.329
              Slack:=    0.044
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13317__7482/Y                      -      A->Y  F     NOR2X1          1  0.279   0.076    0.329  
  u_resbuf_internal_buffer_reg[62]/D  -      D     F     DFFX1           1  0.025   0.000    0.329  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[62]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 29: MET (0.044 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[26]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[26]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.328
              Slack:=    0.044
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13351__1881/Y                      -      A->Y  F     NOR2X1          1  0.279   0.076    0.328  
  u_resbuf_internal_buffer_reg[26]/D  -      D     F     DFFX1           1  0.026   0.000    0.328  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[26]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 30: MET (0.044 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[24]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[24]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.329
              Slack:=    0.044
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13367__5477/Y                      -      A->Y  F     NOR2X1          1  0.279   0.077    0.329  
  u_resbuf_internal_buffer_reg[24]/D  -      D     F     DFFX1           1  0.026   0.000    0.329  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[24]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 31: MET (0.045 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[28]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[28]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.330
              Slack:=    0.045
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13335__4319/Y                      -      A->Y  F     NOR2X1          1  0.279   0.077    0.330  
  u_resbuf_internal_buffer_reg[28]/D  -      D     F     DFFX1           1  0.027   0.000    0.330  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[28]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 32: MET (0.045 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[29]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[29]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.330
              Slack:=    0.045
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13327__7410/Y                      -      A->Y  F     NOR2X1          1  0.279   0.078    0.330  
  u_resbuf_internal_buffer_reg[29]/D  -      D     F     DFFX1           1  0.027   0.000    0.330  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[29]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 33: MET (0.046 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[23]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[23]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.330
              Slack:=    0.046
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13375__5526/Y                      -      A->Y  F     NOR2X1          1  0.279   0.078    0.330  
  u_resbuf_internal_buffer_reg[23]/D  -      D     F     DFFX1           1  0.028   0.000    0.330  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[23]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 34: MET (0.047 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[18]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[18]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.027
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.330
              Slack:=    0.047
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.247    0.250  
  g13415__3680/Y                      -      A->Y  F     NOR2X1          1  0.280   0.080    0.330  
  u_resbuf_internal_buffer_reg[18]/D  -      D     F     DFFX1           1  0.027   0.000    0.330  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[18]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 35: MET (0.047 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[57]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[57]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.331
              Slack:=    0.047
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13360__2883/Y                      -      A->Y  F     NOR2X1          1  0.279   0.079    0.331  
  u_resbuf_internal_buffer_reg[57]/D  -      D     F     DFFX1           1  0.029   0.000    0.331  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[57]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 36: MET (0.048 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[27]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[27]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.332
              Slack:=    0.048
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13343__2802/Y                      -      A->Y  F     NOR2X1          1  0.279   0.080    0.332  
  u_resbuf_internal_buffer_reg[27]/D  -      D     F     DFFX1           1  0.028   0.000    0.332  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[27]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 37: MET (0.048 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[17]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[17]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.341 (P)    0.000 (I)
            Arrival:=    0.007        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.283
       Launch Clock:=    0.000
          Data Path:+    0.331
              Slack:=    0.048
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.247    0.250  
  g13423__7098/Y                      -      A->Y  F     NOR2X1          1  0.280   0.080    0.331  
  u_resbuf_internal_buffer_reg[17]/D  -      D     F     DFFX1           1  0.030   0.000    0.331  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.007  
  u_resbuf_internal_buffer_reg[17]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.007  
#--------------------------------------------------------------------------------------------------
Path 38: MET (0.048 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[55]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[55]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.332
              Slack:=    0.048
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13376__6783/Y                      -      A->Y  F     NOR2X1          1  0.279   0.079    0.332  
  u_resbuf_internal_buffer_reg[55]/D  -      D     F     DFFX1           1  0.027   0.000    0.332  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[55]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 39: MET (0.051 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[56]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[56]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.284
       Launch Clock:=    0.000
          Data Path:+    0.336
              Slack:=    0.051
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.250    0.253  
  g13368__2398/Y                      -      A->Y  F     NOR2X1          1  0.279   0.083    0.336  
  u_resbuf_internal_buffer_reg[56]/D  -      D     F     DFFX1           1  0.028   0.000    0.336  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.196    0.008  
  u_resbuf_internal_buffer_reg[56]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 40: MET (0.053 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[30]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[30]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.283
       Launch Clock:=    0.000
          Data Path:+    0.336
              Slack:=    0.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13316__5115/Y                      -      A->Y  F     NOR2X1          1  0.279   0.084    0.336  
  u_resbuf_internal_buffer_reg[30]/D  -      D     F     DFFX1           1  0.029   0.000    0.336  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[30]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 41: MET (0.053 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[31]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[31]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.025
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.283
       Launch Clock:=    0.000
          Data Path:+    0.336
              Slack:=    0.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13310__8246/Y                      -      A->Y  F     NOR2X1          1  0.279   0.083    0.336  
  u_resbuf_internal_buffer_reg[31]/D  -      D     F     DFFX1           1  0.031   0.000    0.336  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[31]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 42: MET (0.053 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[47]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[47]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.025
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.282
       Launch Clock:=    0.000
          Data Path:+    0.335
              Slack:=    0.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.242    0.245  
  g13440__6417/Y                      -      A->Y  F     NOR2X1          1  0.279   0.090    0.335  
  u_resbuf_internal_buffer_reg[47]/D  -      D     F     DFFX1           1  0.032   0.000    0.335  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[47]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 43: MET (0.054 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[25]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[25]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.025
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.283
       Launch Clock:=    0.000
          Data Path:+    0.337
              Slack:=    0.054
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.003    0.003  
  postcts_FE_PHC0_rst/Y               -      A->Y  R     CLKBUFX8       43  0.021   0.249    0.252  
  g13359__9945/Y                      -      A->Y  F     NOR2X1          1  0.279   0.085    0.337  
  u_resbuf_internal_buffer_reg[25]/D  -      D     F     DFFX1           1  0.029   0.000    0.337  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[25]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 44: MET (0.065 ns) Hold Check with Pin u_ctrl_w_ptr_reg[8]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) write_start_addr[8]
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[8]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.379 (P)    0.000 (I)
            Arrival:=    0.045        0.000

               Hold:+   -0.076
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.220
       Launch Clock:=    0.000
          Data Path:+    0.284
              Slack:=    0.065
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[8]     -      write_start_addr[8]  R     (arrival)       1  0.003   0.022    0.022  
  g13685__2802/Y          -      B->Y                 F     NAND2X1         1  0.043   0.047    0.069  
  postcts_FE_PHC1_n_34/Y  -      A->Y                 F     DLY1X1          1  0.035   0.172    0.241  
  g13932/Y                -      B0->Y                R     OAI211X1        1  0.022   0.043    0.284  
  u_ctrl_w_ptr_reg[8]/SI  -      SI                   R     SDFFX1          1  0.031   0.000    0.284  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[8]/CK  -      CK    R     SDFFX1          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 45: MET (0.085 ns) Hold Check with Pin u_ctrl_r_ptr_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) read_start_addr[8]
              Clock:
           Endpoint: (F) u_ctrl_r_ptr_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.306 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+    0.026
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.248
       Launch Clock:=    0.000
          Data Path:+    0.334
              Slack:=    0.085
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point           Flags  Arc                 Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  read_start_addr[8]     -      read_start_addr[8]  F     (arrival)       1  0.003   0.004    0.004  
  g13667__9315/Y         -      B->Y                R     NAND2X4         1  0.007   0.111    0.115  
  cts_FE_RC_42_0/Y       -      A->Y                F     CLKINVX1        1  0.170   0.071    0.187  
  cts_FE_RC_51_0/Y       -      A0->Y               R     OAI21X2         1  0.056   0.099    0.285  
  cts_FE_RC_47_0/Y       -      C->Y                F     NAND3X1         1  0.049   0.048    0.334  
  u_ctrl_r_ptr_reg[8]/D  -      D                   F     DFFRX4          1  0.033   0.000    0.334  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[8]/CK  -      CK    R     DFFRX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 46: MET (0.087 ns) Hold Check with Pin u_ctrl_r_ptr_reg[0]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) read_start_addr[0]
              Clock:
           Endpoint: (F) u_ctrl_r_ptr_reg[0]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.307 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+   -0.076
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.147
       Launch Clock:=    0.000
          Data Path:+    0.234
              Slack:=    0.087
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                 Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  read_start_addr[0]      -      read_start_addr[0]  F     (arrival)       1  0.003   0.072    0.072  
  g13695__6161/Y          -      B->Y                R     NAND2X1         1  0.130   0.108    0.180  
  g14280/Y                -      B0->Y               F     OAI21X1         1  0.096   0.053    0.234  
  u_ctrl_r_ptr_reg[0]/SI  -      SI                  F     SDFFX4          1  0.028   0.000    0.234  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[0]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 47: MET (0.093 ns) Hold Check with Pin u_ctrl_w_ptr_reg[2]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) write_start_addr[2]
              Clock:
           Endpoint: (F) u_ctrl_w_ptr_reg[2]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+   -0.069
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.194
       Launch Clock:=    0.000
          Data Path:+    0.287
              Slack:=    0.093
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[2]     -      write_start_addr[2]  F     (arrival)       1  0.003   0.024    0.024  
  g13689__7098/Y          -      B->Y                 R     NAND2X2         1  0.042   0.160    0.184  
  g13569__6417/Y          -      B0->Y                F     OAI211X1        1  0.268   0.103    0.287  
  u_ctrl_w_ptr_reg[2]/SI  -      SI                   F     SDFFX4          1  0.040   0.000    0.287  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[2]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 48: MET (0.105 ns) Hold Check with Pin u_ctrl_r_ptr_reg[7]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) read_start_addr[7]
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[7]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.307 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+   -0.077
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.146
       Launch Clock:=    0.000
          Data Path:+    0.251
              Slack:=    0.105
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                 Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  read_start_addr[7]      -      read_start_addr[7]  R     (arrival)       1  0.003   0.107    0.107  
  cts_FE_RC_17_0/Y        -      A1->Y               F     AOI22X1         1  0.173   0.094    0.201  
  cts_FE_RC_27_0/Y        -      B0->Y               R     OAI21X1         1  0.043   0.050    0.251  
  u_ctrl_r_ptr_reg[7]/SI  -      SI                  R     SDFFX4          1  0.038   0.000    0.251  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[7]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 49: MET (0.109 ns) Hold Check with Pin u_ctrl_w_ptr_reg[3]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) write_start_addr[3]
              Clock:
           Endpoint: (R) u_ctrl_w_ptr_reg[3]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+   -0.064
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.199
       Launch Clock:=    0.000
          Data Path:+    0.308
              Slack:=    0.109
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[3]     -      write_start_addr[3]  R     (arrival)       1  0.003   0.048    0.048  
  g13672__7410/Y          -      B->Y                 F     NAND2X1         1  0.076   0.075    0.123  
  prects_FE_RC_10_0/Y     -      A->Y                 R     INVX2           1  0.071   0.096    0.219  
  cts_FE_RC_25_0/Y        -      B0->Y                F     AOI21X2         1  0.108   0.046    0.266  
  prects_FE_RC_6_0/Y      -      A->Y                 R     NAND2X2         1  0.034   0.043    0.308  
  u_ctrl_w_ptr_reg[3]/SI  -      SI                   R     SDFFX4          1  0.023   0.000    0.308  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[3]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 50: MET (0.112 ns) Hold Check with Pin u_ctrl_r_ptr_reg[1]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) read_start_addr[1]
              Clock:
           Endpoint: (F) u_ctrl_r_ptr_reg[1]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.308 (P)    0.000 (I)
            Arrival:=   -0.026        0.000

               Hold:+   -0.074
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.150
       Launch Clock:=    0.000
          Data Path:+    0.262
              Slack:=    0.112
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                 Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  read_start_addr[1]      -      read_start_addr[1]  F     (arrival)       1  0.003   0.004    0.003  
  g13701/Y                -      A->Y                R     INVX4           1  0.005   0.100    0.103  
  cts_FE_RC_56_0/Y        -      B->Y                R     OR2X1           1  0.195   0.125    0.228  
  cts_FE_RC_55_0/Y        -      B0->Y               F     OAI21X1         1  0.036   0.034    0.262  
  u_ctrl_r_ptr_reg[1]/SI  -      SI                  F     SDFFX4          1  0.022   0.000    0.262  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.026  
  u_ctrl_r_ptr_reg[1]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.026  
#-------------------------------------------------------------------------------------
Path 51: MET (0.113 ns) Hold Check with Pin u_ctrl_buffer_loc_reg/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_ctrl_buffer_loc_reg/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.025
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.283
       Launch Clock:=    0.000
          Data Path:+    0.395
              Slack:=    0.113
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point             Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  rst                      -      rst   R     (arrival)      20  0.003   0.103    0.103  
  cts_FE_OFC32_rst/Y       -      A->Y  F     CLKINVX4       14  0.187   0.140    0.243  
  g13596__6161/Y           -      B->Y  F     CLKAND2X2       1  0.110   0.152    0.395  
  u_ctrl_buffer_loc_reg/D  -      D     F     DFFX1           1  0.031   0.000    0.395  
#--------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------
# Timing Point              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  clk                       -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y       -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y     -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_buffer_loc_reg/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#---------------------------------------------------------------------------------------
Path 52: MET (0.116 ns) Hold Check with Pin u_ctrl_w_ptr_reg[0]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (F) write_start_addr[0]
              Clock:
           Endpoint: (F) u_ctrl_w_ptr_reg[0]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+   -0.069
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.193
       Launch Clock:=    0.000
          Data Path:+    0.309
              Slack:=    0.116
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  write_start_addr[0]     -      write_start_addr[0]  F     (arrival)       1  0.003   0.026    0.026  
  g13682__6783/Y          -      B->Y                 R     NAND2X2         1  0.044   0.174    0.200  
  g13619__8246/Y          -      B0->Y                F     OAI211X1        1  0.294   0.109    0.309  
  u_ctrl_w_ptr_reg[0]/SI  -      SI                   F     SDFFX4          1  0.041   0.000    0.309  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[0]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 53: MET (0.119 ns) Hold Check with Pin u_ctrl_r_ptr_reg[3]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) read_start_addr[3]
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[3]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.307 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+   -0.081
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.142
       Launch Clock:=    0.000
          Data Path:+    0.262
              Slack:=    0.119
     Timing Path:

#----------------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc                 Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  read_start_addr[3]                   -      read_start_addr[3]  R     (arrival)       1  0.003   0.000    0.000  
  postcts_FE_PHC5_read_start_addr_3/Y  -      A->Y                R     CLKBUFX2        1  0.003   0.119    0.120  
  g13687__5122/Y                       -      B->Y                F     NAND2X1         1  0.142   0.068    0.188  
  cts_FE_RC_28_0/Y                     -      A->Y                R     NAND3X1         1  0.052   0.073    0.262  
  u_ctrl_r_ptr_reg[3]/SI               -      SI                  R     SDFFX4          1  0.050   0.000    0.262  
#----------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[3]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 54: MET (0.123 ns) Hold Check with Pin u_ctrl_r_ptr_reg[2]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[2]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.307 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+   -0.075
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.148
       Launch Clock:=    0.000
          Data Path:+    0.271
              Slack:=    0.123
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  rst                     -      rst    R     (arrival)      20  0.003   0.114    0.114  
  g13670__2346/Y          -      A->Y   F     NAND2X1         1  0.187   0.093    0.207  
  cts_FE_RC_39_0/Y        -      B0->Y  R     OAI211X2        1  0.063   0.064    0.271  
  u_ctrl_r_ptr_reg[2]/SI  -      SI     R     SDFFX4          1  0.033   0.000    0.271  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[2]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 55: MET (0.127 ns) Hold Check with Pin u_ctrl_state_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_ctrl_state_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.024
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.282
       Launch Clock:=    0.000
          Data Path:+    0.409
              Slack:=    0.127
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  rst                    -      rst   R     (arrival)      20  0.003   0.103    0.103  
  cts_FE_OFC32_rst/Y     -      A->Y  F     CLKINVX4       14  0.187   0.140    0.243  
  g13664__7482/Y         -      A->Y  F     AND2X2          1  0.110   0.166    0.409  
  u_ctrl_state_reg[1]/D  -      D     F     DFFX4           1  0.043   0.000    0.409  
#------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y   -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_ctrl_state_reg[1]/CK  -      CK    R     DFFX4          41  0.132   0.000    0.008  
#-------------------------------------------------------------------------------------
Path 56: MET (0.128 ns) Hold Check with Pin u_ctrl_w_ptr_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[8]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_ctrl_w_ptr_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.354 (P)
            Arrival:=    0.045        0.020

               Hold:+   -0.094
        Uncertainty:+    0.250
        Cppr Adjust:-    0.025
      Required Time:=    0.176
       Launch Clock:=    0.020
          Data Path:+    0.284
              Slack:=    0.128
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.131   -0.197  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.105   0.118   -0.079  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.033   0.027   -0.052  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.014   0.072    0.020  
  u_ctrl_w_ptr_reg[8]/Q  -      CK->Q  R     SDFFX1          2  0.084   0.284    0.304  
  u_ctrl_w_ptr_reg[8]/D  -      D      R     SDFFX1          2  0.078   0.000    0.304  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[8]/CK  -      CK    R     SDFFX1          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 57: MET (0.129 ns) Hold Check with Pin u_ctrl_r_ptr_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.300 (P)
            Arrival:=   -0.027       -0.034

               Hold:+   -0.079
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.137
       Launch Clock:=   -0.034
          Data Path:+    0.300
              Slack:=    0.129
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.034  
  u_ctrl_r_ptr_reg[3]/Q  -      CK->Q  F     SDFFX4          5  0.082   0.300    0.266  
  u_ctrl_r_ptr_reg[3]/D  -      D      F     SDFFX4          5  0.036   0.000    0.266  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[3]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 58: MET (0.132 ns) Hold Check with Pin u_ctrl_r_ptr_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[5]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.300 (P)
            Arrival:=   -0.027       -0.034

               Hold:+   -0.080
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.136
       Launch Clock:=   -0.034
          Data Path:+    0.302
              Slack:=    0.132
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.034  
  u_ctrl_r_ptr_reg[5]/Q  -      CK->Q  F     SDFFX4          5  0.082   0.302    0.268  
  u_ctrl_r_ptr_reg[5]/D  -      D      F     SDFFX4          5  0.037   0.000    0.268  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[5]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 59: MET (0.132 ns) Hold Check with Pin u_ctrl_r_ptr_reg[4]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[4]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.307 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+   -0.077
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.147
       Launch Clock:=    0.000
          Data Path:+    0.279
              Slack:=    0.132
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  rst                     -      rst    R     (arrival)      20  0.003   0.113    0.113  
  g13683__3680/Y          -      A->Y   F     NAND2X1         1  0.187   0.098    0.211  
  cts_FE_RC_23_0/Y        -      B0->Y  R     OAI211X2        1  0.067   0.068    0.279  
  u_ctrl_r_ptr_reg[4]/SI  -      SI     R     SDFFX4          1  0.037   0.000    0.279  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[4]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 60: MET (0.137 ns) Hold Check with Pin u_ctrl_w_ptr_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[6]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.354 (P)
            Arrival:=    0.045        0.020

               Hold:+   -0.081
        Uncertainty:+    0.250
        Cppr Adjust:-    0.025
      Required Time:=    0.189
       Launch Clock:=    0.020
          Data Path:+    0.307
              Slack:=    0.137
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.131   -0.197  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.105   0.118   -0.079  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.033   0.027   -0.052  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.014   0.071    0.020  
  u_ctrl_w_ptr_reg[6]/Q  -      CK->Q  F     SDFFX4          4  0.084   0.307    0.326  
  u_ctrl_w_ptr_reg[6]/D  -      D      F     SDFFX4          4  0.041   0.000    0.326  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[6]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 61: MET (0.140 ns) Hold Check with Pin u_ctrl_r_ptr_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.300 (P)
            Arrival:=   -0.027       -0.034

               Hold:+   -0.083
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.132
       Launch Clock:=   -0.034
          Data Path:+    0.307
              Slack:=    0.140
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.034  
  u_ctrl_r_ptr_reg[0]/Q  -      CK->Q  F     SDFFX4          6  0.082   0.307    0.273  
  u_ctrl_r_ptr_reg[0]/D  -      D      F     SDFFX4          6  0.046   0.000    0.273  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[0]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 62: MET (0.141 ns) Hold Check with Pin u_ctrl_r_ptr_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.300 (P)
            Arrival:=   -0.027       -0.034

               Hold:+   -0.083
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.133
       Launch Clock:=   -0.034
          Data Path:+    0.308
              Slack:=    0.141
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.034  
  u_ctrl_r_ptr_reg[2]/Q  -      CK->Q  F     SDFFX4          7  0.082   0.308    0.274  
  u_ctrl_r_ptr_reg[2]/D  -      D      F     SDFFX4          7  0.044   0.000    0.274  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[2]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 63: MET (0.144 ns) Hold Check with Pin u_ctrl_w_ptr_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.354 (P)
            Arrival:=    0.045        0.020

               Hold:+   -0.082
        Uncertainty:+    0.250
        Cppr Adjust:-    0.025
      Required Time:=    0.188
       Launch Clock:=    0.020
          Data Path:+    0.311
              Slack:=    0.144
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.131   -0.197  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.105   0.118   -0.079  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.033   0.027   -0.052  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.014   0.072    0.020  
  u_ctrl_w_ptr_reg[7]/Q  -      CK->Q  F     SDFFX4          7  0.084   0.311    0.331  
  u_ctrl_w_ptr_reg[7]/D  -      D      F     SDFFX4          7  0.045   0.000    0.331  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[7]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 64: MET (0.144 ns) Hold Check with Pin u_ctrl_w_ptr_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.336 (P)
            Arrival:=    0.013        0.002

               Hold:+   -0.069
        Uncertainty:+    0.250
        Cppr Adjust:-    0.010
      Required Time:=    0.184
       Launch Clock:=    0.002
          Data Path:+    0.326
              Slack:=    0.144
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.133   -0.195  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.105   0.198    0.002  
  u_ctrl_w_ptr_reg[1]/Q  -      CK->Q  F     SDFFX4          6  0.142   0.326    0.328  
  u_ctrl_w_ptr_reg[1]/D  -      D      F     SDFFX4          6  0.040   0.000    0.328  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[1]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 65: MET (0.146 ns) Hold Check with Pin u_ctrl_w_ptr_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[3]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.337 (P)
            Arrival:=    0.013        0.003

               Hold:+   -0.069
        Uncertainty:+    0.250
        Cppr Adjust:-    0.010
      Required Time:=    0.184
       Launch Clock:=    0.003
          Data Path:+    0.327
              Slack:=    0.146
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.133   -0.195  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.105   0.198    0.003  
  u_ctrl_w_ptr_reg[3]/Q  -      CK->Q  F     SDFFX4          6  0.142   0.327    0.329  
  u_ctrl_w_ptr_reg[3]/D  -      D      F     SDFFX4          6  0.041   0.000    0.329  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[3]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 66: MET (0.147 ns) Hold Check with Pin u_ctrl_r_ptr_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[1]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.308 (P)    0.300 (P)
            Arrival:=   -0.026       -0.034

               Hold:+   -0.084
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.132
       Launch Clock:=   -0.034
          Data Path:+    0.312
              Slack:=    0.147
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.034  
  u_ctrl_r_ptr_reg[1]/Q  -      CK->Q  F     SDFFX4          7  0.082   0.312    0.279  
  u_ctrl_r_ptr_reg[1]/D  -      D      F     SDFFX4          7  0.048   0.000    0.279  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.026  
  u_ctrl_r_ptr_reg[1]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.026  
#-------------------------------------------------------------------------------------
Path 67: MET (0.149 ns) Hold Check with Pin u_ctrl_r_ptr_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[4]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.300 (P)
            Arrival:=   -0.027       -0.034

               Hold:+   -0.085
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.131
       Launch Clock:=   -0.034
          Data Path:+    0.314
              Slack:=    0.149
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.034  
  u_ctrl_r_ptr_reg[4]/Q  -      CK->Q  F     SDFFX4          8  0.082   0.314    0.280  
  u_ctrl_r_ptr_reg[4]/D  -      D      F     SDFFX4          8  0.049   0.000    0.280  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[4]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 68: MET (0.150 ns) Hold Check with Pin u_ctrl_r_ptr_reg[5]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[5]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.307 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+   -0.077
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.147
       Launch Clock:=    0.000
          Data Path:+    0.296
              Slack:=    0.150
     Timing Path:

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  rst                     -      rst    R     (arrival)      20  0.003   0.113    0.113  
  g13691__1881/Y          -      A->Y   F     NAND2X1         1  0.187   0.115    0.227  
  g58/Y                   -      B0->Y  R     OAI211X2        1  0.081   0.069    0.296  
  u_ctrl_r_ptr_reg[5]/SI  -      SI     R     SDFFX4          1  0.036   0.000    0.296  
#--------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[5]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 69: MET (0.151 ns) Hold Check with Pin u_ctrl_w_ptr_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[0]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.336 (P)
            Arrival:=    0.013        0.002

               Hold:+   -0.070
        Uncertainty:+    0.250
        Cppr Adjust:-    0.010
      Required Time:=    0.182
       Launch Clock:=    0.002
          Data Path:+    0.331
              Slack:=    0.151
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.133   -0.195  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.105   0.197    0.002  
  u_ctrl_w_ptr_reg[0]/Q  -      CK->Q  F     SDFFX4          7  0.142   0.331    0.333  
  u_ctrl_w_ptr_reg[0]/D  -      D      F     SDFFX4          7  0.045   0.000    0.333  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[0]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 70: MET (0.151 ns) Hold Check with Pin u_ctrl_state_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_ctrl_state_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.306 (P)    0.000 (I)
            Arrival:=   -0.028        0.000

               Hold:+    0.017
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.239
       Launch Clock:=    0.000
          Data Path:+    0.391
              Slack:=    0.151
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  rst                    -      rst   R     (arrival)      20  0.003   0.103    0.103  
  cts_FE_OFC32_rst/Y     -      A->Y  F     CLKINVX4       14  0.187   0.140    0.243  
  g13663__5115/Y         -      A->Y  F     AND2X2          1  0.110   0.148    0.391  
  u_ctrl_state_reg[0]/D  -      D     F     DFFX4           1  0.023   0.000    0.391  
#------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.158   -0.028  
  u_ctrl_state_reg[0]/CK  -      CK    R     DFFX4          12  0.082   0.000   -0.028  
#-------------------------------------------------------------------------------------
Path 71: MET (0.152 ns) Hold Check with Pin u_ctrl_state_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_ctrl_state_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.306 (P)    0.000 (I)
            Arrival:=   -0.028        0.000

               Hold:+    0.017
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.239
       Launch Clock:=    0.000
          Data Path:+    0.391
              Slack:=    0.152
     Timing Path:

#------------------------------------------------------------------------------------
# Timing Point           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  rst                    -      rst   R     (arrival)      20  0.003   0.103    0.103  
  cts_FE_OFC32_rst/Y     -      A->Y  F     CLKINVX4       14  0.187   0.140    0.243  
  g13665__4733/Y         -      A->Y  F     AND2X2          1  0.110   0.148    0.391  
  u_ctrl_state_reg[2]/D  -      D     F     DFFX4           1  0.024   0.000    0.391  
#------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.158   -0.028  
  u_ctrl_state_reg[2]/CK  -      CK    R     DFFX4          12  0.082   0.000   -0.028  
#-------------------------------------------------------------------------------------
Path 72: MET (0.165 ns) Hold Check with Pin u_ctrl_r_ptr_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[7]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.300 (P)
            Arrival:=   -0.027       -0.034

               Hold:+   -0.090
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.126
       Launch Clock:=   -0.034
          Data Path:+    0.325
              Slack:=    0.165
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y  -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.034  
  u_ctrl_r_ptr_reg[7]/Q  -      CK->Q  F     SDFFX4          8  0.082   0.325    0.290  
  u_ctrl_r_ptr_reg[7]/D  -      D      F     SDFFX4          8  0.061   0.000    0.290  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[7]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 73: MET (0.167 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[9]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[9]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.032
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.462
              Slack:=    0.167
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.197    0.283  
  g13483__2398/Y                     -      A->Y  F     CLKAND2X2       1  0.164   0.178    0.462  
  u_resbuf_internal_buffer_reg[9]/D  -      D     F     DFFX1           1  0.020   0.000    0.462  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[9]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 74: MET (0.169 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[8]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[8]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.463
              Slack:=    0.169
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.197    0.284  
  g13490__5526/Y                     -      A->Y  F     CLKAND2X2       1  0.164   0.179    0.463  
  u_resbuf_internal_buffer_reg[8]/D  -      D     F     DFFX1           1  0.021   0.000    0.463  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[8]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 75: MET (0.169 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.032
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.463
              Slack:=    0.169
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.198    0.285  
  g13519__6417/Y                     -      A->Y  F     CLKAND2X2       1  0.165   0.179    0.463  
  u_resbuf_internal_buffer_reg[4]/D  -      D     F     DFFX1           1  0.021   0.000    0.463  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[4]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 76: MET (0.170 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[10]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[10]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.464
              Slack:=    0.170
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.197    0.283  
  g13476__2346/Y                      -      A->Y  F     CLKAND2X2       1  0.164   0.181    0.464  
  u_resbuf_internal_buffer_reg[10]/D  -      D     F     DFFX1           1  0.022   0.000    0.464  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[10]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#--------------------------------------------------------------------------------------------------
Path 77: MET (0.170 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.464
              Slack:=    0.170
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.198    0.284  
  g13512__9945/Y                     -      A->Y  F     CLKAND2X2       1  0.164   0.180    0.464  
  u_resbuf_internal_buffer_reg[5]/D  -      D     F     DFFX1           1  0.022   0.000    0.464  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[5]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 78: MET (0.171 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[43]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[43]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.295
       Launch Clock:=    0.000
          Data Path:+    0.465
              Slack:=    0.171
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.197    0.283  
  g13470__6161/Y                      -      A->Y  F     CLKAND2X2       1  0.164   0.182    0.465  
  u_resbuf_internal_buffer_reg[43]/D  -      D     F     DFFX1           1  0.023   0.000    0.465  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[43]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 79: MET (0.171 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[40]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[40]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.295
       Launch Clock:=    0.000
          Data Path:+    0.466
              Slack:=    0.171
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.199    0.286  
  g13491__6783/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.180    0.466  
  u_resbuf_internal_buffer_reg[40]/D  -      D     F     DFFX1           1  0.022   0.000    0.466  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[40]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 80: MET (0.173 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[11]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[11]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.030
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.293
       Launch Clock:=    0.000
          Data Path:+    0.466
              Slack:=    0.173
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.196    0.282  
  g13469__4733/Y                      -      A->Y  F     CLKAND2X2       1  0.164   0.184    0.466  
  u_resbuf_internal_buffer_reg[11]/D  -      D     F     DFFX1           1  0.024   0.000    0.466  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[11]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#--------------------------------------------------------------------------------------------------
Path 81: MET (0.173 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[37]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[37]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.295
       Launch Clock:=    0.000
          Data Path:+    0.468
              Slack:=    0.173
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.199    0.286  
  g13511__9315/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.182    0.468  
  u_resbuf_internal_buffer_reg[37]/D  -      D     F     DFFX1           1  0.023   0.000    0.468  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[37]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 82: MET (0.173 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[36]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[36]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.295
       Launch Clock:=    0.000
          Data Path:+    0.467
              Slack:=    0.173
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.199    0.285  
  g13518__7410/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.182    0.467  
  u_resbuf_internal_buffer_reg[36]/D  -      D     F     DFFX1           1  0.023   0.000    0.467  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[36]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 83: MET (0.174 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[33]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[33]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.295
       Launch Clock:=    0.000
          Data Path:+    0.469
              Slack:=    0.174
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.203    0.289  
  g13551__7098/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.179    0.469  
  u_resbuf_internal_buffer_reg[33]/D  -      D     F     DFFX1           1  0.021   0.000    0.469  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[33]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#--------------------------------------------------------------------------------------------------
Path 84: MET (0.174 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[42]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[42]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.030
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.468
              Slack:=    0.174
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.197    0.283  
  g13477__1666/Y                      -      A->Y  F     CLKAND2X2       1  0.164   0.185    0.468  
  u_resbuf_internal_buffer_reg[42]/D  -      D     F     DFFX1           1  0.025   0.000    0.468  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[42]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 85: MET (0.174 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[0]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[0]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.468
              Slack:=    0.174
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.199    0.286  
  g13583__1617/Y                     -      A->Y  F     CLKAND2X2       1  0.165   0.182    0.468  
  u_resbuf_internal_buffer_reg[0]/D  -      D     F     DFFX1           1  0.023   0.000    0.468  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[0]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 86: MET (0.174 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[32]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[32]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.295
       Launch Clock:=    0.000
          Data Path:+    0.469
              Slack:=    0.174
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.203    0.289  
  g13584__2802/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.180    0.469  
  u_resbuf_internal_buffer_reg[32]/D  -      D     F     DFFX1           1  0.021   0.000    0.469  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[32]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#--------------------------------------------------------------------------------------------------
Path 87: MET (0.175 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[35]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[35]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.469
              Slack:=    0.175
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.199    0.285  
  g13525__6260/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.183    0.469  
  u_resbuf_internal_buffer_reg[35]/D  -      D     F     DFFX1           1  0.024   0.000    0.469  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.013  
  u_resbuf_internal_buffer_reg[35]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#--------------------------------------------------------------------------------------------------
Path 88: MET (0.175 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[39]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[39]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.030
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.469
              Slack:=    0.175
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.199    0.286  
  g13498__5122/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.183    0.469  
  u_resbuf_internal_buffer_reg[39]/D  -      D     F     DFFX1           1  0.024   0.000    0.469  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[39]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 89: MET (0.175 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[3]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[3]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.346 (P)    0.000 (I)
            Arrival:=    0.012        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.293
       Launch Clock:=    0.000
          Data Path:+    0.468
              Slack:=    0.175
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.200    0.286  
  g13526__4319/Y                     -      A->Y  F     CLKAND2X2       1  0.165   0.182    0.468  
  u_resbuf_internal_buffer_reg[3]/D  -      D     F     DFFX1           1  0.023   0.000    0.468  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.201    0.012  
  u_resbuf_internal_buffer_reg[3]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.012  
#-------------------------------------------------------------------------------------------------
Path 90: MET (0.175 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[7]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[7]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.030
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.293
       Launch Clock:=    0.000
          Data Path:+    0.468
              Slack:=    0.175
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.197    0.284  
  g13497__1705/Y                     -      A->Y  F     CLKAND2X2       1  0.164   0.184    0.468  
  u_resbuf_internal_buffer_reg[7]/D  -      D     F     DFFX1           1  0.024   0.000    0.468  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[7]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 91: MET (0.175 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[41]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[41]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.030
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.469
              Slack:=    0.175
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.197    0.283  
  g13484__5107/Y                      -      A->Y  F     CLKAND2X2       1  0.164   0.185    0.469  
  u_resbuf_internal_buffer_reg[41]/D  -      D     F     DFFX1           1  0.025   0.000    0.469  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[41]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 92: MET (0.175 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[38]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[38]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.030
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.469
              Slack:=    0.175
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.199    0.286  
  g13505__5115/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.184    0.469  
  u_resbuf_internal_buffer_reg[38]/D  -      D     F     DFFX1           1  0.024   0.000    0.469  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[38]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 93: MET (0.176 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[44]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[44]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.342 (P)    0.000 (I)
            Arrival:=    0.008        0.000

               Hold:+    0.028
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.285
       Launch Clock:=    0.000
          Data Path:+    0.461
              Slack:=    0.176
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.192    0.278  
  g13462__6131/Y                      -      A->Y  F     CLKAND2X2       1  0.164   0.183    0.461  
  u_resbuf_internal_buffer_reg[44]/D  -      D     F     DFFX1           1  0.024   0.000    0.461  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.139   -0.188  
  CTS_ccl_a_buf_00001/Y                -      A->Y  R     CLKBUFX8       41  0.109   0.195    0.008  
  u_resbuf_internal_buffer_reg[44]/CK  -      CK    R     DFFX1          41  0.132   0.000    0.008  
#--------------------------------------------------------------------------------------------------
Path 94: MET (0.177 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[34]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[34]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.348 (P)    0.000 (I)
            Arrival:=    0.014        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.294
       Launch Clock:=    0.000
          Data Path:+    0.472
              Slack:=    0.177
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.203    0.289  
  g13536__1617/Y                      -      A->Y  F     CLKAND2X2       1  0.165   0.182    0.472  
  u_resbuf_internal_buffer_reg[34]/D  -      D     F     DFFX1           1  0.023   0.000    0.472  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.203    0.014  
  u_resbuf_internal_buffer_reg[34]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.014  
#--------------------------------------------------------------------------------------------------
Path 95: MET (0.177 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[12]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[12]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.347 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.029
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.292
       Launch Clock:=    0.000
          Data Path:+    0.469
              Slack:=    0.177
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  rst                                 -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y              -      A->Y  F     INVX4          34  0.185   0.196    0.282  
  g13461__7098/Y                      -      A->Y  F     CLKAND2X2       1  0.164   0.187    0.469  
  u_resbuf_internal_buffer_reg[12]/D  -      D     F     DFFX1           1  0.028   0.000    0.469  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clk                                  -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                  -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y                -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[12]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#--------------------------------------------------------------------------------------------------
Path 96: MET (0.177 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.346 (P)    0.000 (I)
            Arrival:=    0.012        0.000

               Hold:+    0.031
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.293
       Launch Clock:=    0.000
          Data Path:+    0.471
              Slack:=    0.177
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.201    0.288  
  g13535__3680/Y                     -      A->Y  F     CLKAND2X2       1  0.165   0.183    0.471  
  u_resbuf_internal_buffer_reg[2]/D  -      D     F     DFFX1           1  0.023   0.000    0.471  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.012  
  u_resbuf_internal_buffer_reg[2]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.012  
#-------------------------------------------------------------------------------------------------
Path 97: MET (0.181 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[1]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[1]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.346 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.030
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.292
       Launch Clock:=    0.000
          Data Path:+    0.473
              Slack:=    0.181
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.201    0.287  
  g13552__6131/Y                     -      A->Y  F     CLKAND2X2       1  0.165   0.186    0.473  
  u_resbuf_internal_buffer_reg[1]/D  -      D     F     DFFX1           1  0.025   0.000    0.473  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[1]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 98: MET (0.183 ns) Hold Check with Pin u_ctrl_r_ptr_reg[6]/CK->SI
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) read_start_addr[6]
              Clock:
           Endpoint: (R) u_ctrl_r_ptr_reg[6]/SI
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.307 (P)    0.000 (I)
            Arrival:=   -0.027        0.000

               Hold:+   -0.076
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.146
       Launch Clock:=    0.000
          Data Path:+    0.329
              Slack:=    0.183
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc                 Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  read_start_addr[6]      -      read_start_addr[6]  R     (arrival)       1  0.003   0.058    0.058  
  g13659__8246/Y          -      B->Y                F     NAND2X1         1  0.092   0.158    0.217  
  prects_FE_RC_17_0/Y     -      B0->Y               R     OAI211X2        1  0.247   0.113    0.329  
  u_ctrl_r_ptr_reg[6]/SI  -      SI                  R     SDFFX1          1  0.033   0.000    0.329  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[6]/CK  -      CK    R     SDFFX1         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 99: MET (0.183 ns) Hold Check with Pin u_resbuf_internal_buffer_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) rst
              Clock:
           Endpoint: (F) u_resbuf_internal_buffer_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334        0.000
        Net Latency:+    0.346 (P)    0.000 (I)
            Arrival:=    0.013        0.000

               Hold:+    0.029
        Uncertainty:+    0.250
        Cppr Adjust:-    0.000
      Required Time:=    0.291
       Launch Clock:=    0.000
          Data Path:+    0.475
              Slack:=    0.183
     Timing Path:

#------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  rst                                -      rst   R     (arrival)      20  0.003   0.086    0.086  
  prects_FE_DBTC32_rst/Y             -      A->Y  F     INVX4          34  0.185   0.198    0.284  
  g13504__1881/Y                     -      A->Y  F     CLKAND2X2       1  0.164   0.190    0.475  
  u_resbuf_internal_buffer_reg[6]/D  -      D     F     DFFX1           1  0.029   0.000    0.475  
#------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clk                                 -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y                 -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y               -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_resbuf_internal_buffer_reg[6]/CK  -      CK    R     DFFX1          31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------------------
Path 100: MET (0.251 ns) Hold Check with Pin u_ctrl_w_ptr_reg[2]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_ctrl_w_ptr_reg[2]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.337 (P)
            Arrival:=    0.013        0.003

               Hold:+   -0.072
        Uncertainty:+    0.250
        Cppr Adjust:-    0.010
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.429
              Slack:=    0.251
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.133   -0.195  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.105   0.198    0.003  
  u_ctrl_w_ptr_reg[2]/Q  -      CK->Q  R     SDFFX4          4  0.142   0.329    0.332  
  cts_FE_OCPC70_n_367/Y  -      A->Y   R     BUFX2           2  0.055   0.100    0.431  
  u_ctrl_w_ptr_reg[2]/D  -      D      R     SDFFX4          2  0.038   0.000    0.431  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[2]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 101: MET (0.265 ns) Hold Check with Pin u_ctrl_w_ptr_reg[4]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[4]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[4]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.337 (P)
            Arrival:=    0.013        0.003

               Hold:+   -0.071
        Uncertainty:+    0.250
        Cppr Adjust:-    0.010
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.444
              Slack:=    0.265
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.133   -0.195  
  CTS_ccl_a_buf_00003/Y  -      A->Y   R     CLKBUFX8       31  0.105   0.198    0.003  
  u_ctrl_w_ptr_reg[4]/Q  -      CK->Q  F     SDFFX4          4  0.142   0.317    0.320  
  cts_FE_OCPC77_n_369/Y  -      A->Y   F     BUFX2           4  0.034   0.126    0.446  
  u_ctrl_w_ptr_reg[4]/D  -      D      F     SDFFX4          4  0.047   0.000    0.446  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[4]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 102: MET (0.274 ns) Hold Check with Pin u_ctrl_r_ptr_reg[6]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_r_ptr_reg[6]/CK
              Clock: (R) core_clock
           Endpoint: (R) u_ctrl_r_ptr_reg[6]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.299 (P)
            Arrival:=   -0.027       -0.035

               Hold:+   -0.086
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.130
       Launch Clock:=   -0.035
          Data Path:+    0.439
              Slack:=    0.274
     Timing Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clk                             -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y             -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y           -      A->Y   R     CLKBUFX8       12  0.105   0.158   -0.035  
  u_ctrl_r_ptr_reg[6]/Q           -      CK->Q  R     SDFFX1          3  0.082   0.306    0.272  
  cts_FE_OCPC75_u_ctrl_r_ptr_6/Y  -      A->Y   R     BUFX2           3  0.117   0.132    0.404  
  u_ctrl_r_ptr_reg[6]/D           -      D      R     SDFFX1          3  0.050   0.000    0.404  
#----------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[6]/CK  -      CK    R     SDFFX1         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 103: MET (0.283 ns) Hold Check with Pin u_ctrl_w_ptr_reg[5]/CK->D
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_w_ptr_reg[5]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[5]/D
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.354 (P)
            Arrival:=    0.045        0.020

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.025
      Required Time:=    0.182
       Launch Clock:=    0.020
          Data Path:+    0.445
              Slack:=    0.283
     Timing Path:

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                    -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y    -      A->Y   R     CLKBUFX8        5  0.010   0.131   -0.197  
  CTS_ccl_a_buf_00002/Y  -      A->Y   R     CLKBUFX8        1  0.105   0.118   -0.079  
  cts_FE_USKC43_CTS_2/Y  -      A->Y   F     CLKINVX8        1  0.033   0.027   -0.052  
  cts_FE_USKC44_CTS_2/Y  -      A->Y   R     CLKINVX8        5  0.014   0.072    0.020  
  u_ctrl_w_ptr_reg[5]/Q  -      CK->Q  F     SDFFX4          3  0.084   0.303    0.323  
  cts_FE_OCPC78_n_370/Y  -      A->Y   F     BUFX2           4  0.038   0.142    0.465  
  u_ctrl_w_ptr_reg[5]/D  -      D      F     SDFFX4          4  0.060   0.000    0.465  
#-------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[5]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 104: MET (0.304 ns) Hold Check with Pin u_ctrl_w_ptr_reg[8]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[8]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.298 (P)
            Arrival:=    0.045       -0.036

               Hold:+   -0.087
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.203
       Launch Clock:=   -0.036
          Data Path:+    0.542
              Slack:=    0.304
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.127    0.506  
  u_ctrl_w_ptr_reg[8]/SE    -      SE     F     SDFFX1          9  0.119   0.000    0.506  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[8]/CK  -      CK    R     SDFFX1          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 105: MET (0.305 ns) Hold Check with Pin u_ctrl_w_ptr_reg[7]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[7]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.298 (P)
            Arrival:=    0.045       -0.036

               Hold:+   -0.086
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.203
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.305
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.129    0.509  
  u_ctrl_w_ptr_reg[7]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.509  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[7]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 106: MET (0.305 ns) Hold Check with Pin u_ctrl_w_ptr_reg[5]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[5]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.298 (P)
            Arrival:=    0.045       -0.036

               Hold:+   -0.086
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.204
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.305
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.130    0.509  
  u_ctrl_w_ptr_reg[5]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.509  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[5]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 107: MET (0.306 ns) Hold Check with Pin u_ctrl_w_ptr_reg[6]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[6]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.379 (P)    0.298 (P)
            Arrival:=    0.045       -0.036

               Hold:+   -0.086
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.203
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.306
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.129    0.509  
  u_ctrl_w_ptr_reg[6]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.509  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.135   -0.191  
  CTS_ccl_a_buf_00002/Y   -      A->Y  R     CLKBUFX8        1  0.109   0.125   -0.066  
  cts_FE_USKC43_CTS_2/Y   -      A->Y  F     CLKINVX8        1  0.040   0.033   -0.033  
  cts_FE_USKC44_CTS_2/Y   -      A->Y  R     CLKINVX8        5  0.018   0.078    0.045  
  u_ctrl_w_ptr_reg[6]/CK  -      CK    R     SDFFX4          5  0.084   0.000    0.045  
#-------------------------------------------------------------------------------------
Path 108: MET (0.323 ns) Hold Check with Pin u_ctrl_w_ptr_reg[0]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[0]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.298 (P)
            Arrival:=    0.013       -0.036

               Hold:+   -0.073
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.184
       Launch Clock:=   -0.036
          Data Path:+    0.542
              Slack:=    0.323
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.127    0.507  
  u_ctrl_w_ptr_reg[0]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.507  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[0]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 109: MET (0.323 ns) Hold Check with Pin u_ctrl_w_ptr_reg[3]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[3]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.298 (P)
            Arrival:=    0.013       -0.036

               Hold:+   -0.073
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.184
       Launch Clock:=   -0.036
          Data Path:+    0.543
              Slack:=    0.323
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.128    0.507  
  u_ctrl_w_ptr_reg[3]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.507  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[3]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 110: MET (0.323 ns) Hold Check with Pin u_ctrl_w_ptr_reg[2]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[2]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.298 (P)
            Arrival:=    0.013       -0.036

               Hold:+   -0.073
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.184
       Launch Clock:=   -0.036
          Data Path:+    0.543
              Slack:=    0.323
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.128    0.507  
  u_ctrl_w_ptr_reg[2]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.507  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[2]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 111: MET (0.323 ns) Hold Check with Pin u_ctrl_w_ptr_reg[4]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[4]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.298 (P)
            Arrival:=    0.013       -0.036

               Hold:+   -0.073
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.184
       Launch Clock:=   -0.036
          Data Path:+    0.543
              Slack:=    0.323
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.128    0.507  
  u_ctrl_w_ptr_reg[4]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.507  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[4]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 112: MET (0.323 ns) Hold Check with Pin u_ctrl_w_ptr_reg[1]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_w_ptr_reg[1]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.347 (P)    0.298 (P)
            Arrival:=    0.013       -0.036

               Hold:+   -0.073
        Uncertainty:+    0.250
        Cppr Adjust:-    0.006
      Required Time:=    0.184
       Launch Clock:=   -0.036
          Data Path:+    0.543
              Slack:=    0.323
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.116    0.379  
  cts_FE_OFC31_FE_RN_8_0/Y  -      A->Y   F     CLKINVX4        9  0.071   0.128    0.507  
  u_ctrl_w_ptr_reg[1]/SE    -      SE     F     SDFFX4          9  0.119   0.000    0.507  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.137   -0.189  
  CTS_ccl_a_buf_00003/Y   -      A->Y  R     CLKBUFX8       31  0.109   0.202    0.013  
  u_ctrl_w_ptr_reg[1]/CK  -      CK    R     SDFFX4         31  0.142   0.000    0.013  
#-------------------------------------------------------------------------------------
Path 113: MET (0.381 ns) Hold Check with Pin u_ctrl_r_ptr_reg[0]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[0]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.298 (P)
            Arrival:=   -0.027       -0.036

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.126
       Launch Clock:=   -0.036
          Data Path:+    0.543
              Slack:=    0.381
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.128    0.507  
  u_ctrl_r_ptr_reg[0]/SE    -      SE     F     SDFFX4         11  0.127   0.000    0.507  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[0]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 114: MET (0.381 ns) Hold Check with Pin u_ctrl_r_ptr_reg[7]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[7]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.298 (P)
            Arrival:=   -0.027       -0.036

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.126
       Launch Clock:=   -0.036
          Data Path:+    0.543
              Slack:=    0.381
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.128    0.507  
  u_ctrl_r_ptr_reg[7]/SE    -      SE     F     SDFFX4         11  0.127   0.000    0.507  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[7]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 115: MET (0.382 ns) Hold Check with Pin u_ctrl_r_ptr_reg[6]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[6]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.298 (P)
            Arrival:=   -0.027       -0.036

               Hold:+   -0.091
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.125
       Launch Clock:=   -0.036
          Data Path:+    0.542
              Slack:=    0.382
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.127    0.506  
  u_ctrl_r_ptr_reg[6]/SE    -      SE     F     SDFFX1         11  0.127   0.000    0.506  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.159   -0.027  
  u_ctrl_r_ptr_reg[6]/CK  -      CK    R     SDFFX1         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 116: MET (0.382 ns) Hold Check with Pin u_ctrl_r_ptr_reg[5]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[5]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.298 (P)
            Arrival:=   -0.027       -0.036

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.126
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.382
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.129    0.508  
  u_ctrl_r_ptr_reg[5]/SE    -      SE     F     SDFFX4         11  0.127   0.000    0.508  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[5]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 117: MET (0.382 ns) Hold Check with Pin u_ctrl_r_ptr_reg[4]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[4]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.298 (P)
            Arrival:=   -0.027       -0.036

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.127
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.382
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.129    0.508  
  u_ctrl_r_ptr_reg[4]/SE    -      SE     F     SDFFX4         11  0.127   0.000    0.508  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[4]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 118: MET (0.382 ns) Hold Check with Pin u_ctrl_r_ptr_reg[2]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[2]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.298 (P)
            Arrival:=   -0.027       -0.036

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.127
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.382
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.130    0.509  
  u_ctrl_r_ptr_reg[2]/SE    -      SE     F     SDFFX4         11  0.127   0.000    0.509  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[2]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------
Path 119: MET (0.382 ns) Hold Check with Pin u_ctrl_r_ptr_reg[1]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[1]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.308 (P)    0.298 (P)
            Arrival:=   -0.026       -0.036

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.127
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.382
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.130    0.509  
  u_ctrl_r_ptr_reg[1]/SE    -      SE     F     SDFFX4         11  0.127   0.000    0.509  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.026  
  u_ctrl_r_ptr_reg[1]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.026  
#-------------------------------------------------------------------------------------
Path 120: MET (0.382 ns) Hold Check with Pin u_ctrl_r_ptr_reg[3]/CK->SE
               View: tt_v1.8_25C_Nominal_25_func
              Group: core_clock
         Startpoint: (R) u_ctrl_state_reg[2]/CK
              Clock: (R) core_clock
           Endpoint: (F) u_ctrl_r_ptr_reg[3]/SE
              Clock: (R) core_clock

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+   -0.334       -0.334
        Net Latency:+    0.307 (P)    0.298 (P)
            Arrival:=   -0.027       -0.036

               Hold:+   -0.089
        Uncertainty:+    0.250
        Cppr Adjust:-    0.007
      Required Time:=    0.126
       Launch Clock:=   -0.036
          Data Path:+    0.544
              Slack:=    0.382
     Timing Path:

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  clk                       -      clk    R     (arrival)       1  0.003   0.006   -0.328  
  CTS_ccl_buf_00006/Y       -      A->Y   R     CLKBUFX8        5  0.010   0.136   -0.192  
  CTS_ccl_a_buf_00004/Y     -      A->Y   R     CLKBUFX8       12  0.105   0.157   -0.036  
  u_ctrl_state_reg[2]/Q     -      CK->Q  R     DFFX4           3  0.082   0.299    0.264  
  prects_FE_RC_13_0/Y       -      A->Y   R     CLKAND2X2       2  0.045   0.115    0.379  
  cts_FE_OFC30_FE_RN_8_0/Y  -      A->Y   F     CLKINVX2       11  0.071   0.130    0.509  
  u_ctrl_r_ptr_reg[3]/SE    -      SE     F     SDFFX4         11  0.127   0.000    0.509  
#----------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  clk                     -      clk   R     (arrival)       1  0.003   0.007   -0.326  
  CTS_ccl_buf_00006/Y     -      A->Y  R     CLKBUFX8        5  0.010   0.140   -0.186  
  CTS_ccl_a_buf_00004/Y   -      A->Y  R     CLKBUFX8       12  0.110   0.160   -0.027  
  u_ctrl_r_ptr_reg[3]/CK  -      CK    R     SDFFX4         12  0.082   0.000   -0.027  
#-------------------------------------------------------------------------------------

