INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:48:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 buffer213/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.295ns period=4.590ns})
  Destination:            buffer215/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.295ns period=4.590ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.590ns  (clk rise@4.590ns - clk rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.732ns (17.390%)  route 3.477ns (82.610%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.073 - 4.590 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2576, unset)         0.508     0.508    buffer213/fifo/clk
    SLICE_X24Y92         FDRE                                         r  buffer213/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y92         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer213/fifo/Empty_reg/Q
                         net (fo=8, routed)           0.450     1.174    buffer216/control/memEnd_valid_i_3__2
    SLICE_X24Y91         LUT6 (Prop_lut6_I4_O)        0.043     1.217 r  buffer216/control/dataReg[0]_i_6/O
                         net (fo=5, routed)           0.371     1.588    buffer223/fifo/cond_br32_falseOut_valid
    SLICE_X30Y90         LUT6 (Prop_lut6_I5_O)        0.043     1.631 r  buffer223/fifo/dataReg[0]_i_3__3/O
                         net (fo=10, routed)          0.406     2.037    buffer223/fifo/Memory_reg[0][0]_1
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.043     2.080 r  buffer223/fifo/Empty_i_3__3/O
                         net (fo=1, routed)           0.239     2.319    buffer223/fifo/Empty_i_3__3_n_0
    SLICE_X28Y91         LUT6 (Prop_lut6_I2_O)        0.043     2.362 r  buffer223/fifo/Empty_i_2__32/O
                         net (fo=4, routed)           0.253     2.615    buffer223/fifo/buffer223_outs_ready
    SLICE_X28Y92         LUT3 (Prop_lut3_I1_O)        0.043     2.658 f  buffer223/fifo/transmitValue_i_3__9/O
                         net (fo=3, routed)           0.224     2.881    fork94/control/generateBlocks[7].regblock/transmitValue_i_17_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I2_O)        0.043     2.924 f  fork94/control/generateBlocks[7].regblock/transmitValue_i_18/O
                         net (fo=1, routed)           0.147     3.071    fork94/control/generateBlocks[7].regblock/transmitValue_i_18_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I0_O)        0.043     3.114 f  fork94/control/generateBlocks[7].regblock/transmitValue_i_17/O
                         net (fo=1, routed)           0.305     3.419    fork93/control/generateBlocks[1].regblock/transmitValue_i_5__7
    SLICE_X27Y92         LUT6 (Prop_lut6_I2_O)        0.043     3.462 r  fork93/control/generateBlocks[1].regblock/transmitValue_i_14/O
                         net (fo=1, routed)           0.167     3.629    buffer216/control/transmitValue_reg_0
    SLICE_X26Y93         LUT6 (Prop_lut6_I0_O)        0.043     3.672 f  buffer216/control/transmitValue_i_5__7/O
                         net (fo=2, routed)           0.226     3.898    buffer216/control/fork92/control/blockStopArray[2]
    SLICE_X26Y93         LUT6 (Prop_lut6_I4_O)        0.043     3.941 r  buffer216/control/transmitValue_i_3__76/O
                         net (fo=17, routed)          0.196     4.137    fork91/control/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X24Y93         LUT5 (Prop_lut5_I2_O)        0.043     4.180 r  fork91/control/generateBlocks[1].regblock/fullReg_i_4__30/O
                         net (fo=9, routed)           0.317     4.497    control_merge12/fork_valid/generateBlocks[1].regblock/outputValid_reg_1
    SLICE_X22Y92         LUT6 (Prop_lut6_I0_O)        0.043     4.540 r  control_merge12/fork_valid/generateBlocks[1].regblock/outs[5]_i_1__15/O
                         net (fo=6, routed)           0.178     4.717    buffer215/E[0]
    SLICE_X23Y91         FDRE                                         r  buffer215/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.590     4.590 r  
                                                      0.000     4.590 r  clk (IN)
                         net (fo=2576, unset)         0.483     5.073    buffer215/clk
    SLICE_X23Y91         FDRE                                         r  buffer215/outs_reg[0]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty           -0.035     5.037    
    SLICE_X23Y91         FDRE (Setup_fdre_C_CE)      -0.194     4.843    buffer215/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.843    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  0.126    




