Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 18:21:11 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #1                                                              |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                                                                                                              6.250 |
| Path Delay                |               0.832 |                                                                                                                             9.483 |                                                                                                              8.885 |
| Logic Delay               | 0.093(12%)          | 2.804(30%)                                                                                                                        | 2.617(30%)                                                                                                         |
| Net Delay                 | 0.739(88%)          | 6.679(70%)                                                                                                                        | 6.268(70%)                                                                                                         |
| Clock Skew                |              -0.076 |                                                                                                                            -0.100 |                                                                                                             -0.159 |
| Slack                     |               5.333 |                                                                                                                            -3.341 |                                                                                                             -2.802 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                                    |
| Bounding Box Size         | 2% x 0%             | 8% x 1%                                                                                                                           | 11% x 1%                                                                                                           |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                            | (0, 1)                                                                                                             |
| Cumulative Fanout         |                   1 |                                                                                                                               153 |                                                                                                                154 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                       |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                                 21 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                           |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                                                                                                           |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                               |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                               |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| High Fanout               |                   1 |                                                                                                                                26 |                                                                                                                 15 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                               | sr_p.sr_1_7.roi_ret_173_1/C                                                                                        |
| End Point Pin             | muon_cand_8.pt[1]/D | sr_p.sr_1_7.roi_ret_173_1/D                                                                                                       | sr_p.sr_2_15.sector_ret_170/D                                                                                      |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #2                                                                |  WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |               6.250 |
| Path Delay                |               0.553 |                                                                                                                                  9.427 |               0.643 |
| Logic Delay               | 0.093(17%)          | 3.026(33%)                                                                                                                             | 0.097(16%)          |
| Net Delay                 | 0.460(83%)          | 6.401(67%)                                                                                                                             | 0.546(84%)          |
| Clock Skew                |              -0.102 |                                                                                                                                 -0.153 |              -0.027 |
| Slack                     |               5.586 |                                                                                                                                 -3.339 |               5.572 |
| Timing Exception          |                     |                                                                                                                                        |                     |
| Bounding Box Size         | 1% x 0%             | 8% x 2%                                                                                                                                | 0% x 0%             |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 0)              |
| Cumulative Fanout         |                   1 |                                                                                                                                    174 |                   1 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                   0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed        |
| Logic Levels              |                   0 |                                                                                                                                     25 |                   0 |
| Routes                    |                   1 |                                                                                                                                     25 |                   1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user            |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user            |
| DSP Block                 | None                | None                                                                                                                                   | None                |
| BRAM                      | None                | None                                                                                                                                   | None                |
| IO Crossings              |                   0 |                                                                                                                                      0 |                   0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                   0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                   0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                   1 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                   0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D              |
| Start Point Pin           | sr_p.sr_15[54]/C    | muon_cand_3.pt[2]/C                                                                                                                    | sr_p.sr_1_6.pt[0]/C |
| End Point Pin             | muon_cand_3.pt[2]/D | sr_p.sr_1_6.pt[0]/D                                                                                                                    | sr_p.sr_2_6.pt[0]/D |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #3                                                              |     WorstPath from Dst     |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |                      6.250 |
| Path Delay                |               0.553 |                                                                                                                             9.589 |                      2.769 |
| Logic Delay               | 0.093(17%)          | 3.045(32%)                                                                                                                        | 0.235(9%)                  |
| Net Delay                 | 0.460(83%)          | 6.544(68%)                                                                                                                        | 2.534(91%)                 |
| Clock Skew                |              -0.102 |                                                                                                                             0.009 |                     -0.242 |
| Slack                     |               5.586 |                                                                                                                            -3.338 |                      3.231 |
| Timing Exception          |                     |                                                                                                                                   |                            |
| Bounding Box Size         | 1% x 0%             | 8% x 1%                                                                                                                           | 0% x 2%                    |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                            | (0, 1)                     |
| Cumulative Fanout         |                   1 |                                                                                                                               171 |                         11 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                          0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                          0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                          0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                          0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed               |
| Logic Levels              |                   0 |                                                                                                                                24 |                          2 |
| Routes                    |                   1 |                                                                                                                                24 |                          2 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 FDRE        |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user                   |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user                   |
| DSP Block                 | None                | None                                                                                                                              | None                       |
| BRAM                      | None                | None                                                                                                                              | None                       |
| IO Crossings              |                   0 |                                                                                                                                 0 |                          3 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                          0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                          0 |
| High Fanout               |                   1 |                                                                                                                                31 |                          9 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                          0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                          0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                     |
| Start Point Pin           | sr_p.sr_15[54]/C    | muon_cand_3.pt[2]/C                                                                                                               | sr_p.sr_1_7.pt_ret_274_1/C |
| End Point Pin             | muon_cand_3.pt[2]/D | sr_p.sr_1_7.pt_ret_274_1/D                                                                                                        | sr_p.sr_2_7.sector[2]/D    |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                         Path #4                                                         |    WorstPath from Dst    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               6.250 |                                                                                                                   6.250 |                    6.250 |
| Path Delay                |               0.553 |                                                                                                                   9.589 |                    2.924 |
| Logic Delay               | 0.093(17%)          | 2.886(31%)                                                                                                              | 0.361(13%)               |
| Net Delay                 | 0.460(83%)          | 6.703(69%)                                                                                                              | 2.563(87%)               |
| Clock Skew                |              -0.102 |                                                                                                                   0.012 |                   -0.258 |
| Slack                     |               5.586 |                                                                                                                  -3.335 |                    3.060 |
| Timing Exception          |                     |                                                                                                                         |                          |
| Bounding Box Size         | 1% x 0%             | 8% x 1%                                                                                                                 | 0% x 2%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                  | (0, 1)                   |
| Cumulative Fanout         |                   1 |                                                                                                                     174 |                       18 |
| Fixed Loc                 |                   0 |                                                                                                                       0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                       0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                       0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                       0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                            | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                      22 |                        2 |
| Routes                    |                   1 |                                                                                                                      22 |                        2 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 FDRE      |
| Start Point Clock         | clk_user            | clk_user                                                                                                                | clk_user                 |
| End Point Clock           | clk_user            | clk_user                                                                                                                | clk_user                 |
| DSP Block                 | None                | None                                                                                                                    | None                     |
| BRAM                      | None                | None                                                                                                                    | None                     |
| IO Crossings              |                   0 |                                                                                                                       0 |                        3 |
| SLR Crossings             |                   0 |                                                                                                                       0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                       0 |                        0 |
| High Fanout               |                   1 |                                                                                                                      31 |                       16 |
| Dont Touch                |                   0 |                                                                                                                       0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                       0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                  | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                  | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[54]/C    | muon_cand_3.pt[2]/C                                                                                                     | sr_p.sr_1_7.pt_ret_199/C |
| End Point Pin             | muon_cand_3.pt[2]/D | sr_p.sr_1_7.pt_ret_199/D                                                                                                | sr_p.sr_2_7.pt[2]/D      |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #5                                                                |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                        6.250 |
| Path Delay                |               0.553 |                                                                                                                                  9.520 |                                                                                                                        8.949 |
| Logic Delay               | 0.093(17%)          | 3.122(33%)                                                                                                                             | 2.748(31%)                                                                                                                   |
| Net Delay                 | 0.460(83%)          | 6.398(67%)                                                                                                                             | 6.201(69%)                                                                                                                   |
| Clock Skew                |              -0.102 |                                                                                                                                 -0.056 |                                                                                                                       -0.217 |
| Slack                     |               5.586 |                                                                                                                                 -3.334 |                                                                                                                       -2.924 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                              |
| Bounding Box Size         | 1% x 0%             | 8% x 1%                                                                                                                                | 12% x 1%                                                                                                                     |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                                    156 |                                                                                                                          175 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                     |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                     |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                                           17 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[54]/C    | muon_cand_3.pt[2]/C                                                                                                                    | sr_p.sr_1_10.sector_ret_1001/C                                                                                               |
| End Point Pin             | muon_cand_3.pt[2]/D | sr_p.sr_1_10.sector_ret_1001/D                                                                                                         | sr_p.sr_2_15.sector_ret_170/D                                                                                                |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                              Path #6                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                             6.250 |                                                                                                                        6.250 |
| Path Delay                |                0.900 |                                                                                                                             9.478 |                                                                                                                        8.897 |
| Logic Delay               | 0.094(11%)           | 2.658(29%)                                                                                                                        | 2.722(31%)                                                                                                                   |
| Net Delay                 | 0.806(89%)           | 6.820(71%)                                                                                                                        | 6.175(69%)                                                                                                                   |
| Clock Skew                |               -0.076 |                                                                                                                            -0.092 |                                                                                                                       -0.148 |
| Slack                     |                5.265 |                                                                                                                            -3.329 |                                                                                                                       -2.803 |
| Timing Exception          |                      |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 6% x 2%              | 8% x 2%                                                                                                                           | 11% x 1%                                                                                                                     |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                            | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                               151 |                                                                                                                          164 |
| Fixed Loc                 |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                    1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                          | clk_user                                                                                                                     |
| End Point Clock           | clk_user             | clk_user                                                                                                                          | clk_user                                                                                                                     |
| DSP Block                 | None                 | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                24 |                                                                                                                           16 |
| Dont Touch                |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[196]/C    | muon_cand_12.pt[0]/C                                                                                                              | sr_p.sr_1_9.sector_ret_53/C                                                                                                  |
| End Point Pin             | muon_cand_12.pt[0]/D | sr_p.sr_1_9.sector_ret_53/D                                                                                                       | sr_p.sr_2_15.sector_ret_170/D                                                                                                |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                            Path #7                                                           |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                        6.250 |                                                                                                                        6.250 |
| Path Delay                |               0.553 |                                                                                                                        9.466 |                                                                                                                        9.181 |
| Logic Delay               | 0.093(17%)          | 2.815(30%)                                                                                                                   | 2.803(31%)                                                                                                                   |
| Net Delay                 | 0.460(83%)          | 6.651(70%)                                                                                                                   | 6.378(69%)                                                                                                                   |
| Clock Skew                |              -0.102 |                                                                                                                       -0.104 |                                                                                                                       -0.156 |
| Slack                     |               5.586 |                                                                                                                       -3.328 |                                                                                                                       -3.095 |
| Timing Exception          |                     |                                                                                                                              |                                                                                                                              |
| Bounding Box Size         | 1% x 0%             | 9% x 2%                                                                                                                      | 11% x 1%                                                                                                                     |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                       | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                          159 |                                                                                                                          164 |
| Fixed Loc                 |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                 | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                           23 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                           23 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                     | clk_user                                                                                                                     |
| End Point Clock           | clk_user            | clk_user                                                                                                                     | clk_user                                                                                                                     |
| DSP Block                 | None                | None                                                                                                                         | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                         | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                           31 |                                                                                                                           16 |
| Dont Touch                |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                            0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                       | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                       | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[54]/C    | muon_cand_3.pt[2]/C                                                                                                          | sr_p.sr_1_15.pt_ret_2725/C                                                                                                   |
| End Point Pin             | muon_cand_3.pt[2]/D | sr_p.sr_1_15.pt_ret_2725/D                                                                                                   | sr_p.sr_2_15.sector_ret_170/D                                                                                                |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #8                                                              |  WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |               6.250 |                                                                                                                             6.250 |               6.250 |
| Path Delay                |               0.553 |                                                                                                                             9.451 |               1.030 |
| Logic Delay               | 0.093(17%)          | 3.037(33%)                                                                                                                        | 0.096(10%)          |
| Net Delay                 | 0.460(83%)          | 6.414(67%)                                                                                                                        | 0.934(90%)          |
| Clock Skew                |              -0.102 |                                                                                                                            -0.119 |              -0.038 |
| Slack                     |               5.586 |                                                                                                                            -3.328 |               5.174 |
| Timing Exception          |                     |                                                                                                                                   |                     |
| Bounding Box Size         | 1% x 0%             | 8% x 1%                                                                                                                           | 0% x 0%             |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                            | (0, 0)              |
| Cumulative Fanout         |                   1 |                                                                                                                               168 |                   1 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                   0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                   0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                   0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                   0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed        |
| Logic Levels              |                   0 |                                                                                                                                24 |                   0 |
| Routes                    |                   1 |                                                                                                                                24 |                   1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE           |
| Start Point Clock         | clk_user            | clk_user                                                                                                                          | clk_user            |
| End Point Clock           | clk_user            | clk_user                                                                                                                          | clk_user            |
| DSP Block                 | None                | None                                                                                                                              | None                |
| BRAM                      | None                | None                                                                                                                              | None                |
| IO Crossings              |                   0 |                                                                                                                                 0 |                   0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                   0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                   0 |
| High Fanout               |                   1 |                                                                                                                                31 |                   1 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                   0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                   0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C              |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D              |
| Start Point Pin           | sr_p.sr_15[54]/C    | muon_cand_3.pt[2]/C                                                                                                               | sr_p.sr_1_6.pt[2]/C |
| End Point Pin             | muon_cand_3.pt[2]/D | sr_p.sr_1_6.pt[2]/D                                                                                                               | sr_p.sr_2_6.pt[2]/D |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                         Path #9                                                         |                                                         WorstPath from Dst                                                        |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                   6.250 |                                                                                                                             6.250 |
| Path Delay                |                0.900 |                                                                                                                   9.491 |                                                                                                                             9.021 |
| Logic Delay               | 0.094(11%)           | 2.717(29%)                                                                                                              | 2.980(34%)                                                                                                                        |
| Net Delay                 | 0.806(89%)           | 6.774(71%)                                                                                                              | 6.041(66%)                                                                                                                        |
| Clock Skew                |               -0.076 |                                                                                                                  -0.078 |                                                                                                                            -0.179 |
| Slack                     |                5.265 |                                                                                                                  -3.327 |                                                                                                                            -2.958 |
| Timing Exception          |                      |                                                                                                                         |                                                                                                                                   |
| Bounding Box Size         | 6% x 2%              | 9% x 2%                                                                                                                 | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                  | (0, 1)                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                     138 |                                                                                                                               158 |
| Fixed Loc                 |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                            | Safely Timed                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                      22 |                                                                                                                                24 |
| Routes                    |                    1 |                                                                                                                      22 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user             | clk_user                                                                                                                | clk_user                                                                                                                          |
| End Point Clock           | clk_user             | clk_user                                                                                                                | clk_user                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                    | None                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                    | None                                                                                                                              |
| IO Crossings              |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                      24 |                                                                                                                                16 |
| Dont Touch                |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                       0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                  | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                  | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[196]/C    | muon_cand_12.pt[0]/C                                                                                                    | sr_p.sr_1_10.sector_ret_39/C                                                                                                      |
| End Point Pin             | muon_cand_12.pt[0]/D | sr_p.sr_1_10.sector_ret_39/D                                                                                            | sr_p.sr_2_15.sector_ret_170/D                                                                                                     |
+---------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                Path #10                                                                |                                                         WorstPath from Dst                                                        |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               6.250 |                                                                                                                                  6.250 |                                                                                                                             6.250 |
| Path Delay                |               0.832 |                                                                                                                                  9.573 |                                                                                                                             9.100 |
| Logic Delay               | 0.093(12%)          | 3.027(32%)                                                                                                                             | 2.922(33%)                                                                                                                        |
| Net Delay                 | 0.739(88%)          | 6.546(68%)                                                                                                                             | 6.178(67%)                                                                                                                        |
| Clock Skew                |              -0.076 |                                                                                                                                  0.006 |                                                                                                                            -0.288 |
| Slack                     |               5.333 |                                                                                                                                 -3.325 |                                                                                                                            -3.146 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                                   |
| Bounding Box Size         | 2% x 0%             | 8% x 2%                                                                                                                                | 12% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                 | (0, 1)                                                                                                                            |
| Cumulative Fanout         |                   1 |                                                                                                                                    156 |                                                                                                                               159 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                      |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                                24 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                          |
| End Point Clock           | clk_user            | clk_user                                                                                                                               | clk_user                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                              |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                              |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| High Fanout               |                   1 |                                                                                                                                     26 |                                                                                                                                16 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[133]/C   | muon_cand_8.pt[1]/C                                                                                                                    | sr_p.sr_1_13.sector_ret_280_fast/C                                                                                                |
| End Point Pin             | muon_cand_8.pt[1]/D | sr_p.sr_1_13.sector_ret_280_fast/D                                                                                                     | sr_p.sr_2_15.sector_ret_170/D                                                                                                     |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 | 2 |  3 | 4 |  5 |  6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |  21 |  22 | 23 | 24 | 25 | 26 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+
| clk_user        | 6.250ns     | 233 | 4 | 8 | 21 | 7 | 12 | 12 | 15 | 20 | 9 | 14 |  9 | 12 |  8 | 15 | 62 | 15 | 15 | 40 | 16 | 59 | 117 | 140 | 83 | 31 | 21 |  2 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.37 |           2.75 |           16519 | 0(0.0%) | 110(1.7%) | 169(2.6%) | 765(11.6%) | 1566(23.8%) | 3983(60.4%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002-freq160retfan16_rev_1 | 0.83 |           4.23 |            7896 | 0(0.0%) | 109(1.7%) | 169(2.6%) | 680(10.5%) | 1566(24.1%) | 3983(61.2%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                            shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       102% | (CLEM_X63Y394,CLEL_R_X66Y401) | wrapper(100%) |            0% |        5.2567 | 99%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       106% | (CLEM_X63Y405,CLEL_R_X66Y412) | wrapper(100%) |            0% |       4.95759 | 92%          | 0%         |  17% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                2 |       100% | (CLEL_R_X62Y395,CLEM_X64Y398) | wrapper(100%) |            0% |       5.28125 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       112% | (CLEL_R_X62Y396,CLEM_X64Y399) | wrapper(100%) |            0% |       5.28125 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.017% | (CLEM_X63Y396,CLEM_X63Y401)     | wrapper(100%) |            0% |       5.10417 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.162% | (CLEM_X56Y416,CLEM_X67Y423)     | wrapper(100%) |            0% |       5.07378 | 93%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.102% | (CLEM_X56Y400,CLEM_X63Y415)     | wrapper(100%) |            0% |       4.01349 | 74%          | 0%         |   7% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.180% | (CLEM_X57Y391,CLEL_R_X68Y402)   | wrapper(100%) |            0% |       4.77303 | 89%          | 0%         |  12% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.009% | (CLEM_X59Y417,CLEM_X60Y420)     | wrapper(100%) |            0% |       5.35938 | 95%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.014% | (CLEM_X59Y405,CLEM_X61Y408)     | wrapper(100%) |            0% |       5.19531 | 97%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Long   |                1 |           0.005% | (CLEM_X63Y416,CLEM_X63Y417)     | wrapper(100%) |            0% |        5.0625 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.120% | (CLEM_X60Y416,CLEM_X67Y423)     | wrapper(100%) |            0% |       5.15365 | 95%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.295% | (CLEM_X57Y391,CLEL_R_X72Y430)   | wrapper(100%) |            0% |       3.74088 | 68%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.222% | (CLEL_R_X53Y393,CLEL_R_X68Y424) | wrapper(100%) |            0% |       3.86019 | 71%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.337% | (CLEL_R_X55Y388,CLEM_X70Y435)   | wrapper(100%) |            0% |       3.88825 | 71%          | 0%         |  25% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        87% | (CLEM_X64Y409,CLEM_X64Y409)     | wrapper(100%) |            0% |             5 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        87% | (CLEM_X65Y408,CLEM_X65Y408)     | wrapper(100%) |            0% |         4.375 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        89% | (CLEL_R_X62Y406,CLEL_R_X62Y406) | wrapper(100%) |            0% |           5.5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| South     |                0 |        86% | (CLEM_X58Y421,CLEM_X58Y421)     | wrapper(100%) |            0% |         5.875 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X58Y419,CLEM_X58Y419)     | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X63Y394,CLEM_X63Y394)     | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y396 | 379             | 521          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y396   | 384             | 521          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y395 | 379             | 522          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X65Y395   | 384             | 522          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y396   | 380             | 521          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y395   | 380             | 522          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y410 | 391             | 507          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y398   | 380             | 519          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y397   | 380             | 520          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X59Y422   | 359             | 494          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y410 | 391             | 507          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X67Y409   | 393             | 508          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y409 | 391             | 508          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y411 | 391             | 506          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X67Y411   | 393             | 506          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X67Y410   | 393             | 507          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y410 | 395             | 507          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y411 | 395             | 506          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X66Y410   | 389             | 507          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y412 | 391             | 505          | 43%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


