#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct  6 21:58:27 2024
# Process ID: 33428
# Current directory: E:/project/single/Digital_System_Design/II/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41172 E:\project\single\Digital_System_Design\II\project_2\project_2.xpr
# Log file: E:/project/single/Digital_System_Design/II/project_2/vivado.log
# Journal file: E:/project/single/Digital_System_Design/II/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/single/Digital_System_Design/II/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name FIFO -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {FIFO} CONFIG.Input_Data_Width {4} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {4} CONFIG.Output_Depth {16} CONFIG.Enable_ECC {false} CONFIG.Use_Dout_Reset {true} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips FIFO]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'FIFO' to 'FIFO' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FIFO'...
catch { config_ip_cache -export [get_ips -all FIFO] }
export_ip_user_files -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci]
launch_runs -jobs 16 FIFO_synth_1
[Sun Oct  6 22:01:19 2024] Launched FIFO_synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/FIFO_synth_1/runme.log
export_simulation -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci] -directory E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files -ipstatic_source_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {4} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {4} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/debounce.v] -no_script -reset -force -quiet
remove_files  E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
close [ open E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv w ]
add_files E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
[Sun Oct  6 22:05:00 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Oct  6 22:05:25 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1825.883 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1825.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1825.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.980 ; gain = 961.309
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183715066A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
file mkdir E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1
file mkdir E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new
close [ open E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc w ]
add_files -fileset constrs_1 E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: II_2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3238.457 ; gain = 96.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'II_2' [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:128]
INFO: [Synth 8-6157] synthesizing module 'key' [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:54]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (1#1) [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'key' (2#1) [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:54]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [E:/project/single/Digital_System_Design/II/project_2/.Xil/Vivado-33428-WIN-H8ULN2I4VKL/realtime/FIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (3#1) [E:/project/single/Digital_System_Design/II/project_2/.Xil/Vivado-33428-WIN-H8ULN2I4VKL/realtime/FIFO_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:193]
INFO: [Synth 8-6157] synthesizing module 'BCDDecoder' [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'BCDDecoder' (4#1) [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:79]
WARNING: [Synth 8-6014] Unused sequential element sel_cnt_reg was removed.  [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'II_2' (5#1) [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv:128]
WARNING: [Synth 8-3917] design II_2 has port io_seg_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design II_2 has port io_seg_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design II_2 has port io_seg_sel[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3278.969 ; gain = 137.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3278.969 ; gain = 137.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3278.969 ; gain = 137.422
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.dcp' for cell 'FIFO'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Finished Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
Finished Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3396.441 ; gain = 254.895
19 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
set_property keep_compatible {xc7a15tcpg236 xc7a50tcpg236}  [current_design]
current_design impl_1
startgroup
set_property package_pin "" [get_ports [list  {io_seg_led[6]} {io_seg_led[5]} {io_seg_led[4]} {io_seg_led[3]} {io_seg_led[2]} {io_seg_led[1]} {io_seg_led[0]} {io_seg_sel[2]} {io_seg_sel[1]} {io_seg_sel[0]} reset io_change io_write io_full io_read io_empty clock]]
place_ports

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3396.441 ; gain = 0.000

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3396.441 ; gain = 0.000

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3396.441 ; gain = 0.000

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3396.441 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3396.441 ; gain = 0.000

Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3396.441 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3396.441 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3396.441 ; gain = 0.000
endgroup
set_property is_loc_fixed true [get_ports [list  clock io_full {io_seg_led[1]} {io_seg_led[6]} {io_seg_led[5]} {io_seg_led[4]} {io_seg_led[3]} reset io_change io_read io_empty io_write {io_seg_led[2]} {io_seg_led[0]} {io_seg_sel[2]} {io_seg_sel[1]} {io_seg_sel[0]}]]
current_design rtl_1
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Finished Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'V18' is not a valid site or package pin name. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'io_seg_sel[3]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'io_seg_sel[3]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'io_seg_led[7]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'io_seg_led[7]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:30]
Finished Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/II_2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4419.371 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Finished Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
WARNING: [Vivado 12-584] No ports matched 'io_seg_sel[3]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'io_seg_sel[3]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'io_seg_led[7]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'io_seg_led[7]'. [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc:30]
Finished Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/II_2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4419.371 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_design impl_1
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Oct  6 22:28:40 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
current_design rtl_1
current_design impl_1
save_constraints -force
ERROR: [Common 17-53] User Exception: A file was added to constraint set constrs_1 after the  implementation design was open. Doing "Save Constraints" will overwrite these files. Use "Save Constraints As" to avoid losing any data on disk.
launch_runs impl_1 -jobs 16
[Sun Oct  6 22:29:10 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
current_design rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 22:29:53 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
current_design impl_1
report_power -name {power_2}
Command: report_power -name power_2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power -name {power_3}
Command: report_power -name power_3
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 22:45:58 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 22:45:58 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183715066A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 22:54:42 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 22:54:42 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 22:59:04 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 22:59:04 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:03:37 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:03:37 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:14:05 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:14:05 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1 -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {4} CONFIG.Output_Data_Width {4}] [get_ips fifo_generator_1]
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_1'...
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name FIFO_2 -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {FIFO_2} CONFIG.Input_Data_Width {4} CONFIG.Output_Data_Width {4}] [get_ips FIFO_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'FIFO_2' to 'FIFO_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO_2'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FIFO_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FIFO_2'...
catch { config_ip_cache -export [get_ips -all FIFO_2] }
export_ip_user_files -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci]
launch_runs -jobs 16 FIFO_2_synth_1
[Sun Oct  6 23:17:56 2024] Launched FIFO_2_synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/FIFO_2_synth_1/runme.log
export_simulation -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci] -directory E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files -ipstatic_source_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:19:18 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:19:18 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4419.371 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:25:14 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:25:14 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4419.371 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:27:58 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:27:58 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:30:18 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:30:18 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:33:54 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:33:54 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:38:38 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:38:38 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:42:43 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:42:43 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:48:39 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:48:39 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:53:21 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:53:21 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:55:45 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:55:45 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Oct  6 23:58:02 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Sun Oct  6 23:58:02 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.dcp' for cell 'FIFO'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Finished Parsing XDC File [e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xdc] for cell 'FIFO/U0'
Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
Finished Parsing XDC File [E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4419.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
current_design rtl_1
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
current_design impl_1
report_power -name {power_4}
Command: report_power -name power_4
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_clock_networks -name {network_1}
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
Command: report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_ssn -name ssn_1
INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. clock
    2. io_change
    3. io_read
    4. io_write
    5. reset

INFO: [Coretcl 2-1142] Start SSN Analysis...
report_operating_conditions -grade -return_string
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_2 -ruledecks {default}
Command: report_drc -name drc_2 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
refresh_design
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4483.035 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4483.035 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Oct  7 00:22:46 2024] Launched synth_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/synth_1/runme.log
[Mon Oct  7 00:22:47 2024] Launched impl_1...
Run output will be captured here: E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/runme.log
report_power -name {power_1}
Command: report_power -name power_1
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 01:46:38 2024...
