{
  "module_name": "qcom,gcc-ipq806x.h",
  "hash_id": "3173706cc0650550ea8eba52d1fd19dd314f218bc090389e7a043acab115a18f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-ipq806x.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_GCC_IPQ806X_H\n#define _DT_BINDINGS_CLK_GCC_IPQ806X_H\n\n#define AFAB_CLK_SRC\t\t\t\t0\n#define QDSS_STM_CLK\t\t\t\t1\n#define SCSS_A_CLK\t\t\t\t2\n#define SCSS_H_CLK\t\t\t\t3\n#define AFAB_CORE_CLK\t\t\t\t4\n#define SCSS_XO_SRC_CLK\t\t\t\t5\n#define AFAB_EBI1_CH0_A_CLK\t\t\t6\n#define AFAB_EBI1_CH1_A_CLK\t\t\t7\n#define AFAB_AXI_S0_FCLK\t\t\t8\n#define AFAB_AXI_S1_FCLK\t\t\t9\n#define AFAB_AXI_S2_FCLK\t\t\t10\n#define AFAB_AXI_S3_FCLK\t\t\t11\n#define AFAB_AXI_S4_FCLK\t\t\t12\n#define SFAB_CORE_CLK\t\t\t\t13\n#define SFAB_AXI_S0_FCLK\t\t\t14\n#define SFAB_AXI_S1_FCLK\t\t\t15\n#define SFAB_AXI_S2_FCLK\t\t\t16\n#define SFAB_AXI_S3_FCLK\t\t\t17\n#define SFAB_AXI_S4_FCLK\t\t\t18\n#define SFAB_AXI_S5_FCLK\t\t\t19\n#define SFAB_AHB_S0_FCLK\t\t\t20\n#define SFAB_AHB_S1_FCLK\t\t\t21\n#define SFAB_AHB_S2_FCLK\t\t\t22\n#define SFAB_AHB_S3_FCLK\t\t\t23\n#define SFAB_AHB_S4_FCLK\t\t\t24\n#define SFAB_AHB_S5_FCLK\t\t\t25\n#define SFAB_AHB_S6_FCLK\t\t\t26\n#define SFAB_AHB_S7_FCLK\t\t\t27\n#define QDSS_AT_CLK_SRC\t\t\t\t28\n#define QDSS_AT_CLK\t\t\t\t29\n#define QDSS_TRACECLKIN_CLK_SRC\t\t\t30\n#define QDSS_TRACECLKIN_CLK\t\t\t31\n#define QDSS_TSCTR_CLK_SRC\t\t\t32\n#define QDSS_TSCTR_CLK\t\t\t\t33\n#define SFAB_ADM0_M0_A_CLK\t\t\t34\n#define SFAB_ADM0_M1_A_CLK\t\t\t35\n#define SFAB_ADM0_M2_H_CLK\t\t\t36\n#define ADM0_CLK\t\t\t\t37\n#define ADM0_PBUS_CLK\t\t\t\t38\n#define IMEM0_A_CLK\t\t\t\t39\n#define QDSS_H_CLK\t\t\t\t40\n#define PCIE_A_CLK\t\t\t\t41\n#define PCIE_AUX_CLK\t\t\t\t42\n#define PCIE_H_CLK\t\t\t\t43\n#define PCIE_PHY_CLK\t\t\t\t44\n#define SFAB_CLK_SRC\t\t\t\t45\n#define SFAB_LPASS_Q6_A_CLK\t\t\t46\n#define SFAB_AFAB_M_A_CLK\t\t\t47\n#define AFAB_SFAB_M0_A_CLK\t\t\t48\n#define AFAB_SFAB_M1_A_CLK\t\t\t49\n#define SFAB_SATA_S_H_CLK\t\t\t50\n#define DFAB_CLK_SRC\t\t\t\t51\n#define DFAB_CLK\t\t\t\t52\n#define SFAB_DFAB_M_A_CLK\t\t\t53\n#define DFAB_SFAB_M_A_CLK\t\t\t54\n#define DFAB_SWAY0_H_CLK\t\t\t55\n#define DFAB_SWAY1_H_CLK\t\t\t56\n#define DFAB_ARB0_H_CLK\t\t\t\t57\n#define DFAB_ARB1_H_CLK\t\t\t\t58\n#define PPSS_H_CLK\t\t\t\t59\n#define PPSS_PROC_CLK\t\t\t\t60\n#define PPSS_TIMER0_CLK\t\t\t\t61\n#define PPSS_TIMER1_CLK\t\t\t\t62\n#define PMEM_A_CLK\t\t\t\t63\n#define DMA_BAM_H_CLK\t\t\t\t64\n#define SIC_H_CLK\t\t\t\t65\n#define SPS_TIC_H_CLK\t\t\t\t66\n#define CFPB_2X_CLK_SRC\t\t\t\t67\n#define CFPB_CLK\t\t\t\t68\n#define CFPB0_H_CLK\t\t\t\t69\n#define CFPB1_H_CLK\t\t\t\t70\n#define CFPB2_H_CLK\t\t\t\t71\n#define SFAB_CFPB_M_H_CLK\t\t\t72\n#define CFPB_MASTER_H_CLK\t\t\t73\n#define SFAB_CFPB_S_H_CLK\t\t\t74\n#define CFPB_SPLITTER_H_CLK\t\t\t75\n#define TSIF_H_CLK\t\t\t\t76\n#define TSIF_INACTIVITY_TIMERS_CLK\t\t77\n#define TSIF_REF_SRC\t\t\t\t78\n#define TSIF_REF_CLK\t\t\t\t79\n#define CE1_H_CLK\t\t\t\t80\n#define CE1_CORE_CLK\t\t\t\t81\n#define CE1_SLEEP_CLK\t\t\t\t82\n#define CE2_H_CLK\t\t\t\t83\n#define CE2_CORE_CLK\t\t\t\t84\n#define SFPB_H_CLK_SRC\t\t\t\t85\n#define SFPB_H_CLK\t\t\t\t86\n#define SFAB_SFPB_M_H_CLK\t\t\t87\n#define SFAB_SFPB_S_H_CLK\t\t\t88\n#define RPM_PROC_CLK\t\t\t\t89\n#define RPM_BUS_H_CLK\t\t\t\t90\n#define RPM_SLEEP_CLK\t\t\t\t91\n#define RPM_TIMER_CLK\t\t\t\t92\n#define RPM_MSG_RAM_H_CLK\t\t\t93\n#define PMIC_ARB0_H_CLK\t\t\t\t94\n#define PMIC_ARB1_H_CLK\t\t\t\t95\n#define PMIC_SSBI2_SRC\t\t\t\t96\n#define PMIC_SSBI2_CLK\t\t\t\t97\n#define SDC1_H_CLK\t\t\t\t98\n#define SDC2_H_CLK\t\t\t\t99\n#define SDC3_H_CLK\t\t\t\t100\n#define SDC4_H_CLK\t\t\t\t101\n#define SDC1_SRC\t\t\t\t102\n#define SDC1_CLK\t\t\t\t103\n#define SDC2_SRC\t\t\t\t104\n#define SDC2_CLK\t\t\t\t105\n#define SDC3_SRC\t\t\t\t106\n#define SDC3_CLK\t\t\t\t107\n#define SDC4_SRC\t\t\t\t108\n#define SDC4_CLK\t\t\t\t109\n#define USB_HS1_H_CLK\t\t\t\t110\n#define USB_HS1_XCVR_SRC\t\t\t111\n#define USB_HS1_XCVR_CLK\t\t\t112\n#define USB_HSIC_H_CLK\t\t\t\t113\n#define USB_HSIC_XCVR_SRC\t\t\t114\n#define USB_HSIC_XCVR_CLK\t\t\t115\n#define USB_HSIC_SYSTEM_CLK_SRC\t\t\t116\n#define USB_HSIC_SYSTEM_CLK\t\t\t117\n#define CFPB0_C0_H_CLK\t\t\t\t118\n#define CFPB0_D0_H_CLK\t\t\t\t119\n#define CFPB0_C1_H_CLK\t\t\t\t120\n#define CFPB0_D1_H_CLK\t\t\t\t121\n#define USB_FS1_H_CLK\t\t\t\t122\n#define USB_FS1_XCVR_SRC\t\t\t123\n#define USB_FS1_XCVR_CLK\t\t\t124\n#define USB_FS1_SYSTEM_CLK\t\t\t125\n#define GSBI_COMMON_SIM_SRC\t\t\t126\n#define GSBI1_H_CLK\t\t\t\t127\n#define GSBI2_H_CLK\t\t\t\t128\n#define GSBI3_H_CLK\t\t\t\t129\n#define GSBI4_H_CLK\t\t\t\t130\n#define GSBI5_H_CLK\t\t\t\t131\n#define GSBI6_H_CLK\t\t\t\t132\n#define GSBI7_H_CLK\t\t\t\t133\n#define GSBI1_QUP_SRC\t\t\t\t134\n#define GSBI1_QUP_CLK\t\t\t\t135\n#define GSBI2_QUP_SRC\t\t\t\t136\n#define GSBI2_QUP_CLK\t\t\t\t137\n#define GSBI3_QUP_SRC\t\t\t\t138\n#define GSBI3_QUP_CLK\t\t\t\t139\n#define GSBI4_QUP_SRC\t\t\t\t140\n#define GSBI4_QUP_CLK\t\t\t\t141\n#define GSBI5_QUP_SRC\t\t\t\t142\n#define GSBI5_QUP_CLK\t\t\t\t143\n#define GSBI6_QUP_SRC\t\t\t\t144\n#define GSBI6_QUP_CLK\t\t\t\t145\n#define GSBI7_QUP_SRC\t\t\t\t146\n#define GSBI7_QUP_CLK\t\t\t\t147\n#define GSBI1_UART_SRC\t\t\t\t148\n#define GSBI1_UART_CLK\t\t\t\t149\n#define GSBI2_UART_SRC\t\t\t\t150\n#define GSBI2_UART_CLK\t\t\t\t151\n#define GSBI3_UART_SRC\t\t\t\t152\n#define GSBI3_UART_CLK\t\t\t\t153\n#define GSBI4_UART_SRC\t\t\t\t154\n#define GSBI4_UART_CLK\t\t\t\t155\n#define GSBI5_UART_SRC\t\t\t\t156\n#define GSBI5_UART_CLK\t\t\t\t157\n#define GSBI6_UART_SRC\t\t\t\t158\n#define GSBI6_UART_CLK\t\t\t\t159\n#define GSBI7_UART_SRC\t\t\t\t160\n#define GSBI7_UART_CLK\t\t\t\t161\n#define GSBI1_SIM_CLK\t\t\t\t162\n#define GSBI2_SIM_CLK\t\t\t\t163\n#define GSBI3_SIM_CLK\t\t\t\t164\n#define GSBI4_SIM_CLK\t\t\t\t165\n#define GSBI5_SIM_CLK\t\t\t\t166\n#define GSBI6_SIM_CLK\t\t\t\t167\n#define GSBI7_SIM_CLK\t\t\t\t168\n#define USB_HSIC_HSIC_CLK_SRC\t\t\t169\n#define USB_HSIC_HSIC_CLK\t\t\t170\n#define USB_HSIC_HSIO_CAL_CLK\t\t\t171\n#define SPDM_CFG_H_CLK\t\t\t\t172\n#define SPDM_MSTR_H_CLK\t\t\t\t173\n#define SPDM_FF_CLK_SRC\t\t\t\t174\n#define SPDM_FF_CLK\t\t\t\t175\n#define SEC_CTRL_CLK\t\t\t\t176\n#define SEC_CTRL_ACC_CLK_SRC\t\t\t177\n#define SEC_CTRL_ACC_CLK\t\t\t178\n#define TLMM_H_CLK\t\t\t\t179\n#define TLMM_CLK\t\t\t\t180\n#define SATA_H_CLK\t\t\t\t181\n#define SATA_CLK_SRC\t\t\t\t182\n#define SATA_RXOOB_CLK\t\t\t\t183\n#define SATA_PMALIVE_CLK\t\t\t184\n#define SATA_PHY_REF_CLK\t\t\t185\n#define SATA_A_CLK\t\t\t\t186\n#define SATA_PHY_CFG_CLK\t\t\t187\n#define TSSC_CLK_SRC\t\t\t\t188\n#define TSSC_CLK\t\t\t\t189\n#define PDM_SRC\t\t\t\t\t190\n#define PDM_CLK\t\t\t\t\t191\n#define GP0_SRC\t\t\t\t\t192\n#define GP0_CLK\t\t\t\t\t193\n#define GP1_SRC\t\t\t\t\t194\n#define GP1_CLK\t\t\t\t\t195\n#define GP2_SRC\t\t\t\t\t196\n#define GP2_CLK\t\t\t\t\t197\n#define MPM_CLK\t\t\t\t\t198\n#define EBI1_CLK_SRC\t\t\t\t199\n#define EBI1_CH0_CLK\t\t\t\t200\n#define EBI1_CH1_CLK\t\t\t\t201\n#define EBI1_2X_CLK\t\t\t\t202\n#define EBI1_CH0_DQ_CLK\t\t\t\t203\n#define EBI1_CH1_DQ_CLK\t\t\t\t204\n#define EBI1_CH0_CA_CLK\t\t\t\t205\n#define EBI1_CH1_CA_CLK\t\t\t\t206\n#define EBI1_XO_CLK\t\t\t\t207\n#define SFAB_SMPSS_S_H_CLK\t\t\t208\n#define PRNG_SRC\t\t\t\t209\n#define PRNG_CLK\t\t\t\t210\n#define PXO_SRC\t\t\t\t\t211\n#define SPDM_CY_PORT0_CLK\t\t\t212\n#define SPDM_CY_PORT1_CLK\t\t\t213\n#define SPDM_CY_PORT2_CLK\t\t\t214\n#define SPDM_CY_PORT3_CLK\t\t\t215\n#define SPDM_CY_PORT4_CLK\t\t\t216\n#define SPDM_CY_PORT5_CLK\t\t\t217\n#define SPDM_CY_PORT6_CLK\t\t\t218\n#define SPDM_CY_PORT7_CLK\t\t\t219\n#define PLL0\t\t\t\t\t220\n#define PLL0_VOTE\t\t\t\t221\n#define PLL3\t\t\t\t\t222\n#define PLL3_VOTE\t\t\t\t223\n#define PLL4_VOTE\t\t\t\t225\n#define PLL8\t\t\t\t\t226\n#define PLL8_VOTE\t\t\t\t227\n#define PLL9\t\t\t\t\t228\n#define PLL10\t\t\t\t\t229\n#define PLL11\t\t\t\t\t230\n#define PLL12\t\t\t\t\t231\n#define PLL14\t\t\t\t\t232\n#define PLL14_VOTE\t\t\t\t233\n#define PLL18\t\t\t\t\t234\n#define CE5_A_CLK\t\t\t\t235\n#define CE5_H_CLK\t\t\t\t236\n#define CE5_CORE_CLK\t\t\t\t237\n#define CE3_SLEEP_CLK\t\t\t\t238\n#define SFAB_AHB_S8_FCLK\t\t\t239\n#define SPDM_CY_PORT8_CLK\t\t\t246\n#define PCIE_ALT_REF_SRC\t\t\t247\n#define PCIE_ALT_REF_CLK\t\t\t248\n#define PCIE_1_A_CLK\t\t\t\t249\n#define PCIE_1_AUX_CLK\t\t\t\t250\n#define PCIE_1_H_CLK\t\t\t\t251\n#define PCIE_1_PHY_CLK\t\t\t\t252\n#define PCIE_1_ALT_REF_SRC\t\t\t253\n#define PCIE_1_ALT_REF_CLK\t\t\t254\n#define PCIE_2_A_CLK\t\t\t\t255\n#define PCIE_2_AUX_CLK\t\t\t\t256\n#define PCIE_2_H_CLK\t\t\t\t257\n#define PCIE_2_PHY_CLK\t\t\t\t258\n#define PCIE_2_ALT_REF_SRC\t\t\t259\n#define PCIE_2_ALT_REF_CLK\t\t\t260\n#define EBI2_CLK\t\t\t\t261\n#define USB30_SLEEP_CLK\t\t\t\t262\n#define USB30_UTMI_SRC\t\t\t\t263\n#define USB30_0_UTMI_CLK\t\t\t264\n#define USB30_1_UTMI_CLK\t\t\t265\n#define USB30_MASTER_SRC\t\t\t266\n#define USB30_0_MASTER_CLK\t\t\t267\n#define USB30_1_MASTER_CLK\t\t\t268\n#define GMAC_CORE1_CLK_SRC\t\t\t269\n#define GMAC_CORE2_CLK_SRC\t\t\t270\n#define GMAC_CORE3_CLK_SRC\t\t\t271\n#define GMAC_CORE4_CLK_SRC\t\t\t272\n#define GMAC_CORE1_CLK\t\t\t\t273\n#define GMAC_CORE2_CLK\t\t\t\t274\n#define GMAC_CORE3_CLK\t\t\t\t275\n#define GMAC_CORE4_CLK\t\t\t\t276\n#define UBI32_CORE1_CLK_SRC\t\t\t277\n#define UBI32_CORE2_CLK_SRC\t\t\t278\n#define UBI32_CORE1_CLK\t\t\t\t279\n#define UBI32_CORE2_CLK\t\t\t\t280\n#define EBI2_AON_CLK\t\t\t\t281\n#define NSSTCM_CLK_SRC\t\t\t\t282\n#define NSSTCM_CLK\t\t\t\t283\n#define CE5_A_CLK_SRC\t\t\t\t285\n#define CE5_H_CLK_SRC\t\t\t\t286\n#define CE5_CORE_CLK_SRC\t\t\t287\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}