
XIP_FSBL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34180400  34180400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e9d0  3418074c  3418074c  0000074c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  3418f11c  3418f11c  0000f11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  3418f160  3418f160  000101a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  3418f160  3418f160  000101a0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  3418f160  3418f160  000101a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  3418f160  3418f160  0000f160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  3418f164  3418f164  0000f164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  341c0000  3418f168  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .noncacheable 00000000  341c0010  341c0010  000101a0  2**0
                  CONTENTS
 10 .gnu.sgstubs  00000020  3418f180  3418f180  00010180  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          000002bc  341c0010  341c0010  00011010  2**2
                  ALLOC
 12 ._user_heap_stack 00000a04  341c02cc  341c02cc  00011010  2**0
                  ALLOC
 13 .ARM.attributes 0000003a  00000000  00000000  000101a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001dd3c  00000000  00000000  000101da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002c19  00000000  00000000  0002df16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000017f8  00000000  00000000  00030b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001232  00000000  00000000  00032328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000505c3  00000000  00000000  0003355a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001715d  00000000  00000000  00083b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001fee2b  00000000  00000000  0009ac7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00299aa5  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006338  00000000  00000000  00299ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000043  00000000  00000000  0029fe20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

3418074c <__do_global_dtors_aux>:
3418074c:	b510      	push	{r4, lr}
3418074e:	4c05      	ldr	r4, [pc, #20]	@ (34180764 <__do_global_dtors_aux+0x18>)
34180750:	7823      	ldrb	r3, [r4, #0]
34180752:	b933      	cbnz	r3, 34180762 <__do_global_dtors_aux+0x16>
34180754:	4b04      	ldr	r3, [pc, #16]	@ (34180768 <__do_global_dtors_aux+0x1c>)
34180756:	b113      	cbz	r3, 3418075e <__do_global_dtors_aux+0x12>
34180758:	4804      	ldr	r0, [pc, #16]	@ (3418076c <__do_global_dtors_aux+0x20>)
3418075a:	f3af 8000 	nop.w
3418075e:	2301      	movs	r3, #1
34180760:	7023      	strb	r3, [r4, #0]
34180762:	bd10      	pop	{r4, pc}
34180764:	341c0010 	.word	0x341c0010
34180768:	00000000 	.word	0x00000000
3418076c:	3418f104 	.word	0x3418f104

34180770 <frame_dummy>:
34180770:	b508      	push	{r3, lr}
34180772:	4b03      	ldr	r3, [pc, #12]	@ (34180780 <frame_dummy+0x10>)
34180774:	b11b      	cbz	r3, 3418077e <frame_dummy+0xe>
34180776:	4903      	ldr	r1, [pc, #12]	@ (34180784 <frame_dummy+0x14>)
34180778:	4803      	ldr	r0, [pc, #12]	@ (34180788 <frame_dummy+0x18>)
3418077a:	f3af 8000 	nop.w
3418077e:	bd08      	pop	{r3, pc}
34180780:	00000000 	.word	0x00000000
34180784:	341c0014 	.word	0x341c0014
34180788:	3418f104 	.word	0x3418f104

3418078c <MX_EXTMEM_MANAGER_Init>:
/**
  * Init External memory manager
  * @retval None
  */
void MX_EXTMEM_MANAGER_Init(void)
{
3418078c:	b580      	push	{r7, lr}
3418078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_EXTMEM_Init_PreTreatment */

  /* USER CODE END MX_EXTMEM_Init_PreTreatment */

  /* Initialization of the memory parameters */
  memset(extmem_list_config, 0x0, sizeof(extmem_list_config));
34180790:	22ac      	movs	r2, #172	@ 0xac
34180792:	2100      	movs	r1, #0
34180794:	480c      	ldr	r0, [pc, #48]	@ (341807c8 <MX_EXTMEM_MANAGER_Init+0x3c>)
34180796:	f00e fc7b 	bl	3418f090 <memset>

  /* EXTMEMORY_1 */
  extmem_list_config[0].MemType = EXTMEM_NOR_SFDP;
3418079a:	4b0b      	ldr	r3, [pc, #44]	@ (341807c8 <MX_EXTMEM_MANAGER_Init+0x3c>)
3418079c:	2200      	movs	r2, #0
3418079e:	701a      	strb	r2, [r3, #0]
  extmem_list_config[0].Handle = (void*)&hxspi2;
341807a0:	4b09      	ldr	r3, [pc, #36]	@ (341807c8 <MX_EXTMEM_MANAGER_Init+0x3c>)
341807a2:	4a0a      	ldr	r2, [pc, #40]	@ (341807cc <MX_EXTMEM_MANAGER_Init+0x40>)
341807a4:	605a      	str	r2, [r3, #4]
  extmem_list_config[0].ConfigType = EXTMEM_LINK_CONFIG_4LINES;
341807a6:	4b08      	ldr	r3, [pc, #32]	@ (341807c8 <MX_EXTMEM_MANAGER_Init+0x3c>)
341807a8:	2202      	movs	r2, #2
341807aa:	721a      	strb	r2, [r3, #8]

  EXTMEM_Init(EXTMEMORY_1, HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI2));
341807ac:	f04f 0000 	mov.w	r0, #0
341807b0:	f44f 0100 	mov.w	r1, #8388608	@ 0x800000
341807b4:	f006 fbe6 	bl	34186f84 <HAL_RCCEx_GetPeriphCLKFreq>
341807b8:	4603      	mov	r3, r0
341807ba:	4619      	mov	r1, r3
341807bc:	2000      	movs	r0, #0
341807be:	f00b fe47 	bl	3418c450 <EXTMEM_Init>

  /* USER CODE BEGIN MX_EXTMEM_Init_PostTreatment */

  /* USER CODE END MX_EXTMEM_Init_PostTreatment */
}
341807c2:	bf00      	nop
341807c4:	bd80      	pop	{r7, pc}
341807c6:	bf00      	nop
341807c8:	341c0098 	.word	0x341c0098
341807cc:	341c002c 	.word	0x341c002c

341807d0 <LL_AHB4_GRP1_EnableClock>:
  *         @arg @ref LL_AHB4_GRP1_PERIPH_PWR
  *         @arg @ref LL_AHB4_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
341807d0:	b480      	push	{r7}
341807d2:	b085      	sub	sp, #20
341807d4:	af00      	add	r7, sp, #0
341807d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB4ENSR, Periphs);
341807d8:	4a07      	ldr	r2, [pc, #28]	@ (341807f8 <LL_AHB4_GRP1_EnableClock+0x28>)
341807da:	687b      	ldr	r3, [r7, #4]
341807dc:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB4ENR);
341807e0:	4b05      	ldr	r3, [pc, #20]	@ (341807f8 <LL_AHB4_GRP1_EnableClock+0x28>)
341807e2:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
341807e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
341807e8:	68fb      	ldr	r3, [r7, #12]
}
341807ea:	bf00      	nop
341807ec:	3714      	adds	r7, #20
341807ee:	46bd      	mov	sp, r7
341807f0:	f85d 7b04 	ldr.w	r7, [sp], #4
341807f4:	4770      	bx	lr
341807f6:	bf00      	nop
341807f8:	56028000 	.word	0x56028000

341807fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
341807fc:	b580      	push	{r7, lr}
341807fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
34180800:	f000 fced 	bl	341811de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
34180804:	f000 f810 	bl	34180828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
34180808:	f000 f904 	bl	34180a14 <MX_GPIO_Init>
  MX_XSPI2_Init();
3418080c:	f000 f8a6 	bl	3418095c <MX_XSPI2_Init>
  MX_EXTMEM_MANAGER_Init();
34180810:	f7ff ffbc 	bl	3418078c <MX_EXTMEM_MANAGER_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Launch the application */
  if (BOOT_OK != BOOT_Application())
34180814:	f00b fd28 	bl	3418c268 <BOOT_Application>
34180818:	4603      	mov	r3, r0
3418081a:	2b00      	cmp	r3, #0
3418081c:	d002      	beq.n	34180824 <main+0x28>
  {
    Error_Handler();
3418081e:	f000 f901 	bl	34180a24 <Error_Handler>
  }
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
34180822:	bf00      	nop
34180824:	bf00      	nop
34180826:	e7fd      	b.n	34180824 <main+0x28>

34180828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
34180828:	b580      	push	{r7, lr}
3418082a:	b0b6      	sub	sp, #216	@ 0xd8
3418082c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
3418082e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180832:	2298      	movs	r2, #152	@ 0x98
34180834:	2100      	movs	r1, #0
34180836:	4618      	mov	r0, r3
34180838:	f00e fc2a 	bl	3418f090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
3418083c:	463b      	mov	r3, r7
3418083e:	2240      	movs	r2, #64	@ 0x40
34180840:	2100      	movs	r1, #0
34180842:	4618      	mov	r0, r3
34180844:	f00e fc24 	bl	3418f090 <memset>

  /** Configure the System Power Supply
  */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
34180848:	2004      	movs	r0, #4
3418084a:	f001 f87b 	bl	34181944 <HAL_PWREx_ConfigSupply>
3418084e:	4603      	mov	r3, r0
34180850:	2b00      	cmp	r3, #0
34180852:	d001      	beq.n	34180858 <SystemClock_Config+0x30>
  {
    Error_Handler();
34180854:	f000 f8e6 	bl	34180a24 <Error_Handler>
  }

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
34180858:	2000      	movs	r0, #0
3418085a:	f001 f89b 	bl	34181994 <HAL_PWREx_ControlVoltageScaling>
3418085e:	4603      	mov	r3, r0
34180860:	2b00      	cmp	r3, #0
34180862:	d001      	beq.n	34180868 <SystemClock_Config+0x40>
  {
    Error_Handler();
34180864:	f000 f8de 	bl	34180a24 <Error_Handler>
  }

  /* Enable HSI */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
34180868:	2302      	movs	r3, #2
3418086a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
3418086c:	2308      	movs	r3, #8
3418086e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
34180870:	2300      	movs	r3, #0
34180872:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
34180874:	2300      	movs	r3, #0
34180876:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_NONE;
34180878:	2300      	movs	r3, #0
3418087a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
3418087c:	2300      	movs	r3, #0
3418087e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
34180882:	2300      	movs	r3, #0
34180884:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180888:	2300      	movs	r3, #0
3418088a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
3418088e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180892:	4618      	mov	r0, r3
34180894:	f001 fb22 	bl	34181edc <HAL_RCC_OscConfig>
34180898:	4603      	mov	r3, r0
3418089a:	2b00      	cmp	r3, #0
3418089c:	d001      	beq.n	341808a2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
3418089e:	f000 f8c1 	bl	34180a24 <Error_Handler>
  }

  /** Get current CPU/System buses clocks configuration and if necessary switch
 to intermediate HSI clock to ensure target clock can be set
  */
  HAL_RCC_GetClockConfig(&RCC_ClkInitStruct);
341808a2:	463b      	mov	r3, r7
341808a4:	4618      	mov	r0, r3
341808a6:	f002 f98d 	bl	34182bc4 <HAL_RCC_GetClockConfig>
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
341808aa:	687b      	ldr	r3, [r7, #4]
341808ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341808b0:	d003      	beq.n	341808ba <SystemClock_Config+0x92>
     (RCC_ClkInitStruct.SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11))
341808b2:	68bb      	ldr	r3, [r7, #8]
  if ((RCC_ClkInitStruct.CPUCLKSource == RCC_CPUCLKSOURCE_IC1) ||
341808b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
341808b8:	d10e      	bne.n	341808d8 <SystemClock_Config+0xb0>
  {
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK);
341808ba:	2303      	movs	r3, #3
341808bc:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
341808be:	2300      	movs	r3, #0
341808c0:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
341808c2:	2300      	movs	r3, #0
341808c4:	60bb      	str	r3, [r7, #8]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
341808c6:	463b      	mov	r3, r7
341808c8:	4618      	mov	r0, r3
341808ca:	f001 fee7 	bl	3418269c <HAL_RCC_ClockConfig>
341808ce:	4603      	mov	r3, r0
341808d0:	2b00      	cmp	r3, #0
341808d2:	d001      	beq.n	341808d8 <SystemClock_Config+0xb0>
    {
      /* Initialization Error */
      Error_Handler();
341808d4:	f000 f8a6 	bl	34180a24 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
341808d8:	2300      	movs	r3, #0
341808da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
341808dc:	2302      	movs	r3, #2
341808de:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
341808e0:	2300      	movs	r3, #0
341808e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL1.PLLM = 1;
341808e4:	2301      	movs	r3, #1
341808e6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL1.PLLN = 25;
341808e8:	2319      	movs	r3, #25
341808ea:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
341808ec:	2300      	movs	r3, #0
341808ee:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
341808f0:	2301      	movs	r3, #1
341808f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
341808f4:	2301      	movs	r3, #1
341808f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_NONE;
341808fa:	2300      	movs	r3, #0
341808fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
34180900:	2300      	movs	r3, #0
34180902:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_NONE;
34180906:	2300      	movs	r3, #0
34180908:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
3418090c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
34180910:	4618      	mov	r0, r3
34180912:	f001 fae3 	bl	34181edc <HAL_RCC_OscConfig>
34180916:	4603      	mov	r3, r0
34180918:	2b00      	cmp	r3, #0
3418091a:	d001      	beq.n	34180920 <SystemClock_Config+0xf8>
  {
    Error_Handler();
3418091c:	f000 f882 	bl	34180a24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_CPUCLK|RCC_CLOCKTYPE_HCLK
34180920:	237f      	movs	r3, #127	@ 0x7f
34180922:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2|RCC_CLOCKTYPE_PCLK5
                              |RCC_CLOCKTYPE_PCLK4;
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_HSI;
34180924:	2300      	movs	r3, #0
34180926:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
34180928:	2300      	movs	r3, #0
3418092a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
3418092c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
34180930:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34180932:	2300      	movs	r3, #0
34180934:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
34180936:	2300      	movs	r3, #0
34180938:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
3418093a:	2300      	movs	r3, #0
3418093c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
3418093e:	2300      	movs	r3, #0
34180940:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
34180942:	463b      	mov	r3, r7
34180944:	4618      	mov	r0, r3
34180946:	f001 fea9 	bl	3418269c <HAL_RCC_ClockConfig>
3418094a:	4603      	mov	r3, r0
3418094c:	2b00      	cmp	r3, #0
3418094e:	d001      	beq.n	34180954 <SystemClock_Config+0x12c>
  {
    Error_Handler();
34180950:	f000 f868 	bl	34180a24 <Error_Handler>
  }
}
34180954:	bf00      	nop
34180956:	37d8      	adds	r7, #216	@ 0xd8
34180958:	46bd      	mov	sp, r7
3418095a:	bd80      	pop	{r7, pc}

3418095c <MX_XSPI2_Init>:
  * @brief XSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI2_Init(void)
{
3418095c:	b580      	push	{r7, lr}
3418095e:	b084      	sub	sp, #16
34180960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI2_Init 0 */

  /* USER CODE END XSPI2_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
34180962:	1d3b      	adds	r3, r7, #4
34180964:	2200      	movs	r2, #0
34180966:	601a      	str	r2, [r3, #0]
34180968:	605a      	str	r2, [r3, #4]
3418096a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI2_Init 1 */

  /* USER CODE END XSPI2_Init 1 */
  /* XSPI2 parameter configuration*/
  hxspi2.Instance = XSPI2;
3418096c:	4b27      	ldr	r3, [pc, #156]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
3418096e:	4a28      	ldr	r2, [pc, #160]	@ (34180a10 <MX_XSPI2_Init+0xb4>)
34180970:	601a      	str	r2, [r3, #0]
  hxspi2.Init.FifoThresholdByte = 4;
34180972:	4b26      	ldr	r3, [pc, #152]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
34180974:	2204      	movs	r2, #4
34180976:	605a      	str	r2, [r3, #4]
  hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
34180978:	4b24      	ldr	r3, [pc, #144]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
3418097a:	2200      	movs	r2, #0
3418097c:	609a      	str	r2, [r3, #8]
  hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
3418097e:	4b23      	ldr	r3, [pc, #140]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
34180980:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34180984:	60da      	str	r2, [r3, #12]
  hxspi2.Init.MemorySize = HAL_XSPI_SIZE_64MB;
34180986:	4b21      	ldr	r3, [pc, #132]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
34180988:	2216      	movs	r2, #22
3418098a:	611a      	str	r2, [r3, #16]
  hxspi2.Init.ChipSelectHighTimeCycle = 1;
3418098c:	4b1f      	ldr	r3, [pc, #124]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
3418098e:	2201      	movs	r2, #1
34180990:	615a      	str	r2, [r3, #20]
  hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
34180992:	4b1e      	ldr	r3, [pc, #120]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
34180994:	2200      	movs	r2, #0
34180996:	619a      	str	r2, [r3, #24]
  hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
34180998:	4b1c      	ldr	r3, [pc, #112]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
3418099a:	2200      	movs	r2, #0
3418099c:	61da      	str	r2, [r3, #28]
  hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
3418099e:	4b1b      	ldr	r3, [pc, #108]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809a0:	2200      	movs	r2, #0
341809a2:	621a      	str	r2, [r3, #32]
  hxspi2.Init.ClockPrescaler = 0;
341809a4:	4b19      	ldr	r3, [pc, #100]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809a6:	2200      	movs	r2, #0
341809a8:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
341809aa:	4b18      	ldr	r3, [pc, #96]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809ac:	2200      	movs	r2, #0
341809ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
341809b0:	4b16      	ldr	r3, [pc, #88]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
341809b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
341809b8:	4b14      	ldr	r3, [pc, #80]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809ba:	2200      	movs	r2, #0
341809bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi2.Init.MaxTran = 0;
341809be:	4b13      	ldr	r3, [pc, #76]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809c0:	2200      	movs	r2, #0
341809c2:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi2.Init.Refresh = 0;
341809c4:	4b11      	ldr	r3, [pc, #68]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809c6:	2200      	movs	r2, #0
341809c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
341809ca:	4b10      	ldr	r3, [pc, #64]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809cc:	2200      	movs	r2, #0
341809ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
341809d0:	480e      	ldr	r0, [pc, #56]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809d2:	f00a fcb7 	bl	3418b344 <HAL_XSPI_Init>
341809d6:	4603      	mov	r3, r0
341809d8:	2b00      	cmp	r3, #0
341809da:	d001      	beq.n	341809e0 <MX_XSPI2_Init+0x84>
  {
    Error_Handler();
341809dc:	f000 f822 	bl	34180a24 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
341809e0:	2310      	movs	r3, #16
341809e2:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
341809e4:	2301      	movs	r3, #1
341809e6:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
341809e8:	2301      	movs	r3, #1
341809ea:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
341809ec:	1d3b      	adds	r3, r7, #4
341809ee:	f241 3288 	movw	r2, #5000	@ 0x1388
341809f2:	4619      	mov	r1, r3
341809f4:	4805      	ldr	r0, [pc, #20]	@ (34180a0c <MX_XSPI2_Init+0xb0>)
341809f6:	f00b f8e7 	bl	3418bbc8 <HAL_XSPIM_Config>
341809fa:	4603      	mov	r3, r0
341809fc:	2b00      	cmp	r3, #0
341809fe:	d001      	beq.n	34180a04 <MX_XSPI2_Init+0xa8>
  {
    Error_Handler();
34180a00:	f000 f810 	bl	34180a24 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI2_Init 2 */

  /* USER CODE END XSPI2_Init 2 */

}
34180a04:	bf00      	nop
34180a06:	3710      	adds	r7, #16
34180a08:	46bd      	mov	sp, r7
34180a0a:	bd80      	pop	{r7, pc}
34180a0c:	341c002c 	.word	0x341c002c
34180a10:	5802a000 	.word	0x5802a000

34180a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
34180a14:	b580      	push	{r7, lr}
34180a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPION_CLK_ENABLE();
34180a18:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180a1c:	f7ff fed8 	bl	341807d0 <LL_AHB4_GRP1_EnableClock>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
34180a20:	bf00      	nop
34180a22:	bd80      	pop	{r7, pc}

34180a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
34180a24:	b480      	push	{r7}
34180a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
34180a28:	b672      	cpsid	i
}
34180a2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
34180a2c:	bf00      	nop
34180a2e:	e7fd      	b.n	34180a2c <Error_Handler+0x8>

34180a30 <LL_AHB4_GRP1_EnableClock>:
{
34180a30:	b480      	push	{r7}
34180a32:	b085      	sub	sp, #20
34180a34:	af00      	add	r7, sp, #0
34180a36:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34180a38:	4a07      	ldr	r2, [pc, #28]	@ (34180a58 <LL_AHB4_GRP1_EnableClock+0x28>)
34180a3a:	687b      	ldr	r3, [r7, #4]
34180a3c:	f8c2 3a5c 	str.w	r3, [r2, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34180a40:	4b05      	ldr	r3, [pc, #20]	@ (34180a58 <LL_AHB4_GRP1_EnableClock+0x28>)
34180a42:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34180a46:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180a48:	68fb      	ldr	r3, [r7, #12]
}
34180a4a:	bf00      	nop
34180a4c:	3714      	adds	r7, #20
34180a4e:	46bd      	mov	sp, r7
34180a50:	f85d 7b04 	ldr.w	r7, [sp], #4
34180a54:	4770      	bx	lr
34180a56:	bf00      	nop
34180a58:	56028000 	.word	0x56028000

34180a5c <LL_AHB5_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClock(uint32_t Periphs)
{
34180a5c:	b480      	push	{r7}
34180a5e:	b085      	sub	sp, #20
34180a60:	af00      	add	r7, sp, #0
34180a62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5ENSR, Periphs);
34180a64:	4a07      	ldr	r2, [pc, #28]	@ (34180a84 <LL_AHB5_GRP1_EnableClock+0x28>)
34180a66:	687b      	ldr	r3, [r7, #4]
34180a68:	f8c2 3a60 	str.w	r3, [r2, #2656]	@ 0xa60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5ENR);
34180a6c:	4b05      	ldr	r3, [pc, #20]	@ (34180a84 <LL_AHB5_GRP1_EnableClock+0x28>)
34180a6e:	f8d3 3260 	ldr.w	r3, [r3, #608]	@ 0x260
34180a72:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
34180a74:	68fb      	ldr	r3, [r7, #12]
}
34180a76:	bf00      	nop
34180a78:	3714      	adds	r7, #20
34180a7a:	46bd      	mov	sp, r7
34180a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
34180a80:	4770      	bx	lr
34180a82:	bf00      	nop
34180a84:	56028000 	.word	0x56028000

34180a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
34180a88:	b580      	push	{r7, lr}
34180a8a:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  HAL_PWREx_EnableVddIO3();
34180a8c:	f000 ffaa 	bl	341819e4 <HAL_PWREx_EnableVddIO3>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
34180a90:	bf00      	nop
34180a92:	bd80      	pop	{r7, pc}

34180a94 <HAL_XSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hxspi: XSPI handle pointer
  * @retval None
  */
void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
{
34180a94:	b580      	push	{r7, lr}
34180a96:	b0ec      	sub	sp, #432	@ 0x1b0
34180a98:	af00      	add	r7, sp, #0
34180a9a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180a9e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180aa2:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
34180aa4:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180aa8:	2200      	movs	r2, #0
34180aaa:	601a      	str	r2, [r3, #0]
34180aac:	605a      	str	r2, [r3, #4]
34180aae:	609a      	str	r2, [r3, #8]
34180ab0:	60da      	str	r2, [r3, #12]
34180ab2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
34180ab4:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180ab8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180abc:	4618      	mov	r0, r3
34180abe:	f44f 73c8 	mov.w	r3, #400	@ 0x190
34180ac2:	461a      	mov	r2, r3
34180ac4:	2100      	movs	r1, #0
34180ac6:	f00e fae3 	bl	3418f090 <memset>
  if(hxspi->Instance==XSPI2)
34180aca:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180ace:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
34180ad2:	681b      	ldr	r3, [r3, #0]
34180ad4:	681b      	ldr	r3, [r3, #0]
34180ad6:	4a28      	ldr	r2, [pc, #160]	@ (34180b78 <HAL_XSPI_MspInit+0xe4>)
34180ad8:	4293      	cmp	r3, r2
34180ada:	d147      	bne.n	34180b6c <HAL_XSPI_MspInit+0xd8>

    /* USER CODE END XSPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
34180adc:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180ae0:	f5a3 71d4 	sub.w	r1, r3, #424	@ 0x1a8
34180ae4:	f04f 0200 	mov.w	r2, #0
34180ae8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
34180aec:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_IC3;
34180af0:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180af4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180af8:	4a20      	ldr	r2, [pc, #128]	@ (34180b7c <HAL_XSPI_MspInit+0xe8>)
34180afa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    PeriphClkInitStruct.ICSelection[RCC_IC3].ClockSelection = RCC_ICCLKSOURCE_PLL1;
34180afe:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180b02:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180b06:	2200      	movs	r2, #0
34180b08:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.ICSelection[RCC_IC3].ClockDivider = 16;
34180b0a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
34180b0e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
34180b12:	2210      	movs	r2, #16
34180b14:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
34180b16:	f107 0308 	add.w	r3, r7, #8
34180b1a:	4618      	mov	r0, r3
34180b1c:	f003 ff4e 	bl	341849bc <HAL_RCCEx_PeriphCLKConfig>
34180b20:	4603      	mov	r3, r0
34180b22:	2b00      	cmp	r3, #0
34180b24:	d001      	beq.n	34180b2a <HAL_XSPI_MspInit+0x96>
    {
      Error_Handler();
34180b26:	f7ff ff7d 	bl	34180a24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_XSPIM_CLK_ENABLE();
34180b2a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180b2e:	f7ff ff95 	bl	34180a5c <LL_AHB5_GRP1_EnableClock>
    __HAL_RCC_XSPI2_CLK_ENABLE();
34180b32:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
34180b36:	f7ff ff91 	bl	34180a5c <LL_AHB5_GRP1_EnableClock>

    __HAL_RCC_GPION_CLK_ENABLE();
34180b3a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
34180b3e:	f7ff ff77 	bl	34180a30 <LL_AHB4_GRP1_EnableClock>
    PN2     ------> XSPIM_P2_IO0
    PN5     ------> XSPIM_P2_IO3
    PN6     ------> XSPIM_P2_CLK
    PN4     ------> XSPIM_P2_IO2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_5
34180b42:	237e      	movs	r3, #126	@ 0x7e
34180b44:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
                          |GPIO_PIN_6|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
34180b48:	2302      	movs	r3, #2
34180b4a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
34180b4e:	2300      	movs	r3, #0
34180b50:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34180b54:	2303      	movs	r3, #3
34180b56:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P2;
34180b5a:	2309      	movs	r3, #9
34180b5c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
    HAL_GPIO_Init(GPION, &GPIO_InitStruct);
34180b60:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
34180b64:	4619      	mov	r1, r3
34180b66:	4806      	ldr	r0, [pc, #24]	@ (34180b80 <HAL_XSPI_MspInit+0xec>)
34180b68:	f000 fd3a 	bl	341815e0 <HAL_GPIO_Init>

    /* USER CODE END XSPI2_MspInit 1 */

  }

}
34180b6c:	bf00      	nop
34180b6e:	f507 77d8 	add.w	r7, r7, #432	@ 0x1b0
34180b72:	46bd      	mov	sp, r7
34180b74:	bd80      	pop	{r7, pc}
34180b76:	bf00      	nop
34180b78:	5802a000 	.word	0x5802a000
34180b7c:	03020414 	.word	0x03020414
34180b80:	56023400 	.word	0x56023400

34180b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
34180b84:	b480      	push	{r7}
34180b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
34180b88:	bf00      	nop
34180b8a:	e7fd      	b.n	34180b88 <NMI_Handler+0x4>

34180b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
34180b8c:	b480      	push	{r7}
34180b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
34180b90:	bf00      	nop
34180b92:	e7fd      	b.n	34180b90 <HardFault_Handler+0x4>

34180b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
34180b94:	b480      	push	{r7}
34180b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
34180b98:	bf00      	nop
34180b9a:	e7fd      	b.n	34180b98 <MemManage_Handler+0x4>

34180b9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
34180b9c:	b480      	push	{r7}
34180b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
34180ba0:	bf00      	nop
34180ba2:	e7fd      	b.n	34180ba0 <BusFault_Handler+0x4>

34180ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
34180ba4:	b480      	push	{r7}
34180ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
34180ba8:	bf00      	nop
34180baa:	e7fd      	b.n	34180ba8 <UsageFault_Handler+0x4>

34180bac <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
34180bac:	b480      	push	{r7}
34180bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
34180bb0:	bf00      	nop
34180bb2:	e7fd      	b.n	34180bb0 <SecureFault_Handler+0x4>

34180bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
34180bb4:	b480      	push	{r7}
34180bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
34180bb8:	bf00      	nop
34180bba:	46bd      	mov	sp, r7
34180bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
34180bc0:	4770      	bx	lr

34180bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
34180bc2:	b480      	push	{r7}
34180bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
34180bc6:	bf00      	nop
34180bc8:	46bd      	mov	sp, r7
34180bca:	f85d 7b04 	ldr.w	r7, [sp], #4
34180bce:	4770      	bx	lr

34180bd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
34180bd0:	b480      	push	{r7}
34180bd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
34180bd4:	bf00      	nop
34180bd6:	46bd      	mov	sp, r7
34180bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
34180bdc:	4770      	bx	lr

34180bde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
34180bde:	b580      	push	{r7, lr}
34180be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
34180be2:	f000 fb47 	bl	34181274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
34180be6:	bf00      	nop
34180be8:	bd80      	pop	{r7, pc}
	...

34180bec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
34180bec:	b480      	push	{r7}
34180bee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
34180bf0:	4b7d      	ldr	r3, [pc, #500]	@ (34180de8 <SystemInit+0x1fc>)
34180bf2:	4a7e      	ldr	r2, [pc, #504]	@ (34180dec <SystemInit+0x200>)
34180bf4:	609a      	str	r2, [r3, #8]
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
34180bf6:	4b7e      	ldr	r3, [pc, #504]	@ (34180df0 <SystemInit+0x204>)
34180bf8:	2201      	movs	r2, #1
34180bfa:	f8c3 2a18 	str.w	r2, [r3, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
34180bfe:	4b7c      	ldr	r3, [pc, #496]	@ (34180df0 <SystemInit+0x204>)
34180c00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180c04:	461a      	mov	r2, r3
34180c06:	2301      	movs	r3, #1
34180c08:	f8c2 3218 	str.w	r3, [r2, #536]	@ 0x218
  /* Deactivate RNG clock */
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
34180c0c:	4b78      	ldr	r3, [pc, #480]	@ (34180df0 <SystemInit+0x204>)
34180c0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180c12:	461a      	mov	r2, r3
34180c14:	2301      	movs	r3, #1
34180c16:	f8c2 3258 	str.w	r3, [r2, #600]	@ 0x258

  /* Clear SAU regions */
  SAU->RNR = 0;
34180c1a:	4b76      	ldr	r3, [pc, #472]	@ (34180df4 <SystemInit+0x208>)
34180c1c:	2200      	movs	r2, #0
34180c1e:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c20:	4b74      	ldr	r3, [pc, #464]	@ (34180df4 <SystemInit+0x208>)
34180c22:	2200      	movs	r2, #0
34180c24:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180c26:	4b73      	ldr	r3, [pc, #460]	@ (34180df4 <SystemInit+0x208>)
34180c28:	2200      	movs	r2, #0
34180c2a:	611a      	str	r2, [r3, #16]
  SAU->RNR = 1;
34180c2c:	4b71      	ldr	r3, [pc, #452]	@ (34180df4 <SystemInit+0x208>)
34180c2e:	2201      	movs	r2, #1
34180c30:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c32:	4b70      	ldr	r3, [pc, #448]	@ (34180df4 <SystemInit+0x208>)
34180c34:	2200      	movs	r2, #0
34180c36:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180c38:	4b6e      	ldr	r3, [pc, #440]	@ (34180df4 <SystemInit+0x208>)
34180c3a:	2200      	movs	r2, #0
34180c3c:	611a      	str	r2, [r3, #16]
  SAU->RNR = 2;
34180c3e:	4b6d      	ldr	r3, [pc, #436]	@ (34180df4 <SystemInit+0x208>)
34180c40:	2202      	movs	r2, #2
34180c42:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c44:	4b6b      	ldr	r3, [pc, #428]	@ (34180df4 <SystemInit+0x208>)
34180c46:	2200      	movs	r2, #0
34180c48:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180c4a:	4b6a      	ldr	r3, [pc, #424]	@ (34180df4 <SystemInit+0x208>)
34180c4c:	2200      	movs	r2, #0
34180c4e:	611a      	str	r2, [r3, #16]
  SAU->RNR = 3;
34180c50:	4b68      	ldr	r3, [pc, #416]	@ (34180df4 <SystemInit+0x208>)
34180c52:	2203      	movs	r2, #3
34180c54:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c56:	4b67      	ldr	r3, [pc, #412]	@ (34180df4 <SystemInit+0x208>)
34180c58:	2200      	movs	r2, #0
34180c5a:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180c5c:	4b65      	ldr	r3, [pc, #404]	@ (34180df4 <SystemInit+0x208>)
34180c5e:	2200      	movs	r2, #0
34180c60:	611a      	str	r2, [r3, #16]
  SAU->RNR = 4;
34180c62:	4b64      	ldr	r3, [pc, #400]	@ (34180df4 <SystemInit+0x208>)
34180c64:	2204      	movs	r2, #4
34180c66:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c68:	4b62      	ldr	r3, [pc, #392]	@ (34180df4 <SystemInit+0x208>)
34180c6a:	2200      	movs	r2, #0
34180c6c:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180c6e:	4b61      	ldr	r3, [pc, #388]	@ (34180df4 <SystemInit+0x208>)
34180c70:	2200      	movs	r2, #0
34180c72:	611a      	str	r2, [r3, #16]
  SAU->RNR = 5;
34180c74:	4b5f      	ldr	r3, [pc, #380]	@ (34180df4 <SystemInit+0x208>)
34180c76:	2205      	movs	r2, #5
34180c78:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c7a:	4b5e      	ldr	r3, [pc, #376]	@ (34180df4 <SystemInit+0x208>)
34180c7c:	2200      	movs	r2, #0
34180c7e:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180c80:	4b5c      	ldr	r3, [pc, #368]	@ (34180df4 <SystemInit+0x208>)
34180c82:	2200      	movs	r2, #0
34180c84:	611a      	str	r2, [r3, #16]
  SAU->RNR = 6;
34180c86:	4b5b      	ldr	r3, [pc, #364]	@ (34180df4 <SystemInit+0x208>)
34180c88:	2206      	movs	r2, #6
34180c8a:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c8c:	4b59      	ldr	r3, [pc, #356]	@ (34180df4 <SystemInit+0x208>)
34180c8e:	2200      	movs	r2, #0
34180c90:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180c92:	4b58      	ldr	r3, [pc, #352]	@ (34180df4 <SystemInit+0x208>)
34180c94:	2200      	movs	r2, #0
34180c96:	611a      	str	r2, [r3, #16]
  SAU->RNR = 7;
34180c98:	4b56      	ldr	r3, [pc, #344]	@ (34180df4 <SystemInit+0x208>)
34180c9a:	2207      	movs	r2, #7
34180c9c:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
34180c9e:	4b55      	ldr	r3, [pc, #340]	@ (34180df4 <SystemInit+0x208>)
34180ca0:	2200      	movs	r2, #0
34180ca2:	60da      	str	r2, [r3, #12]
  SAU->RLAR = 0;
34180ca4:	4b53      	ldr	r3, [pc, #332]	@ (34180df4 <SystemInit+0x208>)
34180ca6:	2200      	movs	r2, #0
34180ca8:	611a      	str	r2, [r3, #16]

  /* System configuration setup */
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34180caa:	4b51      	ldr	r3, [pc, #324]	@ (34180df0 <SystemInit+0x204>)
34180cac:	2201      	movs	r2, #1
34180cae:	f8c3 2a78 	str.w	r2, [r3, #2680]	@ 0xa78
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;
34180cb2:	4b4f      	ldr	r3, [pc, #316]	@ (34180df0 <SystemInit+0x204>)
34180cb4:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
34180cb8:	4b4b      	ldr	r3, [pc, #300]	@ (34180de8 <SystemInit+0x1fc>)
34180cba:	4a4f      	ldr	r2, [pc, #316]	@ (34180df8 <SystemInit+0x20c>)
34180cbc:	689b      	ldr	r3, [r3, #8]
34180cbe:	6113      	str	r3, [r2, #16]

  /* Compensation cells setting according to Errata Sheet ES0620 */
  /* a/ Enable access and configuration of VDDIOxCCCR registers  */
  PWR->SVMCR1 |= PWR_SVMCR1_VDDIO4SV;
34180cc0:	4b4e      	ldr	r3, [pc, #312]	@ (34180dfc <SystemInit+0x210>)
34180cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34180cc4:	4a4d      	ldr	r2, [pc, #308]	@ (34180dfc <SystemInit+0x210>)
34180cc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34180cca:	6353      	str	r3, [r2, #52]	@ 0x34
  PWR->SVMCR2 |= PWR_SVMCR2_VDDIO5SV;
34180ccc:	4b4b      	ldr	r3, [pc, #300]	@ (34180dfc <SystemInit+0x210>)
34180cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
34180cd0:	4a4a      	ldr	r2, [pc, #296]	@ (34180dfc <SystemInit+0x210>)
34180cd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
34180cd6:	6393      	str	r3, [r2, #56]	@ 0x38
  PWR->SVMCR3 |= PWR_SVMCR3_VDDIO2SV | PWR_SVMCR3_VDDIO3SV;
34180cd8:	4b48      	ldr	r3, [pc, #288]	@ (34180dfc <SystemInit+0x210>)
34180cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34180cdc:	4a47      	ldr	r2, [pc, #284]	@ (34180dfc <SystemInit+0x210>)
34180cde:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
34180ce2:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* b/ Enable access and configuration of VDDIOxCCCR registers */
  SYSCFG->VDDIO2CCCR = 0x00000287UL; /* VDDIO2 power domain compensation */
34180ce4:	4b44      	ldr	r3, [pc, #272]	@ (34180df8 <SystemInit+0x20c>)
34180ce6:	f240 2287 	movw	r2, #647	@ 0x287
34180cea:	655a      	str	r2, [r3, #84]	@ 0x54
  SYSCFG->VDDIO3CCCR = 0x00000287UL; /* VDDIO3 power domain compensation */
34180cec:	4b42      	ldr	r3, [pc, #264]	@ (34180df8 <SystemInit+0x20c>)
34180cee:	f240 2287 	movw	r2, #647	@ 0x287
34180cf2:	65da      	str	r2, [r3, #92]	@ 0x5c
  SYSCFG->VDDIO4CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
34180cf4:	4b40      	ldr	r3, [pc, #256]	@ (34180df8 <SystemInit+0x20c>)
34180cf6:	f240 2287 	movw	r2, #647	@ 0x287
34180cfa:	645a      	str	r2, [r3, #68]	@ 0x44
  SYSCFG->VDDIO5CCCR = 0x00000287UL; /* VDDIO4 power domain compensation */
34180cfc:	4b3e      	ldr	r3, [pc, #248]	@ (34180df8 <SystemInit+0x20c>)
34180cfe:	f240 2287 	movw	r2, #647	@ 0x287
34180d02:	64da      	str	r2, [r3, #76]	@ 0x4c
  SYSCFG->VDDCCCR    = 0x00000287UL; /* VDD power domain compensation    */
34180d04:	4b3c      	ldr	r3, [pc, #240]	@ (34180df8 <SystemInit+0x20c>)
34180d06:	f240 2287 	movw	r2, #647	@ 0x287
34180d0a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
34180d0c:	4b3b      	ldr	r3, [pc, #236]	@ (34180dfc <SystemInit+0x210>)
34180d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34180d10:	4a3a      	ldr	r2, [pc, #232]	@ (34180dfc <SystemInit+0x210>)
34180d12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
34180d16:	63d3      	str	r3, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
34180d18:	4b38      	ldr	r3, [pc, #224]	@ (34180dfc <SystemInit+0x210>)
34180d1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34180d1c:	4a37      	ldr	r2, [pc, #220]	@ (34180dfc <SystemInit+0x210>)
34180d1e:	f043 0310 	orr.w	r3, r3, #16
34180d22:	63d3      	str	r3, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
34180d24:	4b35      	ldr	r3, [pc, #212]	@ (34180dfc <SystemInit+0x210>)
34180d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
34180d28:	4b31      	ldr	r3, [pc, #196]	@ (34180df0 <SystemInit+0x204>)
34180d2a:	f8d3 3274 	ldr.w	r3, [r3, #628]	@ 0x274
34180d2e:	4a30      	ldr	r2, [pc, #192]	@ (34180df0 <SystemInit+0x204>)
34180d30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34180d34:	f8c2 3274 	str.w	r3, [r2, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
34180d38:	4b2d      	ldr	r3, [pc, #180]	@ (34180df0 <SystemInit+0x204>)
34180d3a:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
34180d3e:	4a2c      	ldr	r2, [pc, #176]	@ (34180df0 <SystemInit+0x204>)
34180d40:	f043 0310 	orr.w	r3, r3, #16
34180d44:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  (void) RCC->APB4ENR2;
34180d48:	4b29      	ldr	r3, [pc, #164]	@ (34180df0 <SystemInit+0x204>)
34180d4a:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
34180d4e:	4b28      	ldr	r3, [pc, #160]	@ (34180df0 <SystemInit+0x204>)
34180d50:	f8d3 3278 	ldr.w	r3, [r3, #632]	@ 0x278
34180d54:	4a26      	ldr	r2, [pc, #152]	@ (34180df0 <SystemInit+0x204>)
34180d56:	f023 0310 	bic.w	r3, r3, #16
34180d5a:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
34180d5e:	4b24      	ldr	r3, [pc, #144]	@ (34180df0 <SystemInit+0x204>)
34180d60:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
34180d64:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
34180d68:	4b21      	ldr	r3, [pc, #132]	@ (34180df0 <SystemInit+0x204>)
34180d6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180d6e:	461a      	mov	r2, r3
34180d70:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
34180d74:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220

  /* TIM2 reset */
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
34180d78:	4b1d      	ldr	r3, [pc, #116]	@ (34180df0 <SystemInit+0x204>)
34180d7a:	2201      	movs	r2, #1
34180d7c:	f8c3 2a24 	str.w	r2, [r3, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
34180d80:	4b1b      	ldr	r3, [pc, #108]	@ (34180df0 <SystemInit+0x204>)
34180d82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180d86:	461a      	mov	r2, r3
34180d88:	2301      	movs	r3, #1
34180d8a:	f8c2 3224 	str.w	r3, [r2, #548]	@ 0x224
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
34180d8e:	4b18      	ldr	r3, [pc, #96]	@ (34180df0 <SystemInit+0x204>)
34180d90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180d94:	461a      	mov	r2, r3
34180d96:	2301      	movs	r3, #1
34180d98:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
34180d9c:	4b14      	ldr	r3, [pc, #80]	@ (34180df0 <SystemInit+0x204>)
34180d9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180da2:	461a      	mov	r2, r3
34180da4:	2340      	movs	r3, #64	@ 0x40
34180da6:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
34180daa:	4b13      	ldr	r3, [pc, #76]	@ (34180df8 <SystemInit+0x20c>)
34180dac:	691b      	ldr	r3, [r3, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34180dae:	4b10      	ldr	r3, [pc, #64]	@ (34180df0 <SystemInit+0x204>)
34180db0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34180db4:	461a      	mov	r2, r3
34180db6:	2301      	movs	r3, #1
34180db8:	f8c2 3278 	str.w	r3, [r2, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34180dbc:	4b0a      	ldr	r3, [pc, #40]	@ (34180de8 <SystemInit+0x1fc>)
34180dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34180dc2:	4a09      	ldr	r2, [pc, #36]	@ (34180de8 <SystemInit+0x1fc>)
34180dc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34180dc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34180dcc:	4b0c      	ldr	r3, [pc, #48]	@ (34180e00 <SystemInit+0x214>)
34180dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34180dd2:	4a0b      	ldr	r2, [pc, #44]	@ (34180e00 <SystemInit+0x214>)
34180dd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
34180dd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
34180ddc:	bf00      	nop
34180dde:	46bd      	mov	sp, r7
34180de0:	f85d 7b04 	ldr.w	r7, [sp], #4
34180de4:	4770      	bx	lr
34180de6:	bf00      	nop
34180de8:	e000ed00 	.word	0xe000ed00
34180dec:	34180400 	.word	0x34180400
34180df0:	56028000 	.word	0x56028000
34180df4:	e000edd0 	.word	0xe000edd0
34180df8:	56008000 	.word	0x56008000
34180dfc:	56024800 	.word	0x56024800
34180e00:	e002ed00 	.word	0xe002ed00

34180e04 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
34180e04:	b480      	push	{r7}
34180e06:	b08d      	sub	sp, #52	@ 0x34
34180e08:	af00      	add	r7, sp, #0
  uint32_t sysclk = 0;
34180e0a:	2300      	movs	r3, #0
34180e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllm = 0;
34180e0e:	2300      	movs	r3, #0
34180e10:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t plln = 0;
34180e12:	2300      	movs	r3, #0
34180e14:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllfracn = 0;
34180e16:	2300      	movs	r3, #0
34180e18:	623b      	str	r3, [r7, #32]
  uint32_t pllp1 = 0;
34180e1a:	2300      	movs	r3, #0
34180e1c:	61fb      	str	r3, [r7, #28]
  uint32_t pllp2 = 0;
34180e1e:	2300      	movs	r3, #0
34180e20:	61bb      	str	r3, [r7, #24]
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
34180e22:	4b9b      	ldr	r3, [pc, #620]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180e24:	6a1b      	ldr	r3, [r3, #32]
34180e26:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
34180e2a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34180e2e:	d029      	beq.n	34180e84 <SystemCoreClockUpdate+0x80>
34180e30:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34180e34:	f200 8180 	bhi.w	34181138 <SystemCoreClockUpdate+0x334>
34180e38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34180e3c:	d01f      	beq.n	34180e7e <SystemCoreClockUpdate+0x7a>
34180e3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34180e42:	f200 8179 	bhi.w	34181138 <SystemCoreClockUpdate+0x334>
34180e46:	2b00      	cmp	r3, #0
34180e48:	d003      	beq.n	34180e52 <SystemCoreClockUpdate+0x4e>
34180e4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34180e4e:	d00a      	beq.n	34180e66 <SystemCoreClockUpdate+0x62>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
    sysclk = sysclk / ic_divider;
    break;
  default:
    /* Nothing to do, should not occur */
    break;
34180e50:	e172      	b.n	34181138 <SystemCoreClockUpdate+0x334>
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34180e52:	4b8f      	ldr	r3, [pc, #572]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34180e56:	09db      	lsrs	r3, r3, #7
34180e58:	f003 0303 	and.w	r3, r3, #3
34180e5c:	4a8d      	ldr	r2, [pc, #564]	@ (34181094 <SystemCoreClockUpdate+0x290>)
34180e5e:	fa22 f303 	lsr.w	r3, r2, r3
34180e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34180e64:	e169      	b.n	3418113a <SystemCoreClockUpdate+0x336>
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
34180e66:	4b8a      	ldr	r3, [pc, #552]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34180e6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34180e6e:	2b00      	cmp	r3, #0
34180e70:	d102      	bne.n	34180e78 <SystemCoreClockUpdate+0x74>
      sysclk = MSI_VALUE;
34180e72:	4b89      	ldr	r3, [pc, #548]	@ (34181098 <SystemCoreClockUpdate+0x294>)
34180e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34180e76:	e160      	b.n	3418113a <SystemCoreClockUpdate+0x336>
      sysclk = 16000000UL;
34180e78:	4b88      	ldr	r3, [pc, #544]	@ (3418109c <SystemCoreClockUpdate+0x298>)
34180e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34180e7c:	e15d      	b.n	3418113a <SystemCoreClockUpdate+0x336>
    sysclk = HSE_VALUE;
34180e7e:	4b88      	ldr	r3, [pc, #544]	@ (341810a0 <SystemCoreClockUpdate+0x29c>)
34180e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34180e82:	e15a      	b.n	3418113a <SystemCoreClockUpdate+0x336>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
34180e84:	4b82      	ldr	r3, [pc, #520]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180e86:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34180e8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
34180e8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34180e92:	d066      	beq.n	34180f62 <SystemCoreClockUpdate+0x15e>
34180e94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34180e98:	f200 8091 	bhi.w	34180fbe <SystemCoreClockUpdate+0x1ba>
34180e9c:	2b00      	cmp	r3, #0
34180e9e:	d003      	beq.n	34180ea8 <SystemCoreClockUpdate+0xa4>
34180ea0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34180ea4:	d02f      	beq.n	34180f06 <SystemCoreClockUpdate+0x102>
34180ea6:	e08a      	b.n	34180fbe <SystemCoreClockUpdate+0x1ba>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34180ea8:	4b79      	ldr	r3, [pc, #484]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34180eae:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34180eb0:	68fb      	ldr	r3, [r7, #12]
34180eb2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34180eb6:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL1CFGR1_PLL1BYP;
34180eb8:	68fb      	ldr	r3, [r7, #12]
34180eba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34180ebe:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34180ec0:	693b      	ldr	r3, [r7, #16]
34180ec2:	2b00      	cmp	r3, #0
34180ec4:	f040 80a9 	bne.w	3418101a <SystemCoreClockUpdate+0x216>
        pllm = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVM) >>  RCC_PLL1CFGR1_PLL1DIVM_Pos;
34180ec8:	68fb      	ldr	r3, [r7, #12]
34180eca:	0d1b      	lsrs	r3, r3, #20
34180ecc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34180ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34180ed2:	68fb      	ldr	r3, [r7, #12]
34180ed4:	0a1b      	lsrs	r3, r3, #8
34180ed6:	f3c3 030b 	ubfx	r3, r3, #0, #12
34180eda:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
34180edc:	4b6c      	ldr	r3, [pc, #432]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34180ee2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34180ee6:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34180ee8:	4b69      	ldr	r3, [pc, #420]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34180eee:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV1) >>  RCC_PLL1CFGR3_PLL1PDIV1_Pos;
34180ef0:	68fb      	ldr	r3, [r7, #12]
34180ef2:	0edb      	lsrs	r3, r3, #27
34180ef4:	f003 0307 	and.w	r3, r3, #7
34180ef8:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL1CFGR3_PLL1PDIV2) >>  RCC_PLL1CFGR3_PLL1PDIV2_Pos;
34180efa:	68fb      	ldr	r3, [r7, #12]
34180efc:	0e1b      	lsrs	r3, r3, #24
34180efe:	f003 0307 	and.w	r3, r3, #7
34180f02:	61bb      	str	r3, [r7, #24]
      break;
34180f04:	e089      	b.n	3418101a <SystemCoreClockUpdate+0x216>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
34180f06:	4b62      	ldr	r3, [pc, #392]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34180f0c:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
34180f0e:	68fb      	ldr	r3, [r7, #12]
34180f10:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34180f14:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL2CFGR1_PLL2BYP;
34180f16:	68fb      	ldr	r3, [r7, #12]
34180f18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34180f1c:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34180f1e:	693b      	ldr	r3, [r7, #16]
34180f20:	2b00      	cmp	r3, #0
34180f22:	d17c      	bne.n	3418101e <SystemCoreClockUpdate+0x21a>
        pllm = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVM) >>  RCC_PLL2CFGR1_PLL2DIVM_Pos;
34180f24:	68fb      	ldr	r3, [r7, #12]
34180f26:	0d1b      	lsrs	r3, r3, #20
34180f28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34180f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
34180f2e:	68fb      	ldr	r3, [r7, #12]
34180f30:	0a1b      	lsrs	r3, r3, #8
34180f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
34180f36:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34180f38:	4b55      	ldr	r3, [pc, #340]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34180f3e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34180f42:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
34180f44:	4b52      	ldr	r3, [pc, #328]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34180f4a:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
34180f4c:	68fb      	ldr	r3, [r7, #12]
34180f4e:	0edb      	lsrs	r3, r3, #27
34180f50:	f003 0307 	and.w	r3, r3, #7
34180f54:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV2) >>  RCC_PLL2CFGR3_PLL2PDIV2_Pos;
34180f56:	68fb      	ldr	r3, [r7, #12]
34180f58:	0e1b      	lsrs	r3, r3, #24
34180f5a:	f003 0307 	and.w	r3, r3, #7
34180f5e:	61bb      	str	r3, [r7, #24]
      break;
34180f60:	e05d      	b.n	3418101e <SystemCoreClockUpdate+0x21a>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
34180f62:	4b4b      	ldr	r3, [pc, #300]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180f64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34180f68:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
34180f6a:	68fb      	ldr	r3, [r7, #12]
34180f6c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34180f70:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL3CFGR1_PLL3BYP;
34180f72:	68fb      	ldr	r3, [r7, #12]
34180f74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34180f78:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34180f7a:	693b      	ldr	r3, [r7, #16]
34180f7c:	2b00      	cmp	r3, #0
34180f7e:	d150      	bne.n	34181022 <SystemCoreClockUpdate+0x21e>
        pllm = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVM) >>  RCC_PLL3CFGR1_PLL3DIVM_Pos;
34180f80:	68fb      	ldr	r3, [r7, #12]
34180f82:	0d1b      	lsrs	r3, r3, #20
34180f84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34180f88:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
34180f8a:	68fb      	ldr	r3, [r7, #12]
34180f8c:	0a1b      	lsrs	r3, r3, #8
34180f8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
34180f92:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34180f94:	4b3e      	ldr	r3, [pc, #248]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180f96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34180f9a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34180f9e:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
34180fa0:	4b3b      	ldr	r3, [pc, #236]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180fa2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34180fa6:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34180fa8:	68fb      	ldr	r3, [r7, #12]
34180faa:	0edb      	lsrs	r3, r3, #27
34180fac:	f003 0307 	and.w	r3, r3, #7
34180fb0:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV2) >>  RCC_PLL3CFGR3_PLL3PDIV2_Pos;
34180fb2:	68fb      	ldr	r3, [r7, #12]
34180fb4:	0e1b      	lsrs	r3, r3, #24
34180fb6:	f003 0307 	and.w	r3, r3, #7
34180fba:	61bb      	str	r3, [r7, #24]
      break;
34180fbc:	e031      	b.n	34181022 <SystemCoreClockUpdate+0x21e>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34180fbe:	4b34      	ldr	r3, [pc, #208]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180fc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34180fc4:	60fb      	str	r3, [r7, #12]
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
34180fc6:	68fb      	ldr	r3, [r7, #12]
34180fc8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
34180fcc:	617b      	str	r3, [r7, #20]
      pllbypass = pllcfgr & RCC_PLL4CFGR1_PLL4BYP;
34180fce:	68fb      	ldr	r3, [r7, #12]
34180fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34180fd4:	613b      	str	r3, [r7, #16]
      if (pllbypass == 0U)
34180fd6:	693b      	ldr	r3, [r7, #16]
34180fd8:	2b00      	cmp	r3, #0
34180fda:	d124      	bne.n	34181026 <SystemCoreClockUpdate+0x222>
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34180fdc:	68fb      	ldr	r3, [r7, #12]
34180fde:	0d1b      	lsrs	r3, r3, #20
34180fe0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
34180fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34180fe6:	68fb      	ldr	r3, [r7, #12]
34180fe8:	0a1b      	lsrs	r3, r3, #8
34180fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
34180fee:	627b      	str	r3, [r7, #36]	@ 0x24
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34180ff0:	4b27      	ldr	r3, [pc, #156]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180ff2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34180ff6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34180ffa:	623b      	str	r3, [r7, #32]
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
34180ffc:	4b24      	ldr	r3, [pc, #144]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
34180ffe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34181002:	60fb      	str	r3, [r7, #12]
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34181004:	68fb      	ldr	r3, [r7, #12]
34181006:	0edb      	lsrs	r3, r3, #27
34181008:	f003 0307 	and.w	r3, r3, #7
3418100c:	61fb      	str	r3, [r7, #28]
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
3418100e:	68fb      	ldr	r3, [r7, #12]
34181010:	0e1b      	lsrs	r3, r3, #24
34181012:	f003 0307 	and.w	r3, r3, #7
34181016:	61bb      	str	r3, [r7, #24]
      break;
34181018:	e005      	b.n	34181026 <SystemCoreClockUpdate+0x222>
      break;
3418101a:	bf00      	nop
3418101c:	e004      	b.n	34181028 <SystemCoreClockUpdate+0x224>
      break;
3418101e:	bf00      	nop
34181020:	e002      	b.n	34181028 <SystemCoreClockUpdate+0x224>
      break;
34181022:	bf00      	nop
34181024:	e000      	b.n	34181028 <SystemCoreClockUpdate+0x224>
      break;
34181026:	bf00      	nop
    switch (pllsource)
34181028:	697b      	ldr	r3, [r7, #20]
3418102a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418102e:	d02c      	beq.n	3418108a <SystemCoreClockUpdate+0x286>
34181030:	697b      	ldr	r3, [r7, #20]
34181032:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34181036:	d839      	bhi.n	341810ac <SystemCoreClockUpdate+0x2a8>
34181038:	697b      	ldr	r3, [r7, #20]
3418103a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418103e:	d021      	beq.n	34181084 <SystemCoreClockUpdate+0x280>
34181040:	697b      	ldr	r3, [r7, #20]
34181042:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34181046:	d831      	bhi.n	341810ac <SystemCoreClockUpdate+0x2a8>
34181048:	697b      	ldr	r3, [r7, #20]
3418104a:	2b00      	cmp	r3, #0
3418104c:	d004      	beq.n	34181058 <SystemCoreClockUpdate+0x254>
3418104e:	697b      	ldr	r3, [r7, #20]
34181050:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34181054:	d00a      	beq.n	3418106c <SystemCoreClockUpdate+0x268>
      break;
34181056:	e029      	b.n	341810ac <SystemCoreClockUpdate+0x2a8>
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
34181058:	4b0d      	ldr	r3, [pc, #52]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
3418105a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418105c:	09db      	lsrs	r3, r3, #7
3418105e:	f003 0303 	and.w	r3, r3, #3
34181062:	4a0c      	ldr	r2, [pc, #48]	@ (34181094 <SystemCoreClockUpdate+0x290>)
34181064:	fa22 f303 	lsr.w	r3, r2, r3
34181068:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
3418106a:	e020      	b.n	341810ae <SystemCoreClockUpdate+0x2aa>
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
3418106c:	4b08      	ldr	r3, [pc, #32]	@ (34181090 <SystemCoreClockUpdate+0x28c>)
3418106e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34181070:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34181074:	2b00      	cmp	r3, #0
34181076:	d102      	bne.n	3418107e <SystemCoreClockUpdate+0x27a>
        sysclk = MSI_VALUE;
34181078:	4b07      	ldr	r3, [pc, #28]	@ (34181098 <SystemCoreClockUpdate+0x294>)
3418107a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
3418107c:	e017      	b.n	341810ae <SystemCoreClockUpdate+0x2aa>
        sysclk = 16000000UL;
3418107e:	4b07      	ldr	r3, [pc, #28]	@ (3418109c <SystemCoreClockUpdate+0x298>)
34181080:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34181082:	e014      	b.n	341810ae <SystemCoreClockUpdate+0x2aa>
      sysclk = HSE_VALUE;
34181084:	4b06      	ldr	r3, [pc, #24]	@ (341810a0 <SystemCoreClockUpdate+0x29c>)
34181086:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
34181088:	e011      	b.n	341810ae <SystemCoreClockUpdate+0x2aa>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
3418108a:	4b06      	ldr	r3, [pc, #24]	@ (341810a4 <SystemCoreClockUpdate+0x2a0>)
3418108c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
3418108e:	e00e      	b.n	341810ae <SystemCoreClockUpdate+0x2aa>
34181090:	56028000 	.word	0x56028000
34181094:	03d09000 	.word	0x03d09000
34181098:	003d0900 	.word	0x003d0900
3418109c:	00f42400 	.word	0x00f42400
341810a0:	02dc6c00 	.word	0x02dc6c00
341810a4:	00bb8000 	.word	0x00bb8000
341810a8:	4b800000 	.word	0x4b800000
      break;
341810ac:	bf00      	nop
    if (pllbypass == 0U)
341810ae:	693b      	ldr	r3, [r7, #16]
341810b0:	2b00      	cmp	r3, #0
341810b2:	d134      	bne.n	3418111e <SystemCoreClockUpdate+0x31a>
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
341810b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
341810b6:	ee07 3a90 	vmov	s15, r3
341810ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
341810be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
341810c0:	ee07 3a90 	vmov	s15, r3
341810c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
341810c8:	6a3b      	ldr	r3, [r7, #32]
341810ca:	ee07 3a90 	vmov	s15, r3
341810ce:	eeb8 6a67 	vcvt.f32.u32	s12, s15
341810d2:	ed5f 5a0b 	vldr	s11, [pc, #-44]	@ 341810a8 <SystemCoreClockUpdate+0x2a4>
341810d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
341810da:	ee76 7aa7 	vadd.f32	s15, s13, s15
341810de:	ee67 6a27 	vmul.f32	s13, s14, s15
341810e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
341810e4:	ee07 3a90 	vmov	s15, r3
341810e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
341810ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
341810f0:	edc7 7a02 	vstr	s15, [r7, #8]
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
341810f4:	69fb      	ldr	r3, [r7, #28]
341810f6:	ee07 3a90 	vmov	s15, r3
341810fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
341810fe:	69bb      	ldr	r3, [r7, #24]
34181100:	ee07 3a90 	vmov	s15, r3
34181104:	eef8 7a67 	vcvt.f32.u32	s15, s15
34181108:	ee27 7a27 	vmul.f32	s14, s14, s15
3418110c:	edd7 6a02 	vldr	s13, [r7, #8]
34181110:	eec6 7a87 	vdiv.f32	s15, s13, s14
34181114:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34181118:	ee17 3a90 	vmov	r3, s15
3418111c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
3418111e:	4b0b      	ldr	r3, [pc, #44]	@ (3418114c <SystemCoreClockUpdate+0x348>)
34181120:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34181124:	0c1b      	lsrs	r3, r3, #16
34181126:	b2db      	uxtb	r3, r3
34181128:	3301      	adds	r3, #1
3418112a:	607b      	str	r3, [r7, #4]
    sysclk = sysclk / ic_divider;
3418112c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
3418112e:	687b      	ldr	r3, [r7, #4]
34181130:	fbb2 f3f3 	udiv	r3, r2, r3
34181134:	62fb      	str	r3, [r7, #44]	@ 0x2c
    break;
34181136:	e000      	b.n	3418113a <SystemCoreClockUpdate+0x336>
    break;
34181138:	bf00      	nop
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
3418113a:	4a05      	ldr	r2, [pc, #20]	@ (34181150 <SystemCoreClockUpdate+0x34c>)
3418113c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418113e:	6013      	str	r3, [r2, #0]
}
34181140:	bf00      	nop
34181142:	3734      	adds	r7, #52	@ 0x34
34181144:	46bd      	mov	sp, r7
34181146:	f85d 7b04 	ldr.w	r7, [sp], #4
3418114a:	4770      	bx	lr
3418114c:	56028000 	.word	0x56028000
34181150:	341c0000 	.word	0x341c0000

34181154 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
34181154:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
34181158:	b588      	push	{r3, r7, lr}
3418115a:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
3418115c:	f7ff fe52 	bl	34180e04 <SystemCoreClockUpdate>

  return SystemCoreClock;
34181160:	4b06      	ldr	r3, [pc, #24]	@ (3418117c <__acle_se_SECURE_SystemCoreClockUpdate+0x28>)
34181162:	681b      	ldr	r3, [r3, #0]
}
34181164:	4618      	mov	r0, r3
34181166:	46bd      	mov	sp, r7
34181168:	e8bd 4088 	ldmia.w	sp!, {r3, r7, lr}
3418116c:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
34181170:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
34181174:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
34181178:	4774      	bxns	lr
3418117a:	bf00      	nop
3418117c:	341c0000 	.word	0x341c0000

34181180 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
34181180:	480f      	ldr	r0, [pc, #60]	@ (341811c0 <LoopForever+0x4>)
  msr   MSPLIM, r0
34181182:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
34181186:	480f      	ldr	r0, [pc, #60]	@ (341811c4 <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
34181188:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
3418118a:	f7ff fd2f 	bl	34180bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
3418118e:	480e      	ldr	r0, [pc, #56]	@ (341811c8 <LoopForever+0xc>)
  ldr r1, =_edata
34181190:	490e      	ldr	r1, [pc, #56]	@ (341811cc <LoopForever+0x10>)
  ldr r2, =_sidata
34181192:	4a0f      	ldr	r2, [pc, #60]	@ (341811d0 <LoopForever+0x14>)
  movs r3, #0
34181194:	2300      	movs	r3, #0
  b LoopCopyDataInit
34181196:	e002      	b.n	3418119e <LoopCopyDataInit>

34181198 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
34181198:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
3418119a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
3418119c:	3304      	adds	r3, #4

3418119e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
3418119e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
341811a0:	428c      	cmp	r4, r1
  bcc CopyDataInit
341811a2:	d3f9      	bcc.n	34181198 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
341811a4:	4a0b      	ldr	r2, [pc, #44]	@ (341811d4 <LoopForever+0x18>)
  ldr r4, =_ebss
341811a6:	4c0c      	ldr	r4, [pc, #48]	@ (341811d8 <LoopForever+0x1c>)
  movs r3, #0
341811a8:	2300      	movs	r3, #0
  b LoopFillZerobss
341811aa:	e001      	b.n	341811b0 <LoopFillZerobss>

341811ac <FillZerobss>:

FillZerobss:
  str  r3, [r2]
341811ac:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
341811ae:	3204      	adds	r2, #4

341811b0 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
341811b0:	42a2      	cmp	r2, r4
  bcc FillZerobss
341811b2:	d3fb      	bcc.n	341811ac <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
341811b4:	f00d ff74 	bl	3418f0a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
341811b8:	f7ff fb20 	bl	341807fc <main>

341811bc <LoopForever>:

LoopForever:
  b LoopForever
341811bc:	e7fe      	b.n	341811bc <LoopForever>
341811be:	0000      	.short	0x0000
  ldr   r0, =_sstack
341811c0:	341ff800 	.word	0x341ff800
  ldr   r0, =_estack
341811c4:	34200000 	.word	0x34200000
  ldr r0, =_sdata
341811c8:	341c0000 	.word	0x341c0000
  ldr r1, =_edata
341811cc:	341c0010 	.word	0x341c0010
  ldr r2, =_sidata
341811d0:	3418f168 	.word	0x3418f168
  ldr r2, =_sbss
341811d4:	341c0010 	.word	0x341c0010
  ldr r4, =_ebss
341811d8:	341c02cc 	.word	0x341c02cc

341811dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
341811dc:	e7fe      	b.n	341811dc <ADC1_2_IRQHandler>

341811de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
341811de:	b580      	push	{r7, lr}
341811e0:	af00      	add	r7, sp, #0
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
341811e2:	2003      	movs	r0, #3
341811e4:	f000 f94c 	bl	34181480 <HAL_NVIC_SetPriorityGrouping>

  /* Ensure time base clock coherency in SystemCoreClock global variable */
  SystemCoreClockUpdate();
341811e8:	f7ff fe0c 	bl	34180e04 <SystemCoreClockUpdate>

  /* Initialize 1ms tick time base (default SysTick based on HSI clock after Reset) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
341811ec:	200f      	movs	r0, #15
341811ee:	f000 f80b 	bl	34181208 <HAL_InitTick>
341811f2:	4603      	mov	r3, r0
341811f4:	2b00      	cmp	r3, #0
341811f6:	d001      	beq.n	341811fc <HAL_Init+0x1e>
  {
    return HAL_ERROR;
341811f8:	2301      	movs	r3, #1
341811fa:	e002      	b.n	34181202 <HAL_Init+0x24>
  }

  /* Init the low level hardware */
  HAL_MspInit();
341811fc:	f7ff fc44 	bl	34180a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
34181200:	2300      	movs	r3, #0
}
34181202:	4618      	mov	r0, r3
34181204:	bd80      	pop	{r7, pc}
	...

34181208 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
34181208:	b580      	push	{r7, lr}
3418120a:	b082      	sub	sp, #8
3418120c:	af00      	add	r7, sp, #0
3418120e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
34181210:	4b15      	ldr	r3, [pc, #84]	@ (34181268 <HAL_InitTick+0x60>)
34181212:	781b      	ldrb	r3, [r3, #0]
34181214:	2b00      	cmp	r3, #0
34181216:	d101      	bne.n	3418121c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
34181218:	2301      	movs	r3, #1
3418121a:	e021      	b.n	34181260 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
3418121c:	4b13      	ldr	r3, [pc, #76]	@ (3418126c <HAL_InitTick+0x64>)
3418121e:	681a      	ldr	r2, [r3, #0]
34181220:	4b11      	ldr	r3, [pc, #68]	@ (34181268 <HAL_InitTick+0x60>)
34181222:	781b      	ldrb	r3, [r3, #0]
34181224:	4619      	mov	r1, r3
34181226:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
3418122a:	fbb3 f3f1 	udiv	r3, r3, r1
3418122e:	fbb2 f3f3 	udiv	r3, r2, r3
34181232:	4618      	mov	r0, r3
34181234:	f000 f94c 	bl	341814d0 <HAL_SYSTICK_Config>
34181238:	4603      	mov	r3, r0
3418123a:	2b00      	cmp	r3, #0
3418123c:	d001      	beq.n	34181242 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
3418123e:	2301      	movs	r3, #1
34181240:	e00e      	b.n	34181260 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
34181242:	687b      	ldr	r3, [r7, #4]
34181244:	2b0f      	cmp	r3, #15
34181246:	d80a      	bhi.n	3418125e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
34181248:	2200      	movs	r2, #0
3418124a:	6879      	ldr	r1, [r7, #4]
3418124c:	f04f 30ff 	mov.w	r0, #4294967295
34181250:	f000 f921 	bl	34181496 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
34181254:	4a06      	ldr	r2, [pc, #24]	@ (34181270 <HAL_InitTick+0x68>)
34181256:	687b      	ldr	r3, [r7, #4]
34181258:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
3418125a:	2300      	movs	r3, #0
3418125c:	e000      	b.n	34181260 <HAL_InitTick+0x58>
    return HAL_ERROR;
3418125e:	2301      	movs	r3, #1
}
34181260:	4618      	mov	r0, r3
34181262:	3708      	adds	r7, #8
34181264:	46bd      	mov	sp, r7
34181266:	bd80      	pop	{r7, pc}
34181268:	341c0008 	.word	0x341c0008
3418126c:	341c0000 	.word	0x341c0000
34181270:	341c0004 	.word	0x341c0004

34181274 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
34181274:	b480      	push	{r7}
34181276:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
34181278:	4b06      	ldr	r3, [pc, #24]	@ (34181294 <HAL_IncTick+0x20>)
3418127a:	781b      	ldrb	r3, [r3, #0]
3418127c:	461a      	mov	r2, r3
3418127e:	4b06      	ldr	r3, [pc, #24]	@ (34181298 <HAL_IncTick+0x24>)
34181280:	681b      	ldr	r3, [r3, #0]
34181282:	4413      	add	r3, r2
34181284:	4a04      	ldr	r2, [pc, #16]	@ (34181298 <HAL_IncTick+0x24>)
34181286:	6013      	str	r3, [r2, #0]
}
34181288:	bf00      	nop
3418128a:	46bd      	mov	sp, r7
3418128c:	f85d 7b04 	ldr.w	r7, [sp], #4
34181290:	4770      	bx	lr
34181292:	bf00      	nop
34181294:	341c0008 	.word	0x341c0008
34181298:	341c0090 	.word	0x341c0090

3418129c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
3418129c:	b480      	push	{r7}
3418129e:	af00      	add	r7, sp, #0
  return uwTick;
341812a0:	4b03      	ldr	r3, [pc, #12]	@ (341812b0 <HAL_GetTick+0x14>)
341812a2:	681b      	ldr	r3, [r3, #0]
}
341812a4:	4618      	mov	r0, r3
341812a6:	46bd      	mov	sp, r7
341812a8:	f85d 7b04 	ldr.w	r7, [sp], #4
341812ac:	4770      	bx	lr
341812ae:	bf00      	nop
341812b0:	341c0090 	.word	0x341c0090

341812b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
341812b4:	b580      	push	{r7, lr}
341812b6:	b084      	sub	sp, #16
341812b8:	af00      	add	r7, sp, #0
341812ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
341812bc:	f7ff ffee 	bl	3418129c <HAL_GetTick>
341812c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
341812c2:	687b      	ldr	r3, [r7, #4]
341812c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
341812c6:	68fb      	ldr	r3, [r7, #12]
341812c8:	f1b3 3fff 	cmp.w	r3, #4294967295
341812cc:	d005      	beq.n	341812da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
341812ce:	4b0a      	ldr	r3, [pc, #40]	@ (341812f8 <HAL_Delay+0x44>)
341812d0:	781b      	ldrb	r3, [r3, #0]
341812d2:	461a      	mov	r2, r3
341812d4:	68fb      	ldr	r3, [r7, #12]
341812d6:	4413      	add	r3, r2
341812d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
341812da:	bf00      	nop
341812dc:	f7ff ffde 	bl	3418129c <HAL_GetTick>
341812e0:	4602      	mov	r2, r0
341812e2:	68bb      	ldr	r3, [r7, #8]
341812e4:	1ad3      	subs	r3, r2, r3
341812e6:	68fa      	ldr	r2, [r7, #12]
341812e8:	429a      	cmp	r2, r3
341812ea:	d8f7      	bhi.n	341812dc <HAL_Delay+0x28>
  {
  }
}
341812ec:	bf00      	nop
341812ee:	bf00      	nop
341812f0:	3710      	adds	r7, #16
341812f2:	46bd      	mov	sp, r7
341812f4:	bd80      	pop	{r7, pc}
341812f6:	bf00      	nop
341812f8:	341c0008 	.word	0x341c0008

341812fc <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
341812fc:	b480      	push	{r7}
341812fe:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
34181300:	4b05      	ldr	r3, [pc, #20]	@ (34181318 <HAL_SuspendTick+0x1c>)
34181302:	681b      	ldr	r3, [r3, #0]
34181304:	4a04      	ldr	r2, [pc, #16]	@ (34181318 <HAL_SuspendTick+0x1c>)
34181306:	f023 0302 	bic.w	r3, r3, #2
3418130a:	6013      	str	r3, [r2, #0]
}
3418130c:	bf00      	nop
3418130e:	46bd      	mov	sp, r7
34181310:	f85d 7b04 	ldr.w	r7, [sp], #4
34181314:	4770      	bx	lr
34181316:	bf00      	nop
34181318:	e000e010 	.word	0xe000e010

3418131c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
3418131c:	b480      	push	{r7}
3418131e:	b085      	sub	sp, #20
34181320:	af00      	add	r7, sp, #0
34181322:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
34181324:	687b      	ldr	r3, [r7, #4]
34181326:	f003 0307 	and.w	r3, r3, #7
3418132a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
3418132c:	4b0c      	ldr	r3, [pc, #48]	@ (34181360 <__NVIC_SetPriorityGrouping+0x44>)
3418132e:	68db      	ldr	r3, [r3, #12]
34181330:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
34181332:	68ba      	ldr	r2, [r7, #8]
34181334:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
34181338:	4013      	ands	r3, r2
3418133a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
3418133c:	68fb      	ldr	r3, [r7, #12]
3418133e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
34181340:	68bb      	ldr	r3, [r7, #8]
34181342:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
34181344:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
34181348:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
3418134c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
3418134e:	4a04      	ldr	r2, [pc, #16]	@ (34181360 <__NVIC_SetPriorityGrouping+0x44>)
34181350:	68bb      	ldr	r3, [r7, #8]
34181352:	60d3      	str	r3, [r2, #12]
}
34181354:	bf00      	nop
34181356:	3714      	adds	r7, #20
34181358:	46bd      	mov	sp, r7
3418135a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418135e:	4770      	bx	lr
34181360:	e000ed00 	.word	0xe000ed00

34181364 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
34181364:	b480      	push	{r7}
34181366:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
34181368:	4b04      	ldr	r3, [pc, #16]	@ (3418137c <__NVIC_GetPriorityGrouping+0x18>)
3418136a:	68db      	ldr	r3, [r3, #12]
3418136c:	0a1b      	lsrs	r3, r3, #8
3418136e:	f003 0307 	and.w	r3, r3, #7
}
34181372:	4618      	mov	r0, r3
34181374:	46bd      	mov	sp, r7
34181376:	f85d 7b04 	ldr.w	r7, [sp], #4
3418137a:	4770      	bx	lr
3418137c:	e000ed00 	.word	0xe000ed00

34181380 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
34181380:	b480      	push	{r7}
34181382:	b083      	sub	sp, #12
34181384:	af00      	add	r7, sp, #0
34181386:	4603      	mov	r3, r0
34181388:	6039      	str	r1, [r7, #0]
3418138a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
3418138c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
34181390:	2b00      	cmp	r3, #0
34181392:	db0a      	blt.n	341813aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34181394:	683b      	ldr	r3, [r7, #0]
34181396:	b2da      	uxtb	r2, r3
34181398:	490c      	ldr	r1, [pc, #48]	@ (341813cc <__NVIC_SetPriority+0x4c>)
3418139a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
3418139e:	0112      	lsls	r2, r2, #4
341813a0:	b2d2      	uxtb	r2, r2
341813a2:	440b      	add	r3, r1
341813a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
341813a8:	e00a      	b.n	341813c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
341813aa:	683b      	ldr	r3, [r7, #0]
341813ac:	b2da      	uxtb	r2, r3
341813ae:	4908      	ldr	r1, [pc, #32]	@ (341813d0 <__NVIC_SetPriority+0x50>)
341813b0:	88fb      	ldrh	r3, [r7, #6]
341813b2:	f003 030f 	and.w	r3, r3, #15
341813b6:	3b04      	subs	r3, #4
341813b8:	0112      	lsls	r2, r2, #4
341813ba:	b2d2      	uxtb	r2, r2
341813bc:	440b      	add	r3, r1
341813be:	761a      	strb	r2, [r3, #24]
}
341813c0:	bf00      	nop
341813c2:	370c      	adds	r7, #12
341813c4:	46bd      	mov	sp, r7
341813c6:	f85d 7b04 	ldr.w	r7, [sp], #4
341813ca:	4770      	bx	lr
341813cc:	e000e100 	.word	0xe000e100
341813d0:	e000ed00 	.word	0xe000ed00

341813d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
341813d4:	b480      	push	{r7}
341813d6:	b089      	sub	sp, #36	@ 0x24
341813d8:	af00      	add	r7, sp, #0
341813da:	60f8      	str	r0, [r7, #12]
341813dc:	60b9      	str	r1, [r7, #8]
341813de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
341813e0:	68fb      	ldr	r3, [r7, #12]
341813e2:	f003 0307 	and.w	r3, r3, #7
341813e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
341813e8:	69fb      	ldr	r3, [r7, #28]
341813ea:	f1c3 0307 	rsb	r3, r3, #7
341813ee:	2b04      	cmp	r3, #4
341813f0:	bf28      	it	cs
341813f2:	2304      	movcs	r3, #4
341813f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
341813f6:	69fb      	ldr	r3, [r7, #28]
341813f8:	3304      	adds	r3, #4
341813fa:	2b06      	cmp	r3, #6
341813fc:	d902      	bls.n	34181404 <NVIC_EncodePriority+0x30>
341813fe:	69fb      	ldr	r3, [r7, #28]
34181400:	3b03      	subs	r3, #3
34181402:	e000      	b.n	34181406 <NVIC_EncodePriority+0x32>
34181404:	2300      	movs	r3, #0
34181406:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34181408:	f04f 32ff 	mov.w	r2, #4294967295
3418140c:	69bb      	ldr	r3, [r7, #24]
3418140e:	fa02 f303 	lsl.w	r3, r2, r3
34181412:	43da      	mvns	r2, r3
34181414:	68bb      	ldr	r3, [r7, #8]
34181416:	401a      	ands	r2, r3
34181418:	697b      	ldr	r3, [r7, #20]
3418141a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
3418141c:	f04f 31ff 	mov.w	r1, #4294967295
34181420:	697b      	ldr	r3, [r7, #20]
34181422:	fa01 f303 	lsl.w	r3, r1, r3
34181426:	43d9      	mvns	r1, r3
34181428:	687b      	ldr	r3, [r7, #4]
3418142a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
3418142c:	4313      	orrs	r3, r2
         );
}
3418142e:	4618      	mov	r0, r3
34181430:	3724      	adds	r7, #36	@ 0x24
34181432:	46bd      	mov	sp, r7
34181434:	f85d 7b04 	ldr.w	r7, [sp], #4
34181438:	4770      	bx	lr
	...

3418143c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
3418143c:	b580      	push	{r7, lr}
3418143e:	b082      	sub	sp, #8
34181440:	af00      	add	r7, sp, #0
34181442:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
34181444:	687b      	ldr	r3, [r7, #4]
34181446:	3b01      	subs	r3, #1
34181448:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418144c:	d301      	bcc.n	34181452 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
3418144e:	2301      	movs	r3, #1
34181450:	e00f      	b.n	34181472 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34181452:	4a0a      	ldr	r2, [pc, #40]	@ (3418147c <SysTick_Config+0x40>)
34181454:	687b      	ldr	r3, [r7, #4]
34181456:	3b01      	subs	r3, #1
34181458:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
3418145a:	210f      	movs	r1, #15
3418145c:	f04f 30ff 	mov.w	r0, #4294967295
34181460:	f7ff ff8e 	bl	34181380 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34181464:	4b05      	ldr	r3, [pc, #20]	@ (3418147c <SysTick_Config+0x40>)
34181466:	2200      	movs	r2, #0
34181468:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
3418146a:	4b04      	ldr	r3, [pc, #16]	@ (3418147c <SysTick_Config+0x40>)
3418146c:	2207      	movs	r2, #7
3418146e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
34181470:	2300      	movs	r3, #0
}
34181472:	4618      	mov	r0, r3
34181474:	3708      	adds	r7, #8
34181476:	46bd      	mov	sp, r7
34181478:	bd80      	pop	{r7, pc}
3418147a:	bf00      	nop
3418147c:	e000e010 	.word	0xe000e010

34181480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
34181480:	b580      	push	{r7, lr}
34181482:	b082      	sub	sp, #8
34181484:	af00      	add	r7, sp, #0
34181486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
34181488:	6878      	ldr	r0, [r7, #4]
3418148a:	f7ff ff47 	bl	3418131c <__NVIC_SetPriorityGrouping>
}
3418148e:	bf00      	nop
34181490:	3708      	adds	r7, #8
34181492:	46bd      	mov	sp, r7
34181494:	bd80      	pop	{r7, pc}

34181496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
34181496:	b580      	push	{r7, lr}
34181498:	b086      	sub	sp, #24
3418149a:	af00      	add	r7, sp, #0
3418149c:	4603      	mov	r3, r0
3418149e:	60b9      	str	r1, [r7, #8]
341814a0:	607a      	str	r2, [r7, #4]
341814a2:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
341814a4:	f7ff ff5e 	bl	34181364 <__NVIC_GetPriorityGrouping>
341814a8:	4603      	mov	r3, r0
341814aa:	f003 0307 	and.w	r3, r3, #7
341814ae:	617b      	str	r3, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
341814b0:	687a      	ldr	r2, [r7, #4]
341814b2:	68b9      	ldr	r1, [r7, #8]
341814b4:	6978      	ldr	r0, [r7, #20]
341814b6:	f7ff ff8d 	bl	341813d4 <NVIC_EncodePriority>
341814ba:	4602      	mov	r2, r0
341814bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
341814c0:	4611      	mov	r1, r2
341814c2:	4618      	mov	r0, r3
341814c4:	f7ff ff5c 	bl	34181380 <__NVIC_SetPriority>
}
341814c8:	bf00      	nop
341814ca:	3718      	adds	r7, #24
341814cc:	46bd      	mov	sp, r7
341814ce:	bd80      	pop	{r7, pc}

341814d0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
341814d0:	b580      	push	{r7, lr}
341814d2:	b082      	sub	sp, #8
341814d4:	af00      	add	r7, sp, #0
341814d6:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
341814d8:	6878      	ldr	r0, [r7, #4]
341814da:	f7ff ffaf 	bl	3418143c <SysTick_Config>
341814de:	4603      	mov	r3, r0
}
341814e0:	4618      	mov	r0, r3
341814e2:	3708      	adds	r7, #8
341814e4:	46bd      	mov	sp, r7
341814e6:	bd80      	pop	{r7, pc}

341814e8 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
341814e8:	b580      	push	{r7, lr}
341814ea:	b084      	sub	sp, #16
341814ec:	af00      	add	r7, sp, #0
341814ee:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
341814f0:	f7ff fed4 	bl	3418129c <HAL_GetTick>
341814f4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
341814f6:	687b      	ldr	r3, [r7, #4]
341814f8:	2b00      	cmp	r3, #0
341814fa:	d101      	bne.n	34181500 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
341814fc:	2301      	movs	r3, #1
341814fe:	e06b      	b.n	341815d8 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
34181500:	687b      	ldr	r3, [r7, #4]
34181502:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
34181506:	b2db      	uxtb	r3, r3
34181508:	2b02      	cmp	r3, #2
3418150a:	d008      	beq.n	3418151e <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
3418150c:	687b      	ldr	r3, [r7, #4]
3418150e:	2220      	movs	r2, #32
34181510:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
34181512:	687b      	ldr	r3, [r7, #4]
34181514:	2200      	movs	r2, #0
34181516:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
3418151a:	2301      	movs	r3, #1
3418151c:	e05c      	b.n	341815d8 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
3418151e:	687b      	ldr	r3, [r7, #4]
34181520:	681b      	ldr	r3, [r3, #0]
34181522:	695a      	ldr	r2, [r3, #20]
34181524:	687b      	ldr	r3, [r7, #4]
34181526:	681b      	ldr	r3, [r3, #0]
34181528:	f042 0204 	orr.w	r2, r2, #4
3418152c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
3418152e:	687b      	ldr	r3, [r7, #4]
34181530:	2205      	movs	r2, #5
34181532:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
34181536:	e020      	b.n	3418157a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
34181538:	f7ff feb0 	bl	3418129c <HAL_GetTick>
3418153c:	4602      	mov	r2, r0
3418153e:	68fb      	ldr	r3, [r7, #12]
34181540:	1ad3      	subs	r3, r2, r3
34181542:	2b05      	cmp	r3, #5
34181544:	d919      	bls.n	3418157a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
34181546:	687b      	ldr	r3, [r7, #4]
34181548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418154a:	f043 0210 	orr.w	r2, r3, #16
3418154e:	687b      	ldr	r3, [r7, #4]
34181550:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
34181552:	687b      	ldr	r3, [r7, #4]
34181554:	2203      	movs	r2, #3
34181556:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
3418155a:	687b      	ldr	r3, [r7, #4]
3418155c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418155e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34181562:	2b00      	cmp	r3, #0
34181564:	d003      	beq.n	3418156e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
34181566:	687b      	ldr	r3, [r7, #4]
34181568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418156a:	2201      	movs	r2, #1
3418156c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
3418156e:	687b      	ldr	r3, [r7, #4]
34181570:	2200      	movs	r2, #0
34181572:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
34181576:	2301      	movs	r3, #1
34181578:	e02e      	b.n	341815d8 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
3418157a:	687b      	ldr	r3, [r7, #4]
3418157c:	681b      	ldr	r3, [r3, #0]
3418157e:	691b      	ldr	r3, [r3, #16]
34181580:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34181584:	2b00      	cmp	r3, #0
34181586:	d0d7      	beq.n	34181538 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
34181588:	687b      	ldr	r3, [r7, #4]
3418158a:	681b      	ldr	r3, [r3, #0]
3418158c:	695a      	ldr	r2, [r3, #20]
3418158e:	687b      	ldr	r3, [r7, #4]
34181590:	681b      	ldr	r3, [r3, #0]
34181592:	f042 0202 	orr.w	r2, r2, #2
34181596:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
34181598:	687b      	ldr	r3, [r7, #4]
3418159a:	2204      	movs	r2, #4
3418159c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
341815a0:	687b      	ldr	r3, [r7, #4]
341815a2:	681b      	ldr	r3, [r3, #0]
341815a4:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
341815a8:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
341815aa:	687b      	ldr	r3, [r7, #4]
341815ac:	2201      	movs	r2, #1
341815ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
341815b2:	687b      	ldr	r3, [r7, #4]
341815b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
341815b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341815ba:	2b00      	cmp	r3, #0
341815bc:	d007      	beq.n	341815ce <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
341815be:	687b      	ldr	r3, [r7, #4]
341815c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341815c2:	2201      	movs	r2, #1
341815c4:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
341815c6:	687b      	ldr	r3, [r7, #4]
341815c8:	681b      	ldr	r3, [r3, #0]
341815ca:	2200      	movs	r2, #0
341815cc:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
341815ce:	687b      	ldr	r3, [r7, #4]
341815d0:	2200      	movs	r2, #0
341815d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
341815d6:	2300      	movs	r3, #0
}
341815d8:	4618      	mov	r0, r3
341815da:	3710      	adds	r7, #16
341815dc:	46bd      	mov	sp, r7
341815de:	bd80      	pop	{r7, pc}

341815e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
341815e0:	b480      	push	{r7}
341815e2:	b087      	sub	sp, #28
341815e4:	af00      	add	r7, sp, #0
341815e6:	6078      	str	r0, [r7, #4]
341815e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
341815ea:	2300      	movs	r3, #0
341815ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
341815ee:	e180      	b.n	341818f2 <HAL_GPIO_Init+0x312>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
341815f0:	683b      	ldr	r3, [r7, #0]
341815f2:	681a      	ldr	r2, [r3, #0]
341815f4:	2101      	movs	r1, #1
341815f6:	697b      	ldr	r3, [r7, #20]
341815f8:	fa01 f303 	lsl.w	r3, r1, r3
341815fc:	4013      	ands	r3, r2
341815fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
34181600:	68fb      	ldr	r3, [r7, #12]
34181602:	2b00      	cmp	r3, #0
34181604:	f000 8172 	beq.w	341818ec <HAL_GPIO_Init+0x30c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
34181608:	683b      	ldr	r3, [r7, #0]
3418160a:	685b      	ldr	r3, [r3, #4]
3418160c:	f003 0303 	and.w	r3, r3, #3
34181610:	2b01      	cmp	r3, #1
34181612:	d005      	beq.n	34181620 <HAL_GPIO_Init+0x40>
34181614:	683b      	ldr	r3, [r7, #0]
34181616:	685b      	ldr	r3, [r3, #4]
34181618:	f003 0303 	and.w	r3, r3, #3
3418161c:	2b02      	cmp	r3, #2
3418161e:	d130      	bne.n	34181682 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
34181620:	687b      	ldr	r3, [r7, #4]
34181622:	689b      	ldr	r3, [r3, #8]
34181624:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34181626:	697b      	ldr	r3, [r7, #20]
34181628:	005b      	lsls	r3, r3, #1
3418162a:	2203      	movs	r2, #3
3418162c:	fa02 f303 	lsl.w	r3, r2, r3
34181630:	43db      	mvns	r3, r3
34181632:	693a      	ldr	r2, [r7, #16]
34181634:	4013      	ands	r3, r2
34181636:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34181638:	683b      	ldr	r3, [r7, #0]
3418163a:	68da      	ldr	r2, [r3, #12]
3418163c:	697b      	ldr	r3, [r7, #20]
3418163e:	005b      	lsls	r3, r3, #1
34181640:	fa02 f303 	lsl.w	r3, r2, r3
34181644:	693a      	ldr	r2, [r7, #16]
34181646:	4313      	orrs	r3, r2
34181648:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
3418164a:	687b      	ldr	r3, [r7, #4]
3418164c:	693a      	ldr	r2, [r7, #16]
3418164e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
34181650:	687b      	ldr	r3, [r7, #4]
34181652:	685b      	ldr	r3, [r3, #4]
34181654:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
34181656:	2201      	movs	r2, #1
34181658:	697b      	ldr	r3, [r7, #20]
3418165a:	fa02 f303 	lsl.w	r3, r2, r3
3418165e:	43db      	mvns	r3, r3
34181660:	693a      	ldr	r2, [r7, #16]
34181662:	4013      	ands	r3, r2
34181664:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
34181666:	683b      	ldr	r3, [r7, #0]
34181668:	685b      	ldr	r3, [r3, #4]
3418166a:	091b      	lsrs	r3, r3, #4
3418166c:	f003 0201 	and.w	r2, r3, #1
34181670:	697b      	ldr	r3, [r7, #20]
34181672:	fa02 f303 	lsl.w	r3, r2, r3
34181676:	693a      	ldr	r2, [r7, #16]
34181678:	4313      	orrs	r3, r2
3418167a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
3418167c:	687b      	ldr	r3, [r7, #4]
3418167e:	693a      	ldr	r2, [r7, #16]
34181680:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34181682:	683b      	ldr	r3, [r7, #0]
34181684:	685b      	ldr	r3, [r3, #4]
34181686:	f003 0303 	and.w	r3, r3, #3
3418168a:	2b03      	cmp	r3, #3
3418168c:	d109      	bne.n	341816a2 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
3418168e:	683b      	ldr	r3, [r7, #0]
34181690:	685b      	ldr	r3, [r3, #4]
34181692:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
34181696:	2b03      	cmp	r3, #3
34181698:	d11b      	bne.n	341816d2 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
3418169a:	683b      	ldr	r3, [r7, #0]
3418169c:	689b      	ldr	r3, [r3, #8]
3418169e:	2b01      	cmp	r3, #1
341816a0:	d017      	beq.n	341816d2 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
341816a2:	687b      	ldr	r3, [r7, #4]
341816a4:	68db      	ldr	r3, [r3, #12]
341816a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
341816a8:	697b      	ldr	r3, [r7, #20]
341816aa:	005b      	lsls	r3, r3, #1
341816ac:	2203      	movs	r2, #3
341816ae:	fa02 f303 	lsl.w	r3, r2, r3
341816b2:	43db      	mvns	r3, r3
341816b4:	693a      	ldr	r2, [r7, #16]
341816b6:	4013      	ands	r3, r2
341816b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
341816ba:	683b      	ldr	r3, [r7, #0]
341816bc:	689a      	ldr	r2, [r3, #8]
341816be:	697b      	ldr	r3, [r7, #20]
341816c0:	005b      	lsls	r3, r3, #1
341816c2:	fa02 f303 	lsl.w	r3, r2, r3
341816c6:	693a      	ldr	r2, [r7, #16]
341816c8:	4313      	orrs	r3, r2
341816ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
341816cc:	687b      	ldr	r3, [r7, #4]
341816ce:	693a      	ldr	r2, [r7, #16]
341816d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
341816d2:	683b      	ldr	r3, [r7, #0]
341816d4:	685b      	ldr	r3, [r3, #4]
341816d6:	f003 0303 	and.w	r3, r3, #3
341816da:	2b02      	cmp	r3, #2
341816dc:	d123      	bne.n	34181726 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
341816de:	697b      	ldr	r3, [r7, #20]
341816e0:	08da      	lsrs	r2, r3, #3
341816e2:	687b      	ldr	r3, [r7, #4]
341816e4:	3208      	adds	r2, #8
341816e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
341816ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
341816ec:	697b      	ldr	r3, [r7, #20]
341816ee:	f003 0307 	and.w	r3, r3, #7
341816f2:	009b      	lsls	r3, r3, #2
341816f4:	220f      	movs	r2, #15
341816f6:	fa02 f303 	lsl.w	r3, r2, r3
341816fa:	43db      	mvns	r3, r3
341816fc:	693a      	ldr	r2, [r7, #16]
341816fe:	4013      	ands	r3, r2
34181700:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
34181702:	683b      	ldr	r3, [r7, #0]
34181704:	691a      	ldr	r2, [r3, #16]
34181706:	697b      	ldr	r3, [r7, #20]
34181708:	f003 0307 	and.w	r3, r3, #7
3418170c:	009b      	lsls	r3, r3, #2
3418170e:	fa02 f303 	lsl.w	r3, r2, r3
34181712:	693a      	ldr	r2, [r7, #16]
34181714:	4313      	orrs	r3, r2
34181716:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
34181718:	697b      	ldr	r3, [r7, #20]
3418171a:	08da      	lsrs	r2, r3, #3
3418171c:	687b      	ldr	r3, [r7, #4]
3418171e:	3208      	adds	r2, #8
34181720:	6939      	ldr	r1, [r7, #16]
34181722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
34181726:	687b      	ldr	r3, [r7, #4]
34181728:	681b      	ldr	r3, [r3, #0]
3418172a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
3418172c:	697b      	ldr	r3, [r7, #20]
3418172e:	005b      	lsls	r3, r3, #1
34181730:	2203      	movs	r2, #3
34181732:	fa02 f303 	lsl.w	r3, r2, r3
34181736:	43db      	mvns	r3, r3
34181738:	693a      	ldr	r2, [r7, #16]
3418173a:	4013      	ands	r3, r2
3418173c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
3418173e:	683b      	ldr	r3, [r7, #0]
34181740:	685b      	ldr	r3, [r3, #4]
34181742:	f003 0203 	and.w	r2, r3, #3
34181746:	697b      	ldr	r3, [r7, #20]
34181748:	005b      	lsls	r3, r3, #1
3418174a:	fa02 f303 	lsl.w	r3, r2, r3
3418174e:	693a      	ldr	r2, [r7, #16]
34181750:	4313      	orrs	r3, r2
34181752:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
34181754:	687b      	ldr	r3, [r7, #4]
34181756:	693a      	ldr	r2, [r7, #16]
34181758:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
3418175a:	683b      	ldr	r3, [r7, #0]
3418175c:	685b      	ldr	r3, [r3, #4]
3418175e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
34181762:	2b00      	cmp	r3, #0
34181764:	f000 80c2 	beq.w	341818ec <HAL_GPIO_Init+0x30c>
      {
        temp = EXTI->EXTICR[position >> 2u];
34181768:	4a69      	ldr	r2, [pc, #420]	@ (34181910 <HAL_GPIO_Init+0x330>)
3418176a:	697b      	ldr	r3, [r7, #20]
3418176c:	089b      	lsrs	r3, r3, #2
3418176e:	3318      	adds	r3, #24
34181770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
34181774:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34181776:	697b      	ldr	r3, [r7, #20]
34181778:	f003 0303 	and.w	r3, r3, #3
3418177c:	00db      	lsls	r3, r3, #3
3418177e:	220f      	movs	r2, #15
34181780:	fa02 f303 	lsl.w	r3, r2, r3
34181784:	43db      	mvns	r3, r3
34181786:	693a      	ldr	r2, [r7, #16]
34181788:	4013      	ands	r3, r2
3418178a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
3418178c:	687b      	ldr	r3, [r7, #4]
3418178e:	4a61      	ldr	r2, [pc, #388]	@ (34181914 <HAL_GPIO_Init+0x334>)
34181790:	4293      	cmp	r3, r2
34181792:	d043      	beq.n	3418181c <HAL_GPIO_Init+0x23c>
34181794:	687b      	ldr	r3, [r7, #4]
34181796:	4a60      	ldr	r2, [pc, #384]	@ (34181918 <HAL_GPIO_Init+0x338>)
34181798:	4293      	cmp	r3, r2
3418179a:	d03d      	beq.n	34181818 <HAL_GPIO_Init+0x238>
3418179c:	687b      	ldr	r3, [r7, #4]
3418179e:	4a5f      	ldr	r2, [pc, #380]	@ (3418191c <HAL_GPIO_Init+0x33c>)
341817a0:	4293      	cmp	r3, r2
341817a2:	d037      	beq.n	34181814 <HAL_GPIO_Init+0x234>
341817a4:	687b      	ldr	r3, [r7, #4]
341817a6:	4a5e      	ldr	r2, [pc, #376]	@ (34181920 <HAL_GPIO_Init+0x340>)
341817a8:	4293      	cmp	r3, r2
341817aa:	d031      	beq.n	34181810 <HAL_GPIO_Init+0x230>
341817ac:	687b      	ldr	r3, [r7, #4]
341817ae:	4a5d      	ldr	r2, [pc, #372]	@ (34181924 <HAL_GPIO_Init+0x344>)
341817b0:	4293      	cmp	r3, r2
341817b2:	d02b      	beq.n	3418180c <HAL_GPIO_Init+0x22c>
341817b4:	687b      	ldr	r3, [r7, #4]
341817b6:	4a5c      	ldr	r2, [pc, #368]	@ (34181928 <HAL_GPIO_Init+0x348>)
341817b8:	4293      	cmp	r3, r2
341817ba:	d025      	beq.n	34181808 <HAL_GPIO_Init+0x228>
341817bc:	687b      	ldr	r3, [r7, #4]
341817be:	4a5b      	ldr	r2, [pc, #364]	@ (3418192c <HAL_GPIO_Init+0x34c>)
341817c0:	4293      	cmp	r3, r2
341817c2:	d01f      	beq.n	34181804 <HAL_GPIO_Init+0x224>
341817c4:	687b      	ldr	r3, [r7, #4]
341817c6:	4a5a      	ldr	r2, [pc, #360]	@ (34181930 <HAL_GPIO_Init+0x350>)
341817c8:	4293      	cmp	r3, r2
341817ca:	d019      	beq.n	34181800 <HAL_GPIO_Init+0x220>
341817cc:	687b      	ldr	r3, [r7, #4]
341817ce:	4a59      	ldr	r2, [pc, #356]	@ (34181934 <HAL_GPIO_Init+0x354>)
341817d0:	4293      	cmp	r3, r2
341817d2:	d013      	beq.n	341817fc <HAL_GPIO_Init+0x21c>
341817d4:	687b      	ldr	r3, [r7, #4]
341817d6:	4a58      	ldr	r2, [pc, #352]	@ (34181938 <HAL_GPIO_Init+0x358>)
341817d8:	4293      	cmp	r3, r2
341817da:	d00d      	beq.n	341817f8 <HAL_GPIO_Init+0x218>
341817dc:	687b      	ldr	r3, [r7, #4]
341817de:	4a57      	ldr	r2, [pc, #348]	@ (3418193c <HAL_GPIO_Init+0x35c>)
341817e0:	4293      	cmp	r3, r2
341817e2:	d007      	beq.n	341817f4 <HAL_GPIO_Init+0x214>
341817e4:	687b      	ldr	r3, [r7, #4]
341817e6:	4a56      	ldr	r2, [pc, #344]	@ (34181940 <HAL_GPIO_Init+0x360>)
341817e8:	4293      	cmp	r3, r2
341817ea:	d101      	bne.n	341817f0 <HAL_GPIO_Init+0x210>
341817ec:	230b      	movs	r3, #11
341817ee:	e016      	b.n	3418181e <HAL_GPIO_Init+0x23e>
341817f0:	2310      	movs	r3, #16
341817f2:	e014      	b.n	3418181e <HAL_GPIO_Init+0x23e>
341817f4:	230a      	movs	r3, #10
341817f6:	e012      	b.n	3418181e <HAL_GPIO_Init+0x23e>
341817f8:	2309      	movs	r3, #9
341817fa:	e010      	b.n	3418181e <HAL_GPIO_Init+0x23e>
341817fc:	2308      	movs	r3, #8
341817fe:	e00e      	b.n	3418181e <HAL_GPIO_Init+0x23e>
34181800:	2307      	movs	r3, #7
34181802:	e00c      	b.n	3418181e <HAL_GPIO_Init+0x23e>
34181804:	2306      	movs	r3, #6
34181806:	e00a      	b.n	3418181e <HAL_GPIO_Init+0x23e>
34181808:	2305      	movs	r3, #5
3418180a:	e008      	b.n	3418181e <HAL_GPIO_Init+0x23e>
3418180c:	2304      	movs	r3, #4
3418180e:	e006      	b.n	3418181e <HAL_GPIO_Init+0x23e>
34181810:	2303      	movs	r3, #3
34181812:	e004      	b.n	3418181e <HAL_GPIO_Init+0x23e>
34181814:	2302      	movs	r3, #2
34181816:	e002      	b.n	3418181e <HAL_GPIO_Init+0x23e>
34181818:	2301      	movs	r3, #1
3418181a:	e000      	b.n	3418181e <HAL_GPIO_Init+0x23e>
3418181c:	2300      	movs	r3, #0
3418181e:	697a      	ldr	r2, [r7, #20]
34181820:	f002 0203 	and.w	r2, r2, #3
34181824:	00d2      	lsls	r2, r2, #3
34181826:	4093      	lsls	r3, r2
34181828:	693a      	ldr	r2, [r7, #16]
3418182a:	4313      	orrs	r3, r2
3418182c:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
3418182e:	4938      	ldr	r1, [pc, #224]	@ (34181910 <HAL_GPIO_Init+0x330>)
34181830:	697b      	ldr	r3, [r7, #20]
34181832:	089b      	lsrs	r3, r3, #2
34181834:	3318      	adds	r3, #24
34181836:	693a      	ldr	r2, [r7, #16]
34181838:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
3418183c:	4b34      	ldr	r3, [pc, #208]	@ (34181910 <HAL_GPIO_Init+0x330>)
3418183e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34181842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34181844:	68fb      	ldr	r3, [r7, #12]
34181846:	43db      	mvns	r3, r3
34181848:	693a      	ldr	r2, [r7, #16]
3418184a:	4013      	ands	r3, r2
3418184c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
3418184e:	683b      	ldr	r3, [r7, #0]
34181850:	685b      	ldr	r3, [r3, #4]
34181852:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34181856:	2b00      	cmp	r3, #0
34181858:	d003      	beq.n	34181862 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
3418185a:	693a      	ldr	r2, [r7, #16]
3418185c:	68fb      	ldr	r3, [r7, #12]
3418185e:	4313      	orrs	r3, r2
34181860:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
34181862:	4a2b      	ldr	r2, [pc, #172]	@ (34181910 <HAL_GPIO_Init+0x330>)
34181864:	693b      	ldr	r3, [r7, #16]
34181866:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
3418186a:	4b29      	ldr	r3, [pc, #164]	@ (34181910 <HAL_GPIO_Init+0x330>)
3418186c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34181870:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
34181872:	68fb      	ldr	r3, [r7, #12]
34181874:	43db      	mvns	r3, r3
34181876:	693a      	ldr	r2, [r7, #16]
34181878:	4013      	ands	r3, r2
3418187a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
3418187c:	683b      	ldr	r3, [r7, #0]
3418187e:	685b      	ldr	r3, [r3, #4]
34181880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34181884:	2b00      	cmp	r3, #0
34181886:	d003      	beq.n	34181890 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
34181888:	693a      	ldr	r2, [r7, #16]
3418188a:	68fb      	ldr	r3, [r7, #12]
3418188c:	4313      	orrs	r3, r2
3418188e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
34181890:	4a1f      	ldr	r2, [pc, #124]	@ (34181910 <HAL_GPIO_Init+0x330>)
34181892:	693b      	ldr	r3, [r7, #16]
34181894:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
34181898:	4b1d      	ldr	r3, [pc, #116]	@ (34181910 <HAL_GPIO_Init+0x330>)
3418189a:	681b      	ldr	r3, [r3, #0]
3418189c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
3418189e:	68fb      	ldr	r3, [r7, #12]
341818a0:	43db      	mvns	r3, r3
341818a2:	693a      	ldr	r2, [r7, #16]
341818a4:	4013      	ands	r3, r2
341818a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
341818a8:	683b      	ldr	r3, [r7, #0]
341818aa:	685b      	ldr	r3, [r3, #4]
341818ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
341818b0:	2b00      	cmp	r3, #0
341818b2:	d003      	beq.n	341818bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
341818b4:	693a      	ldr	r2, [r7, #16]
341818b6:	68fb      	ldr	r3, [r7, #12]
341818b8:	4313      	orrs	r3, r2
341818ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
341818bc:	4a14      	ldr	r2, [pc, #80]	@ (34181910 <HAL_GPIO_Init+0x330>)
341818be:	693b      	ldr	r3, [r7, #16]
341818c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
341818c2:	4b13      	ldr	r3, [pc, #76]	@ (34181910 <HAL_GPIO_Init+0x330>)
341818c4:	685b      	ldr	r3, [r3, #4]
341818c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
341818c8:	68fb      	ldr	r3, [r7, #12]
341818ca:	43db      	mvns	r3, r3
341818cc:	693a      	ldr	r2, [r7, #16]
341818ce:	4013      	ands	r3, r2
341818d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
341818d2:	683b      	ldr	r3, [r7, #0]
341818d4:	685b      	ldr	r3, [r3, #4]
341818d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
341818da:	2b00      	cmp	r3, #0
341818dc:	d003      	beq.n	341818e6 <HAL_GPIO_Init+0x306>
        {
          temp |= iocurrent;
341818de:	693a      	ldr	r2, [r7, #16]
341818e0:	68fb      	ldr	r3, [r7, #12]
341818e2:	4313      	orrs	r3, r2
341818e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
341818e6:	4a0a      	ldr	r2, [pc, #40]	@ (34181910 <HAL_GPIO_Init+0x330>)
341818e8:	693b      	ldr	r3, [r7, #16]
341818ea:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
341818ec:	697b      	ldr	r3, [r7, #20]
341818ee:	3301      	adds	r3, #1
341818f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
341818f2:	683b      	ldr	r3, [r7, #0]
341818f4:	681a      	ldr	r2, [r3, #0]
341818f6:	697b      	ldr	r3, [r7, #20]
341818f8:	fa22 f303 	lsr.w	r3, r2, r3
341818fc:	2b00      	cmp	r3, #0
341818fe:	f47f ae77 	bne.w	341815f0 <HAL_GPIO_Init+0x10>
  }
}
34181902:	bf00      	nop
34181904:	bf00      	nop
34181906:	371c      	adds	r7, #28
34181908:	46bd      	mov	sp, r7
3418190a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418190e:	4770      	bx	lr
34181910:	56025000 	.word	0x56025000
34181914:	56020000 	.word	0x56020000
34181918:	56020400 	.word	0x56020400
3418191c:	56020800 	.word	0x56020800
34181920:	56020c00 	.word	0x56020c00
34181924:	56021000 	.word	0x56021000
34181928:	56021400 	.word	0x56021400
3418192c:	56021800 	.word	0x56021800
34181930:	56021c00 	.word	0x56021c00
34181934:	56023400 	.word	0x56023400
34181938:	56023800 	.word	0x56023800
3418193c:	56023c00 	.word	0x56023c00
34181940:	56024000 	.word	0x56024000

34181944 <HAL_PWREx_ConfigSupply>:
  * @note: The power supply configuration is not reset by wakeup from Standby mode and
  *        application reset, but only reset by VDD POR.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
34181944:	b580      	push	{r7, lr}
34181946:	b084      	sub	sp, #16
34181948:	af00      	add	r7, sp, #0
3418194a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR1, PWR_SUPPLY_CONFIG_MASK, SupplySource);
3418194c:	4b10      	ldr	r3, [pc, #64]	@ (34181990 <HAL_PWREx_ConfigSupply+0x4c>)
3418194e:	681b      	ldr	r3, [r3, #0]
34181950:	f023 0204 	bic.w	r2, r3, #4
34181954:	490e      	ldr	r1, [pc, #56]	@ (34181990 <HAL_PWREx_ConfigSupply+0x4c>)
34181956:	687b      	ldr	r3, [r7, #4]
34181958:	4313      	orrs	r3, r2
3418195a:	600b      	str	r3, [r1, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
3418195c:	f7ff fc9e 	bl	3418129c <HAL_GetTick>
34181960:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
34181962:	e009      	b.n	34181978 <HAL_PWREx_ConfigSupply+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
34181964:	f7ff fc9a 	bl	3418129c <HAL_GetTick>
34181968:	4602      	mov	r2, r0
3418196a:	68fb      	ldr	r3, [r7, #12]
3418196c:	1ad3      	subs	r3, r2, r3
3418196e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
34181972:	d901      	bls.n	34181978 <HAL_PWREx_ConfigSupply+0x34>
    {
      return HAL_ERROR;
34181974:	2301      	movs	r3, #1
34181976:	e006      	b.n	34181986 <HAL_PWREx_ConfigSupply+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_ACTVOSRDY) == 0U)
34181978:	4b05      	ldr	r3, [pc, #20]	@ (34181990 <HAL_PWREx_ConfigSupply+0x4c>)
3418197a:	6a1b      	ldr	r3, [r3, #32]
3418197c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34181980:	2b00      	cmp	r3, #0
34181982:	d0ef      	beq.n	34181964 <HAL_PWREx_ConfigSupply+0x20>
    }
  }

  return HAL_OK;
34181984:	2300      	movs	r3, #0
}
34181986:	4618      	mov	r0, r3
34181988:	3710      	adds	r7, #16
3418198a:	46bd      	mov	sp, r7
3418198c:	bd80      	pop	{r7, pc}
3418198e:	bf00      	nop
34181990:	56024800 	.word	0x56024800

34181994 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
34181994:	b580      	push	{r7, lr}
34181996:	b084      	sub	sp, #16
34181998:	af00      	add	r7, sp, #0
3418199a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->VOSCR, PWR_VOSCR_VOS, VoltageScaling);
3418199c:	4b10      	ldr	r3, [pc, #64]	@ (341819e0 <HAL_PWREx_ControlVoltageScaling+0x4c>)
3418199e:	6a1b      	ldr	r3, [r3, #32]
341819a0:	f023 0201 	bic.w	r2, r3, #1
341819a4:	490e      	ldr	r1, [pc, #56]	@ (341819e0 <HAL_PWREx_ControlVoltageScaling+0x4c>)
341819a6:	687b      	ldr	r3, [r7, #4]
341819a8:	4313      	orrs	r3, r2
341819aa:	620b      	str	r3, [r1, #32]

  /* Get tick */
  tickstart = HAL_GetTick();
341819ac:	f7ff fc76 	bl	3418129c <HAL_GetTick>
341819b0:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->VOSCR & PWR_VOSCR_VOSRDY) == 0U)
341819b2:	e009      	b.n	341819c8 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
341819b4:	f7ff fc72 	bl	3418129c <HAL_GetTick>
341819b8:	4602      	mov	r2, r0
341819ba:	68fb      	ldr	r3, [r7, #12]
341819bc:	1ad3      	subs	r3, r2, r3
341819be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
341819c2:	d901      	bls.n	341819c8 <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
341819c4:	2301      	movs	r3, #1
341819c6:	e006      	b.n	341819d6 <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->VOSCR & PWR_VOSCR_VOSRDY) == 0U)
341819c8:	4b05      	ldr	r3, [pc, #20]	@ (341819e0 <HAL_PWREx_ControlVoltageScaling+0x4c>)
341819ca:	6a1b      	ldr	r3, [r3, #32]
341819cc:	f003 0302 	and.w	r3, r3, #2
341819d0:	2b00      	cmp	r3, #0
341819d2:	d0ef      	beq.n	341819b4 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
341819d4:	2300      	movs	r3, #0
}
341819d6:	4618      	mov	r0, r3
341819d8:	3710      	adds	r7, #16
341819da:	46bd      	mov	sp, r7
341819dc:	bd80      	pop	{r7, pc}
341819de:	bf00      	nop
341819e0:	56024800 	.word	0x56024800

341819e4 <HAL_PWREx_EnableVddIO3>:
  * @brief  Enable VDDIO3 supply valid.
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
341819e4:	b480      	push	{r7}
341819e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
341819e8:	4b05      	ldr	r3, [pc, #20]	@ (34181a00 <HAL_PWREx_EnableVddIO3+0x1c>)
341819ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341819ec:	4a04      	ldr	r2, [pc, #16]	@ (34181a00 <HAL_PWREx_EnableVddIO3+0x1c>)
341819ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
341819f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
341819f4:	bf00      	nop
341819f6:	46bd      	mov	sp, r7
341819f8:	f85d 7b04 	ldr.w	r7, [sp], #4
341819fc:	4770      	bx	lr
341819fe:	bf00      	nop
34181a00:	56024800 	.word	0x56024800

34181a04 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll SR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
34181a04:	b480      	push	{r7}
34181a06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34181a08:	4b06      	ldr	r3, [pc, #24]	@ (34181a24 <LL_RCC_HSE_IsReady+0x20>)
34181a0a:	685b      	ldr	r3, [r3, #4]
34181a0c:	f003 0310 	and.w	r3, r3, #16
34181a10:	2b00      	cmp	r3, #0
34181a12:	d001      	beq.n	34181a18 <LL_RCC_HSE_IsReady+0x14>
34181a14:	2301      	movs	r3, #1
34181a16:	e000      	b.n	34181a1a <LL_RCC_HSE_IsReady+0x16>
34181a18:	2300      	movs	r3, #0
}
34181a1a:	4618      	mov	r0, r3
34181a1c:	46bd      	mov	sp, r7
34181a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181a22:	4770      	bx	lr
34181a24:	56028000 	.word	0x56028000

34181a28 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CSR          HSIONS        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
34181a28:	b480      	push	{r7}
34181a2a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
34181a2c:	4b04      	ldr	r3, [pc, #16]	@ (34181a40 <LL_RCC_HSI_Enable+0x18>)
34181a2e:	2208      	movs	r2, #8
34181a30:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34181a34:	bf00      	nop
34181a36:	46bd      	mov	sp, r7
34181a38:	f85d 7b04 	ldr.w	r7, [sp], #4
34181a3c:	4770      	bx	lr
34181a3e:	bf00      	nop
34181a40:	56028000 	.word	0x56028000

34181a44 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CCR          HSIONC        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
34181a44:	b480      	push	{r7}
34181a46:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
34181a48:	4b05      	ldr	r3, [pc, #20]	@ (34181a60 <LL_RCC_HSI_Disable+0x1c>)
34181a4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181a4e:	461a      	mov	r2, r3
34181a50:	2308      	movs	r3, #8
34181a52:	6013      	str	r3, [r2, #0]
}
34181a54:	bf00      	nop
34181a56:	46bd      	mov	sp, r7
34181a58:	f85d 7b04 	ldr.w	r7, [sp], #4
34181a5c:	4770      	bx	lr
34181a5e:	bf00      	nop
34181a60:	56028000 	.word	0x56028000

34181a64 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll SR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
34181a64:	b480      	push	{r7}
34181a66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34181a68:	4b06      	ldr	r3, [pc, #24]	@ (34181a84 <LL_RCC_HSI_IsReady+0x20>)
34181a6a:	685b      	ldr	r3, [r3, #4]
34181a6c:	f003 0308 	and.w	r3, r3, #8
34181a70:	2b00      	cmp	r3, #0
34181a72:	d001      	beq.n	34181a78 <LL_RCC_HSI_IsReady+0x14>
34181a74:	2301      	movs	r3, #1
34181a76:	e000      	b.n	34181a7a <LL_RCC_HSI_IsReady+0x16>
34181a78:	2300      	movs	r3, #0
}
34181a7a:	4618      	mov	r0, r3
34181a7c:	46bd      	mov	sp, r7
34181a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181a82:	4770      	bx	lr
34181a84:	56028000 	.word	0x56028000

34181a88 <LL_RCC_HSI_SetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_HSI_SetDivider(uint32_t Divider)
{
34181a88:	b480      	push	{r7}
34181a8a:	b083      	sub	sp, #12
34181a8c:	af00      	add	r7, sp, #0
34181a8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
34181a90:	4b06      	ldr	r3, [pc, #24]	@ (34181aac <LL_RCC_HSI_SetDivider+0x24>)
34181a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34181a94:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
34181a98:	4904      	ldr	r1, [pc, #16]	@ (34181aac <LL_RCC_HSI_SetDivider+0x24>)
34181a9a:	687b      	ldr	r3, [r7, #4]
34181a9c:	4313      	orrs	r3, r2
34181a9e:	648b      	str	r3, [r1, #72]	@ 0x48
}
34181aa0:	bf00      	nop
34181aa2:	370c      	adds	r7, #12
34181aa4:	46bd      	mov	sp, r7
34181aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
34181aaa:	4770      	bx	lr
34181aac:	56028000 	.word	0x56028000

34181ab0 <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV_2
  *         @arg @ref LL_RCC_HSI_DIV_4
  *         @arg @ref LL_RCC_HSI_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
34181ab0:	b480      	push	{r7}
34181ab2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34181ab4:	4b04      	ldr	r3, [pc, #16]	@ (34181ac8 <LL_RCC_HSI_GetDivider+0x18>)
34181ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34181ab8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
34181abc:	4618      	mov	r0, r3
34181abe:	46bd      	mov	sp, r7
34181ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
34181ac4:	4770      	bx	lr
34181ac6:	bf00      	nop
34181ac8:	56028000 	.word	0x56028000

34181acc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll HSICFGR      HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value This parameter can be a value between 0 and 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
34181acc:	b480      	push	{r7}
34181ace:	b083      	sub	sp, #12
34181ad0:	af00      	add	r7, sp, #0
34181ad2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
34181ad4:	4b07      	ldr	r3, [pc, #28]	@ (34181af4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34181ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34181ad8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
34181adc:	687b      	ldr	r3, [r7, #4]
34181ade:	041b      	lsls	r3, r3, #16
34181ae0:	4904      	ldr	r1, [pc, #16]	@ (34181af4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
34181ae2:	4313      	orrs	r3, r2
34181ae4:	648b      	str	r3, [r1, #72]	@ 0x48
}
34181ae6:	bf00      	nop
34181ae8:	370c      	adds	r7, #12
34181aea:	46bd      	mov	sp, r7
34181aec:	f85d 7b04 	ldr.w	r7, [sp], #4
34181af0:	4770      	bx	lr
34181af2:	bf00      	nop
34181af4:	56028000 	.word	0x56028000

34181af8 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CSR          MSIONS        LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
34181af8:	b480      	push	{r7}
34181afa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
34181afc:	4b04      	ldr	r3, [pc, #16]	@ (34181b10 <LL_RCC_MSI_Enable+0x18>)
34181afe:	2204      	movs	r2, #4
34181b00:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34181b04:	bf00      	nop
34181b06:	46bd      	mov	sp, r7
34181b08:	f85d 7b04 	ldr.w	r7, [sp], #4
34181b0c:	4770      	bx	lr
34181b0e:	bf00      	nop
34181b10:	56028000 	.word	0x56028000

34181b14 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CCR          MSIONC        LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
34181b14:	b480      	push	{r7}
34181b16:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
34181b18:	4b05      	ldr	r3, [pc, #20]	@ (34181b30 <LL_RCC_MSI_Disable+0x1c>)
34181b1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181b1e:	461a      	mov	r2, r3
34181b20:	2304      	movs	r3, #4
34181b22:	6013      	str	r3, [r2, #0]
}
34181b24:	bf00      	nop
34181b26:	46bd      	mov	sp, r7
34181b28:	f85d 7b04 	ldr.w	r7, [sp], #4
34181b2c:	4770      	bx	lr
34181b2e:	bf00      	nop
34181b30:	56028000 	.word	0x56028000

34181b34 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI clock is ready
  * @rmtoll SR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
34181b34:	b480      	push	{r7}
34181b36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34181b38:	4b06      	ldr	r3, [pc, #24]	@ (34181b54 <LL_RCC_MSI_IsReady+0x20>)
34181b3a:	685b      	ldr	r3, [r3, #4]
34181b3c:	f003 0304 	and.w	r3, r3, #4
34181b40:	2b00      	cmp	r3, #0
34181b42:	d001      	beq.n	34181b48 <LL_RCC_MSI_IsReady+0x14>
34181b44:	2301      	movs	r3, #1
34181b46:	e000      	b.n	34181b4a <LL_RCC_MSI_IsReady+0x16>
34181b48:	2300      	movs	r3, #0
}
34181b4a:	4618      	mov	r0, r3
34181b4c:	46bd      	mov	sp, r7
34181b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181b52:	4770      	bx	lr
34181b54:	56028000 	.word	0x56028000

34181b58 <LL_RCC_MSI_SetFrequency>:
  *         @arg @ref LL_RCC_MSI_FREQ_4MHZ
  *         @arg @ref LL_RCC_MSI_FREQ_16MHZ
  * @retval None.
  */
__STATIC_INLINE void LL_RCC_MSI_SetFrequency(uint32_t Value)
{
34181b58:	b480      	push	{r7}
34181b5a:	b083      	sub	sp, #12
34181b5c:	af00      	add	r7, sp, #0
34181b5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
34181b60:	4b06      	ldr	r3, [pc, #24]	@ (34181b7c <LL_RCC_MSI_SetFrequency+0x24>)
34181b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34181b64:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34181b68:	4904      	ldr	r1, [pc, #16]	@ (34181b7c <LL_RCC_MSI_SetFrequency+0x24>)
34181b6a:	687b      	ldr	r3, [r7, #4]
34181b6c:	4313      	orrs	r3, r2
34181b6e:	644b      	str	r3, [r1, #68]	@ 0x44
}
34181b70:	bf00      	nop
34181b72:	370c      	adds	r7, #12
34181b74:	46bd      	mov	sp, r7
34181b76:	f85d 7b04 	ldr.w	r7, [sp], #4
34181b7a:	4770      	bx	lr
34181b7c:	56028000 	.word	0x56028000

34181b80 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll MSICFGR      MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value can be a value between 0 and 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
34181b80:	b480      	push	{r7}
34181b82:	b083      	sub	sp, #12
34181b84:	af00      	add	r7, sp, #0
34181b86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
34181b88:	4b07      	ldr	r3, [pc, #28]	@ (34181ba8 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34181b8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34181b8c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
34181b90:	687b      	ldr	r3, [r7, #4]
34181b92:	041b      	lsls	r3, r3, #16
34181b94:	4904      	ldr	r1, [pc, #16]	@ (34181ba8 <LL_RCC_MSI_SetCalibTrimming+0x28>)
34181b96:	4313      	orrs	r3, r2
34181b98:	644b      	str	r3, [r1, #68]	@ 0x44
}
34181b9a:	bf00      	nop
34181b9c:	370c      	adds	r7, #12
34181b9e:	46bd      	mov	sp, r7
34181ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
34181ba4:	4770      	bx	lr
34181ba6:	bf00      	nop
34181ba8:	56028000 	.word	0x56028000

34181bac <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll SR           LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
34181bac:	b480      	push	{r7}
34181bae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34181bb0:	4b06      	ldr	r3, [pc, #24]	@ (34181bcc <LL_RCC_LSE_IsReady+0x20>)
34181bb2:	685b      	ldr	r3, [r3, #4]
34181bb4:	f003 0302 	and.w	r3, r3, #2
34181bb8:	2b00      	cmp	r3, #0
34181bba:	d001      	beq.n	34181bc0 <LL_RCC_LSE_IsReady+0x14>
34181bbc:	2301      	movs	r3, #1
34181bbe:	e000      	b.n	34181bc2 <LL_RCC_LSE_IsReady+0x16>
34181bc0:	2300      	movs	r3, #0
}
34181bc2:	4618      	mov	r0, r3
34181bc4:	46bd      	mov	sp, r7
34181bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
34181bca:	4770      	bx	lr
34181bcc:	56028000 	.word	0x56028000

34181bd0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSIONS        LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
34181bd0:	b480      	push	{r7}
34181bd2:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
34181bd4:	4b04      	ldr	r3, [pc, #16]	@ (34181be8 <LL_RCC_LSI_Enable+0x18>)
34181bd6:	2201      	movs	r2, #1
34181bd8:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
}
34181bdc:	bf00      	nop
34181bde:	46bd      	mov	sp, r7
34181be0:	f85d 7b04 	ldr.w	r7, [sp], #4
34181be4:	4770      	bx	lr
34181be6:	bf00      	nop
34181be8:	56028000 	.word	0x56028000

34181bec <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CCR          LSIONC        LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
34181bec:	b480      	push	{r7}
34181bee:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
34181bf0:	4b05      	ldr	r3, [pc, #20]	@ (34181c08 <LL_RCC_LSI_Disable+0x1c>)
34181bf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181bf6:	461a      	mov	r2, r3
34181bf8:	2301      	movs	r3, #1
34181bfa:	6013      	str	r3, [r2, #0]
}
34181bfc:	bf00      	nop
34181bfe:	46bd      	mov	sp, r7
34181c00:	f85d 7b04 	ldr.w	r7, [sp], #4
34181c04:	4770      	bx	lr
34181c06:	bf00      	nop
34181c08:	56028000 	.word	0x56028000

34181c0c <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll SR           LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
34181c0c:	b480      	push	{r7}
34181c0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34181c10:	4b04      	ldr	r3, [pc, #16]	@ (34181c24 <LL_RCC_LSI_IsReady+0x18>)
34181c12:	685b      	ldr	r3, [r3, #4]
34181c14:	f003 0301 	and.w	r3, r3, #1
}
34181c18:	4618      	mov	r0, r3
34181c1a:	46bd      	mov	sp, r7
34181c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
34181c20:	4770      	bx	lr
34181c22:	bf00      	nop
34181c24:	56028000 	.word	0x56028000

34181c28 <LL_RCC_GetCpuClkSource>:
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_STATUS_IC1
  */
__STATIC_INLINE uint32_t LL_RCC_GetCpuClkSource(void)
{
34181c28:	b480      	push	{r7}
34181c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
34181c2c:	4b04      	ldr	r3, [pc, #16]	@ (34181c40 <LL_RCC_GetCpuClkSource+0x18>)
34181c2e:	6a1b      	ldr	r3, [r3, #32]
34181c30:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
34181c34:	4618      	mov	r0, r3
34181c36:	46bd      	mov	sp, r7
34181c38:	f85d 7b04 	ldr.w	r7, [sp], #4
34181c3c:	4770      	bx	lr
34181c3e:	bf00      	nop
34181c40:	56028000 	.word	0x56028000

34181c44 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_IC2_IC6_IC11
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
34181c44:	b480      	push	{r7}
34181c46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
34181c48:	4b04      	ldr	r3, [pc, #16]	@ (34181c5c <LL_RCC_GetSysClkSource+0x18>)
34181c4a:	6a1b      	ldr	r3, [r3, #32]
34181c4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34181c50:	4618      	mov	r0, r3
34181c52:	46bd      	mov	sp, r7
34181c54:	f85d 7b04 	ldr.w	r7, [sp], #4
34181c58:	4770      	bx	lr
34181c5a:	bf00      	nop
34181c5c:	56028000 	.word	0x56028000

34181c60 <LL_RCC_PLL1_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetSource(void)
{
34181c60:	b480      	push	{r7}
34181c62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34181c64:	4b04      	ldr	r3, [pc, #16]	@ (34181c78 <LL_RCC_PLL1_GetSource+0x18>)
34181c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34181c6a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34181c6e:	4618      	mov	r0, r3
34181c70:	46bd      	mov	sp, r7
34181c72:	f85d 7b04 	ldr.w	r7, [sp], #4
34181c76:	4770      	bx	lr
34181c78:	56028000 	.word	0x56028000

34181c7c <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
34181c7c:	b480      	push	{r7}
34181c7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34181c80:	4b07      	ldr	r3, [pc, #28]	@ (34181ca0 <LL_RCC_PLL1_IsReady+0x24>)
34181c82:	685b      	ldr	r3, [r3, #4]
34181c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34181c88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34181c8c:	d101      	bne.n	34181c92 <LL_RCC_PLL1_IsReady+0x16>
34181c8e:	2301      	movs	r3, #1
34181c90:	e000      	b.n	34181c94 <LL_RCC_PLL1_IsReady+0x18>
34181c92:	2300      	movs	r3, #0
}
34181c94:	4618      	mov	r0, r3
34181c96:	46bd      	mov	sp, r7
34181c98:	f85d 7b04 	ldr.w	r7, [sp], #4
34181c9c:	4770      	bx	lr
34181c9e:	bf00      	nop
34181ca0:	56028000 	.word	0x56028000

34181ca4 <LL_RCC_PLL1_IsEnabledBypass>:
  * @brief  Check if PLL1 bypass is enabled
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
34181ca4:	b480      	push	{r7}
34181ca6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34181ca8:	4b07      	ldr	r3, [pc, #28]	@ (34181cc8 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34181caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34181cae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34181cb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34181cb6:	d101      	bne.n	34181cbc <LL_RCC_PLL1_IsEnabledBypass+0x18>
34181cb8:	2301      	movs	r3, #1
34181cba:	e000      	b.n	34181cbe <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34181cbc:	2300      	movs	r3, #0
}
34181cbe:	4618      	mov	r0, r3
34181cc0:	46bd      	mov	sp, r7
34181cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
34181cc6:	4770      	bx	lr
34181cc8:	56028000 	.word	0x56028000

34181ccc <LL_RCC_PLL2_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetSource(void)
{
34181ccc:	b480      	push	{r7}
34181cce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34181cd0:	4b04      	ldr	r3, [pc, #16]	@ (34181ce4 <LL_RCC_PLL2_GetSource+0x18>)
34181cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34181cd6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34181cda:	4618      	mov	r0, r3
34181cdc:	46bd      	mov	sp, r7
34181cde:	f85d 7b04 	ldr.w	r7, [sp], #4
34181ce2:	4770      	bx	lr
34181ce4:	56028000 	.word	0x56028000

34181ce8 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll SR           PLL2RDY         LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
34181ce8:	b480      	push	{r7}
34181cea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34181cec:	4b07      	ldr	r3, [pc, #28]	@ (34181d0c <LL_RCC_PLL2_IsReady+0x24>)
34181cee:	685b      	ldr	r3, [r3, #4]
34181cf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34181cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34181cf8:	d101      	bne.n	34181cfe <LL_RCC_PLL2_IsReady+0x16>
34181cfa:	2301      	movs	r3, #1
34181cfc:	e000      	b.n	34181d00 <LL_RCC_PLL2_IsReady+0x18>
34181cfe:	2300      	movs	r3, #0
}
34181d00:	4618      	mov	r0, r3
34181d02:	46bd      	mov	sp, r7
34181d04:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d08:	4770      	bx	lr
34181d0a:	bf00      	nop
34181d0c:	56028000 	.word	0x56028000

34181d10 <LL_RCC_PLL2_IsEnabledBypass>:
  * @brief  Check if PLL2 bypass is enabled
  * @rmtoll PLL2CFGR1    PLL2BYP         LL_RCC_PLL2_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsEnabledBypass(void)
{
34181d10:	b480      	push	{r7}
34181d12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34181d14:	4b07      	ldr	r3, [pc, #28]	@ (34181d34 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34181d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34181d1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34181d1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34181d22:	d101      	bne.n	34181d28 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34181d24:	2301      	movs	r3, #1
34181d26:	e000      	b.n	34181d2a <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34181d28:	2300      	movs	r3, #0
}
34181d2a:	4618      	mov	r0, r3
34181d2c:	46bd      	mov	sp, r7
34181d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d32:	4770      	bx	lr
34181d34:	56028000 	.word	0x56028000

34181d38 <LL_RCC_PLL3_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetSource(void)
{
34181d38:	b480      	push	{r7}
34181d3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34181d3c:	4b04      	ldr	r3, [pc, #16]	@ (34181d50 <LL_RCC_PLL3_GetSource+0x18>)
34181d3e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34181d42:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34181d46:	4618      	mov	r0, r3
34181d48:	46bd      	mov	sp, r7
34181d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d4e:	4770      	bx	lr
34181d50:	56028000 	.word	0x56028000

34181d54 <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll SR           PLL3RDY         LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
34181d54:	b480      	push	{r7}
34181d56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34181d58:	4b07      	ldr	r3, [pc, #28]	@ (34181d78 <LL_RCC_PLL3_IsReady+0x24>)
34181d5a:	685b      	ldr	r3, [r3, #4]
34181d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34181d60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34181d64:	d101      	bne.n	34181d6a <LL_RCC_PLL3_IsReady+0x16>
34181d66:	2301      	movs	r3, #1
34181d68:	e000      	b.n	34181d6c <LL_RCC_PLL3_IsReady+0x18>
34181d6a:	2300      	movs	r3, #0
}
34181d6c:	4618      	mov	r0, r3
34181d6e:	46bd      	mov	sp, r7
34181d70:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d74:	4770      	bx	lr
34181d76:	bf00      	nop
34181d78:	56028000 	.word	0x56028000

34181d7c <LL_RCC_PLL3_IsEnabledBypass>:
  * @brief  Check if PLL3 bypass is enabled
  * @rmtoll PLL3CFGR1    PLL3BYP         LL_RCC_PLL3_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsEnabledBypass(void)
{
34181d7c:	b480      	push	{r7}
34181d7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34181d80:	4b07      	ldr	r3, [pc, #28]	@ (34181da0 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
34181d82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34181d86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34181d8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34181d8e:	d101      	bne.n	34181d94 <LL_RCC_PLL3_IsEnabledBypass+0x18>
34181d90:	2301      	movs	r3, #1
34181d92:	e000      	b.n	34181d96 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34181d94:	2300      	movs	r3, #0
}
34181d96:	4618      	mov	r0, r3
34181d98:	46bd      	mov	sp, r7
34181d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
34181d9e:	4770      	bx	lr
34181da0:	56028000 	.word	0x56028000

34181da4 <LL_RCC_PLL4_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_I2S_CKIN
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_GetSource(void)
{
34181da4:	b480      	push	{r7}
34181da6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34181da8:	4b04      	ldr	r3, [pc, #16]	@ (34181dbc <LL_RCC_PLL4_GetSource+0x18>)
34181daa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34181dae:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34181db2:	4618      	mov	r0, r3
34181db4:	46bd      	mov	sp, r7
34181db6:	f85d 7b04 	ldr.w	r7, [sp], #4
34181dba:	4770      	bx	lr
34181dbc:	56028000 	.word	0x56028000

34181dc0 <LL_RCC_PLL4_IsReady>:
  * @brief  Check if PLL4 Ready
  * @rmtoll SR           PLL4RDY         LL_RCC_PLL4_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsReady(void)
{
34181dc0:	b480      	push	{r7}
34181dc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34181dc4:	4b07      	ldr	r3, [pc, #28]	@ (34181de4 <LL_RCC_PLL4_IsReady+0x24>)
34181dc6:	685b      	ldr	r3, [r3, #4]
34181dc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34181dcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34181dd0:	d101      	bne.n	34181dd6 <LL_RCC_PLL4_IsReady+0x16>
34181dd2:	2301      	movs	r3, #1
34181dd4:	e000      	b.n	34181dd8 <LL_RCC_PLL4_IsReady+0x18>
34181dd6:	2300      	movs	r3, #0
}
34181dd8:	4618      	mov	r0, r3
34181dda:	46bd      	mov	sp, r7
34181ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
34181de0:	4770      	bx	lr
34181de2:	bf00      	nop
34181de4:	56028000 	.word	0x56028000

34181de8 <LL_RCC_PLL4_IsEnabledBypass>:
  * @brief  Check if PLL4 bypass is enabled
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
34181de8:	b480      	push	{r7}
34181dea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34181dec:	4b07      	ldr	r3, [pc, #28]	@ (34181e0c <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34181dee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34181df2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34181df6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34181dfa:	d101      	bne.n	34181e00 <LL_RCC_PLL4_IsEnabledBypass+0x18>
34181dfc:	2301      	movs	r3, #1
34181dfe:	e000      	b.n	34181e02 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
34181e00:	2300      	movs	r3, #0
}
34181e02:	4618      	mov	r0, r3
34181e04:	46bd      	mov	sp, r7
34181e06:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e0a:	4770      	bx	lr
34181e0c:	56028000 	.word	0x56028000

34181e10 <LL_RCC_IC1_Enable>:
  * @brief  Enable IC1
  * @rmtoll DIVENSR      IC1ENS        LL_RCC_IC1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC1_Enable(void)
{
34181e10:	b480      	push	{r7}
34181e12:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
34181e14:	4b04      	ldr	r3, [pc, #16]	@ (34181e28 <LL_RCC_IC1_Enable+0x18>)
34181e16:	2201      	movs	r2, #1
34181e18:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34181e1c:	bf00      	nop
34181e1e:	46bd      	mov	sp, r7
34181e20:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e24:	4770      	bx	lr
34181e26:	bf00      	nop
34181e28:	56028000 	.word	0x56028000

34181e2c <LL_RCC_IC1_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
34181e2c:	b480      	push	{r7}
34181e2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34181e30:	4b04      	ldr	r3, [pc, #16]	@ (34181e44 <LL_RCC_IC1_GetSource+0x18>)
34181e32:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34181e36:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34181e3a:	4618      	mov	r0, r3
34181e3c:	46bd      	mov	sp, r7
34181e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e42:	4770      	bx	lr
34181e44:	56028000 	.word	0x56028000

34181e48 <LL_RCC_IC1_GetDivider>:
  * @brief  Get IC1 divider
  * @rmtoll IC1CFGR      IC1INT        LL_RCC_IC1_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetDivider(void)
{
34181e48:	b480      	push	{r7}
34181e4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34181e4c:	4b05      	ldr	r3, [pc, #20]	@ (34181e64 <LL_RCC_IC1_GetDivider+0x1c>)
34181e4e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34181e52:	0c1b      	lsrs	r3, r3, #16
34181e54:	b2db      	uxtb	r3, r3
34181e56:	3301      	adds	r3, #1
}
34181e58:	4618      	mov	r0, r3
34181e5a:	46bd      	mov	sp, r7
34181e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e60:	4770      	bx	lr
34181e62:	bf00      	nop
34181e64:	56028000 	.word	0x56028000

34181e68 <LL_RCC_IC2_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
34181e68:	b480      	push	{r7}
34181e6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34181e6c:	4b04      	ldr	r3, [pc, #16]	@ (34181e80 <LL_RCC_IC2_GetSource+0x18>)
34181e6e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34181e72:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34181e76:	4618      	mov	r0, r3
34181e78:	46bd      	mov	sp, r7
34181e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e7e:	4770      	bx	lr
34181e80:	56028000 	.word	0x56028000

34181e84 <LL_RCC_IC2_GetDivider>:
  * @brief  Get IC2 divider
  * @rmtoll IC2CFGR      IC2INT        LL_RCC_IC2_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetDivider(void)
{
34181e84:	b480      	push	{r7}
34181e86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34181e88:	4b05      	ldr	r3, [pc, #20]	@ (34181ea0 <LL_RCC_IC2_GetDivider+0x1c>)
34181e8a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34181e8e:	0c1b      	lsrs	r3, r3, #16
34181e90:	b2db      	uxtb	r3, r3
34181e92:	3301      	adds	r3, #1
}
34181e94:	4618      	mov	r0, r3
34181e96:	46bd      	mov	sp, r7
34181e98:	f85d 7b04 	ldr.w	r7, [sp], #4
34181e9c:	4770      	bx	lr
34181e9e:	bf00      	nop
34181ea0:	56028000 	.word	0x56028000

34181ea4 <LL_RCC_IC6_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
34181ea4:	b480      	push	{r7}
34181ea6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34181ea8:	4b04      	ldr	r3, [pc, #16]	@ (34181ebc <LL_RCC_IC6_GetSource+0x18>)
34181eaa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
34181eae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34181eb2:	4618      	mov	r0, r3
34181eb4:	46bd      	mov	sp, r7
34181eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
34181eba:	4770      	bx	lr
34181ebc:	56028000 	.word	0x56028000

34181ec0 <LL_RCC_IC11_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
34181ec0:	b480      	push	{r7}
34181ec2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34181ec4:	4b04      	ldr	r3, [pc, #16]	@ (34181ed8 <LL_RCC_IC11_GetSource+0x18>)
34181ec6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34181eca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
34181ece:	4618      	mov	r0, r3
34181ed0:	46bd      	mov	sp, r7
34181ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
34181ed6:	4770      	bx	lr
34181ed8:	56028000 	.word	0x56028000

34181edc <HAL_RCC_OscConfig>:
  * @note   This function activates HSE but does not wait for the startup time defined in the datasheet.
  *         This must be ensured by the application when the HSE is selected as PLL source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
34181edc:	b580      	push	{r7, lr}
34181ede:	b0a2      	sub	sp, #136	@ 0x88
34181ee0:	af00      	add	r7, sp, #0
34181ee2:	6078      	str	r0, [r7, #4]
  uint32_t pll3src;
  uint32_t pll4src;
  uint32_t rccsr;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
34181ee4:	687b      	ldr	r3, [r7, #4]
34181ee6:	2b00      	cmp	r3, #0
34181ee8:	d101      	bne.n	34181eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
34181eea:	2301      	movs	r3, #1
34181eec:	e3d1      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  cpuclksrc = LL_RCC_GetCpuClkSource();
34181eee:	f7ff fe9b 	bl	34181c28 <LL_RCC_GetCpuClkSource>
34181ef2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
  sysclksrc = LL_RCC_GetSysClkSource();
34181ef6:	f7ff fea5 	bl	34181c44 <LL_RCC_GetSysClkSource>
34181efa:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  pll1src = LL_RCC_PLL1_GetSource();
34181efe:	f7ff feaf 	bl	34181c60 <LL_RCC_PLL1_GetSource>
34181f02:	67f8      	str	r0, [r7, #124]	@ 0x7c
  pll2src = LL_RCC_PLL2_GetSource();
34181f04:	f7ff fee2 	bl	34181ccc <LL_RCC_PLL2_GetSource>
34181f08:	67b8      	str	r0, [r7, #120]	@ 0x78
  pll3src = LL_RCC_PLL3_GetSource();
34181f0a:	f7ff ff15 	bl	34181d38 <LL_RCC_PLL3_GetSource>
34181f0e:	6778      	str	r0, [r7, #116]	@ 0x74
  pll4src = LL_RCC_PLL4_GetSource();
34181f10:	f7ff ff48 	bl	34181da4 <LL_RCC_PLL4_GetSource>
34181f14:	6738      	str	r0, [r7, #112]	@ 0x70
  rccsr = RCC->SR;
34181f16:	4b91      	ldr	r3, [pc, #580]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181f18:	685b      	ldr	r3, [r3, #4]
34181f1a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
34181f1c:	687b      	ldr	r3, [r7, #4]
34181f1e:	681b      	ldr	r3, [r3, #0]
34181f20:	f003 0301 	and.w	r3, r3, #1
34181f24:	2b00      	cmp	r3, #0
34181f26:	f000 80a8 	beq.w	3418207a <HAL_RCC_OscConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34181f2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34181f2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34181f32:	d028      	beq.n	34181f86 <HAL_RCC_OscConfig+0xaa>
34181f34:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34181f38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34181f3c:	d023      	beq.n	34181f86 <HAL_RCC_OscConfig+0xaa>
34181f3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34181f40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34181f44:	d104      	bne.n	34181f50 <HAL_RCC_OscConfig+0x74>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34181f46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34181f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34181f4c:	2b00      	cmp	r3, #0
34181f4e:	d11a      	bne.n	34181f86 <HAL_RCC_OscConfig+0xaa>
34181f50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
34181f52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34181f56:	d104      	bne.n	34181f62 <HAL_RCC_OscConfig+0x86>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34181f58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34181f5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34181f5e:	2b00      	cmp	r3, #0
34181f60:	d111      	bne.n	34181f86 <HAL_RCC_OscConfig+0xaa>
34181f62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
34181f64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34181f68:	d104      	bne.n	34181f74 <HAL_RCC_OscConfig+0x98>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34181f6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34181f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34181f70:	2b00      	cmp	r3, #0
34181f72:	d108      	bne.n	34181f86 <HAL_RCC_OscConfig+0xaa>
34181f74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
34181f76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34181f7a:	d10a      	bne.n	34181f92 <HAL_RCC_OscConfig+0xb6>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34181f7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34181f7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34181f82:	2b00      	cmp	r3, #0
34181f84:	d005      	beq.n	34181f92 <HAL_RCC_OscConfig+0xb6>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
34181f86:	687b      	ldr	r3, [r7, #4]
34181f88:	685b      	ldr	r3, [r3, #4]
34181f8a:	2b00      	cmp	r3, #0
34181f8c:	d175      	bne.n	3418207a <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
34181f8e:	2301      	movs	r3, #1
34181f90:	e37f      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      /* HSE ON , nothing to do */
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
34181f92:	687b      	ldr	r3, [r7, #4]
34181f94:	685b      	ldr	r3, [r3, #4]
34181f96:	2b10      	cmp	r3, #16
34181f98:	d104      	bne.n	34181fa4 <HAL_RCC_OscConfig+0xc8>
34181f9a:	4b70      	ldr	r3, [pc, #448]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181f9c:	2210      	movs	r2, #16
34181f9e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34181fa2:	e043      	b.n	3418202c <HAL_RCC_OscConfig+0x150>
34181fa4:	687b      	ldr	r3, [r7, #4]
34181fa6:	685b      	ldr	r3, [r3, #4]
34181fa8:	2b00      	cmp	r3, #0
34181faa:	d10c      	bne.n	34181fc6 <HAL_RCC_OscConfig+0xea>
34181fac:	4b6b      	ldr	r3, [pc, #428]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34181fb2:	461a      	mov	r2, r3
34181fb4:	2310      	movs	r3, #16
34181fb6:	6013      	str	r3, [r2, #0]
34181fb8:	4b68      	ldr	r3, [pc, #416]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34181fbc:	4a67      	ldr	r2, [pc, #412]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fbe:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
34181fc2:	6553      	str	r3, [r2, #84]	@ 0x54
34181fc4:	e032      	b.n	3418202c <HAL_RCC_OscConfig+0x150>
34181fc6:	687b      	ldr	r3, [r7, #4]
34181fc8:	685b      	ldr	r3, [r3, #4]
34181fca:	f248 0210 	movw	r2, #32784	@ 0x8010
34181fce:	4293      	cmp	r3, r2
34181fd0:	d110      	bne.n	34181ff4 <HAL_RCC_OscConfig+0x118>
34181fd2:	4b62      	ldr	r3, [pc, #392]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34181fd6:	4a61      	ldr	r2, [pc, #388]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34181fdc:	6553      	str	r3, [r2, #84]	@ 0x54
34181fde:	4b5f      	ldr	r3, [pc, #380]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34181fe2:	4a5e      	ldr	r2, [pc, #376]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34181fe8:	6553      	str	r3, [r2, #84]	@ 0x54
34181fea:	4b5c      	ldr	r3, [pc, #368]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34181fec:	2210      	movs	r2, #16
34181fee:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34181ff2:	e01b      	b.n	3418202c <HAL_RCC_OscConfig+0x150>
34181ff4:	687b      	ldr	r3, [r7, #4]
34181ff6:	685b      	ldr	r3, [r3, #4]
34181ff8:	4a59      	ldr	r2, [pc, #356]	@ (34182160 <HAL_RCC_OscConfig+0x284>)
34181ffa:	4293      	cmp	r3, r2
34181ffc:	d10a      	bne.n	34182014 <HAL_RCC_OscConfig+0x138>
34181ffe:	4b57      	ldr	r3, [pc, #348]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34182000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34182002:	4a56      	ldr	r2, [pc, #344]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34182004:	f443 33c0 	orr.w	r3, r3, #98304	@ 0x18000
34182008:	6553      	str	r3, [r2, #84]	@ 0x54
3418200a:	4b54      	ldr	r3, [pc, #336]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
3418200c:	2210      	movs	r2, #16
3418200e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34182012:	e00b      	b.n	3418202c <HAL_RCC_OscConfig+0x150>
34182014:	4b51      	ldr	r3, [pc, #324]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34182016:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3418201a:	461a      	mov	r2, r3
3418201c:	2310      	movs	r3, #16
3418201e:	6013      	str	r3, [r2, #0]
34182020:	4b4e      	ldr	r3, [pc, #312]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34182022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34182024:	4a4d      	ldr	r2, [pc, #308]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34182026:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
3418202a:	6553      	str	r3, [r2, #84]	@ 0x54

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
3418202c:	f7ff f936 	bl	3418129c <HAL_GetTick>
34182030:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34182032:	687b      	ldr	r3, [r7, #4]
34182034:	685b      	ldr	r3, [r3, #4]
34182036:	2b00      	cmp	r3, #0
34182038:	d019      	beq.n	3418206e <HAL_RCC_OscConfig+0x192>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
3418203a:	e008      	b.n	3418204e <HAL_RCC_OscConfig+0x172>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
3418203c:	f7ff f92e 	bl	3418129c <HAL_GetTick>
34182040:	4602      	mov	r2, r0
34182042:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182044:	1ad3      	subs	r3, r2, r3
34182046:	2b64      	cmp	r3, #100	@ 0x64
34182048:	d901      	bls.n	3418204e <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
3418204a:	2303      	movs	r3, #3
3418204c:	e321      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
3418204e:	4b43      	ldr	r3, [pc, #268]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34182050:	685b      	ldr	r3, [r3, #4]
34182052:	f003 0310 	and.w	r3, r3, #16
34182056:	2b00      	cmp	r3, #0
34182058:	d0f0      	beq.n	3418203c <HAL_RCC_OscConfig+0x160>
3418205a:	e00e      	b.n	3418207a <HAL_RCC_OscConfig+0x19e>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
3418205c:	f7ff f91e 	bl	3418129c <HAL_GetTick>
34182060:	4602      	mov	r2, r0
34182062:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182064:	1ad3      	subs	r3, r2, r3
34182066:	2b64      	cmp	r3, #100	@ 0x64
34182068:	d901      	bls.n	3418206e <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
3418206a:	2303      	movs	r3, #3
3418206c:	e311      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
3418206e:	4b3b      	ldr	r3, [pc, #236]	@ (3418215c <HAL_RCC_OscConfig+0x280>)
34182070:	685b      	ldr	r3, [r3, #4]
34182072:	f003 0310 	and.w	r3, r3, #16
34182076:	2b00      	cmp	r3, #0
34182078:	d1f0      	bne.n	3418205c <HAL_RCC_OscConfig+0x180>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
3418207a:	687b      	ldr	r3, [r7, #4]
3418207c:	681b      	ldr	r3, [r3, #0]
3418207e:	f003 0302 	and.w	r3, r3, #2
34182082:	2b00      	cmp	r3, #0
34182084:	d073      	beq.n	3418216e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));

    /* When the HSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34182086:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418208a:	2b00      	cmp	r3, #0
3418208c:	d023      	beq.n	341820d6 <HAL_RCC_OscConfig+0x1fa>
3418208e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34182092:	2b00      	cmp	r3, #0
34182094:	d01f      	beq.n	341820d6 <HAL_RCC_OscConfig+0x1fa>
34182096:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34182098:	2b00      	cmp	r3, #0
3418209a:	d104      	bne.n	341820a6 <HAL_RCC_OscConfig+0x1ca>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
3418209c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
3418209e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341820a2:	2b00      	cmp	r3, #0
341820a4:	d117      	bne.n	341820d6 <HAL_RCC_OscConfig+0x1fa>
341820a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
341820a8:	2b00      	cmp	r3, #0
341820aa:	d104      	bne.n	341820b6 <HAL_RCC_OscConfig+0x1da>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
341820ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341820ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341820b2:	2b00      	cmp	r3, #0
341820b4:	d10f      	bne.n	341820d6 <HAL_RCC_OscConfig+0x1fa>
341820b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
341820b8:	2b00      	cmp	r3, #0
341820ba:	d104      	bne.n	341820c6 <HAL_RCC_OscConfig+0x1ea>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
341820bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341820be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
341820c2:	2b00      	cmp	r3, #0
341820c4:	d107      	bne.n	341820d6 <HAL_RCC_OscConfig+0x1fa>
341820c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
341820c8:	2b00      	cmp	r3, #0
341820ca:	d115      	bne.n	341820f8 <HAL_RCC_OscConfig+0x21c>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
341820cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341820ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341820d2:	2b00      	cmp	r3, #0
341820d4:	d010      	beq.n	341820f8 <HAL_RCC_OscConfig+0x21c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
341820d6:	687b      	ldr	r3, [r7, #4]
341820d8:	68db      	ldr	r3, [r3, #12]
341820da:	2b00      	cmp	r3, #0
341820dc:	d101      	bne.n	341820e2 <HAL_RCC_OscConfig+0x206>
      {
        return HAL_ERROR;
341820de:	2301      	movs	r3, #1
341820e0:	e2d7      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
341820e2:	687b      	ldr	r3, [r7, #4]
341820e4:	691b      	ldr	r3, [r3, #16]
341820e6:	4618      	mov	r0, r3
341820e8:	f7ff fcce 	bl	34181a88 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
341820ec:	687b      	ldr	r3, [r7, #4]
341820ee:	695b      	ldr	r3, [r3, #20]
341820f0:	4618      	mov	r0, r3
341820f2:	f7ff fceb 	bl	34181acc <LL_RCC_HSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
341820f6:	e03a      	b.n	3418216e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
341820f8:	687b      	ldr	r3, [r7, #4]
341820fa:	68db      	ldr	r3, [r3, #12]
341820fc:	2b00      	cmp	r3, #0
341820fe:	d01e      	beq.n	3418213e <HAL_RCC_OscConfig+0x262>
        /* Check the parameters */
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
34182100:	f7ff fc92 	bl	34181a28 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182104:	f7ff f8ca 	bl	3418129c <HAL_GetTick>
34182108:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
3418210a:	e008      	b.n	3418211e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
3418210c:	f7ff f8c6 	bl	3418129c <HAL_GetTick>
34182110:	4602      	mov	r2, r0
34182112:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182114:	1ad3      	subs	r3, r2, r3
34182116:	2b01      	cmp	r3, #1
34182118:	d901      	bls.n	3418211e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
3418211a:	2303      	movs	r3, #3
3418211c:	e2b9      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_HSI_IsReady() == 0U)
3418211e:	f7ff fca1 	bl	34181a64 <LL_RCC_HSI_IsReady>
34182122:	4603      	mov	r3, r0
34182124:	2b00      	cmp	r3, #0
34182126:	d0f1      	beq.n	3418210c <HAL_RCC_OscConfig+0x230>
          }
        }

        /* Set the HSI Divider */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pRCC_OscInitStruct->HSIDiv);
34182128:	687b      	ldr	r3, [r7, #4]
3418212a:	691b      	ldr	r3, [r3, #16]
3418212c:	4618      	mov	r0, r3
3418212e:	f7ff fcab 	bl	34181a88 <LL_RCC_HSI_SetDivider>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
34182132:	687b      	ldr	r3, [r7, #4]
34182134:	695b      	ldr	r3, [r3, #20]
34182136:	4618      	mov	r0, r3
34182138:	f7ff fcc8 	bl	34181acc <LL_RCC_HSI_SetCalibTrimming>
3418213c:	e017      	b.n	3418216e <HAL_RCC_OscConfig+0x292>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
3418213e:	f7ff fc81 	bl	34181a44 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182142:	f7ff f8ab 	bl	3418129c <HAL_GetTick>
34182146:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
34182148:	e00c      	b.n	34182164 <HAL_RCC_OscConfig+0x288>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
3418214a:	f7ff f8a7 	bl	3418129c <HAL_GetTick>
3418214e:	4602      	mov	r2, r0
34182150:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182152:	1ad3      	subs	r3, r2, r3
34182154:	2b01      	cmp	r3, #1
34182156:	d905      	bls.n	34182164 <HAL_RCC_OscConfig+0x288>
          {
            return HAL_TIMEOUT;
34182158:	2303      	movs	r3, #3
3418215a:	e29a      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
3418215c:	56028000 	.word	0x56028000
34182160:	00018010 	.word	0x00018010
        while (LL_RCC_HSI_IsReady() != 0U)
34182164:	f7ff fc7e 	bl	34181a64 <LL_RCC_HSI_IsReady>
34182168:	4603      	mov	r3, r0
3418216a:	2b00      	cmp	r3, #0
3418216c:	d1ed      	bne.n	3418214a <HAL_RCC_OscConfig+0x26e>
      }
    }
  }

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
3418216e:	687b      	ldr	r3, [r7, #4]
34182170:	681b      	ldr	r3, [r3, #0]
34182172:	f003 0310 	and.w	r3, r3, #16
34182176:	2b00      	cmp	r3, #0
34182178:	d070      	beq.n	3418225c <HAL_RCC_OscConfig+0x380>
    /* Check the parameters */
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));

    /* When the MSI is used as cpu/system bus clock or clock source for any PLL, it is not allowed to be disabled */
    /* but just to update the MSI calibration value */
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
3418217a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418217e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34182182:	d028      	beq.n	341821d6 <HAL_RCC_OscConfig+0x2fa>
34182184:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34182188:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418218c:	d023      	beq.n	341821d6 <HAL_RCC_OscConfig+0x2fa>
3418218e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
34182190:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182194:	d104      	bne.n	341821a0 <HAL_RCC_OscConfig+0x2c4>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34182196:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
34182198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
3418219c:	2b00      	cmp	r3, #0
3418219e:	d11a      	bne.n	341821d6 <HAL_RCC_OscConfig+0x2fa>
341821a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
341821a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341821a6:	d104      	bne.n	341821b2 <HAL_RCC_OscConfig+0x2d6>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
341821a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341821aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341821ae:	2b00      	cmp	r3, #0
341821b0:	d111      	bne.n	341821d6 <HAL_RCC_OscConfig+0x2fa>
341821b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
341821b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341821b8:	d104      	bne.n	341821c4 <HAL_RCC_OscConfig+0x2e8>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
341821ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341821bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
341821c0:	2b00      	cmp	r3, #0
341821c2:	d108      	bne.n	341821d6 <HAL_RCC_OscConfig+0x2fa>
341821c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
341821c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341821ca:	d110      	bne.n	341821ee <HAL_RCC_OscConfig+0x312>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
341821cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
341821ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
341821d2:	2b00      	cmp	r3, #0
341821d4:	d00b      	beq.n	341821ee <HAL_RCC_OscConfig+0x312>
    {
      /* When MSI is used as system clock it will not disabled */
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
341821d6:	687b      	ldr	r3, [r7, #4]
341821d8:	69db      	ldr	r3, [r3, #28]
341821da:	2b00      	cmp	r3, #0
341821dc:	d101      	bne.n	341821e2 <HAL_RCC_OscConfig+0x306>
      {
        return HAL_ERROR;
341821de:	2301      	movs	r3, #1
341821e0:	e257      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Check the parameters */
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
341821e2:	687b      	ldr	r3, [r7, #4]
341821e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341821e6:	4618      	mov	r0, r3
341821e8:	f7ff fcca 	bl	34181b80 <LL_RCC_MSI_SetCalibTrimming>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
341821ec:	e036      	b.n	3418225c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Check the MSI State */
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
341821ee:	687b      	ldr	r3, [r7, #4]
341821f0:	69db      	ldr	r3, [r3, #28]
341821f2:	2b00      	cmp	r3, #0
341821f4:	d01e      	beq.n	34182234 <HAL_RCC_OscConfig+0x358>
        /* Check the parameters */
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

        /* Set the frequency */
        __HAL_RCC_MSI_FREQUENCY_CONFIG(pRCC_OscInitStruct->MSIFrequency);
341821f6:	687b      	ldr	r3, [r7, #4]
341821f8:	6a1b      	ldr	r3, [r3, #32]
341821fa:	4618      	mov	r0, r3
341821fc:	f7ff fcac 	bl	34181b58 <LL_RCC_MSI_SetFrequency>

        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
34182200:	f7ff fc7a 	bl	34181af8 <LL_RCC_MSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182204:	f7ff f84a 	bl	3418129c <HAL_GetTick>
34182208:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
3418220a:	e008      	b.n	3418221e <HAL_RCC_OscConfig+0x342>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
3418220c:	f7ff f846 	bl	3418129c <HAL_GetTick>
34182210:	4602      	mov	r2, r0
34182212:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182214:	1ad3      	subs	r3, r2, r3
34182216:	2b01      	cmp	r3, #1
34182218:	d901      	bls.n	3418221e <HAL_RCC_OscConfig+0x342>
          {
            return HAL_TIMEOUT;
3418221a:	2303      	movs	r3, #3
3418221c:	e239      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() == 0U)
3418221e:	f7ff fc89 	bl	34181b34 <LL_RCC_MSI_IsReady>
34182222:	4603      	mov	r3, r0
34182224:	2b00      	cmp	r3, #0
34182226:	d0f1      	beq.n	3418220c <HAL_RCC_OscConfig+0x330>
          }
        }

        /* Adjusts the Internal High Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->MSICalibrationValue);
34182228:	687b      	ldr	r3, [r7, #4]
3418222a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418222c:	4618      	mov	r0, r3
3418222e:	f7ff fca7 	bl	34181b80 <LL_RCC_MSI_SetCalibTrimming>
34182232:	e013      	b.n	3418225c <HAL_RCC_OscConfig+0x380>
      }
      else
      {
        /* Ignore MSI frequency and calibration values in disable case */
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
34182234:	f7ff fc6e 	bl	34181b14 <LL_RCC_MSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34182238:	f7ff f830 	bl	3418129c <HAL_GetTick>
3418223c:	66b8      	str	r0, [r7, #104]	@ 0x68

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
3418223e:	e008      	b.n	34182252 <HAL_RCC_OscConfig+0x376>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34182240:	f7ff f82c 	bl	3418129c <HAL_GetTick>
34182244:	4602      	mov	r2, r0
34182246:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182248:	1ad3      	subs	r3, r2, r3
3418224a:	2b01      	cmp	r3, #1
3418224c:	d901      	bls.n	34182252 <HAL_RCC_OscConfig+0x376>
          {
            return HAL_TIMEOUT;
3418224e:	2303      	movs	r3, #3
34182250:	e21f      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
        while (LL_RCC_MSI_IsReady() != 0U)
34182252:	f7ff fc6f 	bl	34181b34 <LL_RCC_MSI_IsReady>
34182256:	4603      	mov	r3, r0
34182258:	2b00      	cmp	r3, #0
3418225a:	d1f1      	bne.n	34182240 <HAL_RCC_OscConfig+0x364>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
3418225c:	687b      	ldr	r3, [r7, #4]
3418225e:	681b      	ldr	r3, [r3, #0]
34182260:	f003 0308 	and.w	r3, r3, #8
34182264:	2b00      	cmp	r3, #0
34182266:	d02c      	beq.n	341822c2 <HAL_RCC_OscConfig+0x3e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34182268:	687b      	ldr	r3, [r7, #4]
3418226a:	699b      	ldr	r3, [r3, #24]
3418226c:	2b00      	cmp	r3, #0
3418226e:	d014      	beq.n	3418229a <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
34182270:	f7ff fcae 	bl	34181bd0 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34182274:	f7ff f812 	bl	3418129c <HAL_GetTick>
34182278:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
3418227a:	e008      	b.n	3418228e <HAL_RCC_OscConfig+0x3b2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
3418227c:	f7ff f80e 	bl	3418129c <HAL_GetTick>
34182280:	4602      	mov	r2, r0
34182282:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
34182284:	1ad3      	subs	r3, r2, r3
34182286:	2b01      	cmp	r3, #1
34182288:	d901      	bls.n	3418228e <HAL_RCC_OscConfig+0x3b2>
        {
          return HAL_TIMEOUT;
3418228a:	2303      	movs	r3, #3
3418228c:	e201      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() == 0U)
3418228e:	f7ff fcbd 	bl	34181c0c <LL_RCC_LSI_IsReady>
34182292:	4603      	mov	r3, r0
34182294:	2b00      	cmp	r3, #0
34182296:	d0f1      	beq.n	3418227c <HAL_RCC_OscConfig+0x3a0>
34182298:	e013      	b.n	341822c2 <HAL_RCC_OscConfig+0x3e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
3418229a:	f7ff fca7 	bl	34181bec <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
3418229e:	f7fe fffd 	bl	3418129c <HAL_GetTick>
341822a2:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() != 0U)
341822a4:	e008      	b.n	341822b8 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
341822a6:	f7fe fff9 	bl	3418129c <HAL_GetTick>
341822aa:	4602      	mov	r2, r0
341822ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341822ae:	1ad3      	subs	r3, r2, r3
341822b0:	2b01      	cmp	r3, #1
341822b2:	d901      	bls.n	341822b8 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
341822b4:	2303      	movs	r3, #3
341822b6:	e1ec      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSI_IsReady() != 0U)
341822b8:	f7ff fca8 	bl	34181c0c <LL_RCC_LSI_IsReady>
341822bc:	4603      	mov	r3, r0
341822be:	2b00      	cmp	r3, #0
341822c0:	d1f1      	bne.n	341822a6 <HAL_RCC_OscConfig+0x3ca>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
341822c2:	687b      	ldr	r3, [r7, #4]
341822c4:	681b      	ldr	r3, [r3, #0]
341822c6:	f003 0304 	and.w	r3, r3, #4
341822ca:	2b00      	cmp	r3, #0
341822cc:	f000 808c 	beq.w	341823e8 <HAL_RCC_OscConfig+0x50c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
341822d0:	687b      	ldr	r3, [r7, #4]
341822d2:	689b      	ldr	r3, [r3, #8]
341822d4:	2b02      	cmp	r3, #2
341822d6:	d104      	bne.n	341822e2 <HAL_RCC_OscConfig+0x406>
341822d8:	4b96      	ldr	r3, [pc, #600]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
341822da:	2202      	movs	r2, #2
341822dc:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
341822e0:	e055      	b.n	3418238e <HAL_RCC_OscConfig+0x4b2>
341822e2:	687b      	ldr	r3, [r7, #4]
341822e4:	689b      	ldr	r3, [r3, #8]
341822e6:	2b00      	cmp	r3, #0
341822e8:	d112      	bne.n	34182310 <HAL_RCC_OscConfig+0x434>
341822ea:	4b92      	ldr	r3, [pc, #584]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
341822ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
341822f0:	461a      	mov	r2, r3
341822f2:	2302      	movs	r3, #2
341822f4:	6013      	str	r3, [r2, #0]
341822f6:	4b8f      	ldr	r3, [pc, #572]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
341822f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
341822fa:	4a8e      	ldr	r2, [pc, #568]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
341822fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34182300:	6413      	str	r3, [r2, #64]	@ 0x40
34182302:	4b8c      	ldr	r3, [pc, #560]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182306:	4a8b      	ldr	r2, [pc, #556]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182308:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
3418230c:	6413      	str	r3, [r2, #64]	@ 0x40
3418230e:	e03e      	b.n	3418238e <HAL_RCC_OscConfig+0x4b2>
34182310:	687b      	ldr	r3, [r7, #4]
34182312:	689b      	ldr	r3, [r3, #8]
34182314:	f248 0202 	movw	r2, #32770	@ 0x8002
34182318:	4293      	cmp	r3, r2
3418231a:	d110      	bne.n	3418233e <HAL_RCC_OscConfig+0x462>
3418231c:	4b85      	ldr	r3, [pc, #532]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182320:	4a84      	ldr	r2, [pc, #528]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34182326:	6413      	str	r3, [r2, #64]	@ 0x40
34182328:	4b82      	ldr	r3, [pc, #520]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418232a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418232c:	4a81      	ldr	r2, [pc, #516]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418232e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34182332:	6413      	str	r3, [r2, #64]	@ 0x40
34182334:	4b7f      	ldr	r3, [pc, #508]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182336:	2202      	movs	r2, #2
34182338:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
3418233c:	e027      	b.n	3418238e <HAL_RCC_OscConfig+0x4b2>
3418233e:	687b      	ldr	r3, [r7, #4]
34182340:	689b      	ldr	r3, [r3, #8]
34182342:	4a7d      	ldr	r2, [pc, #500]	@ (34182538 <HAL_RCC_OscConfig+0x65c>)
34182344:	4293      	cmp	r3, r2
34182346:	d110      	bne.n	3418236a <HAL_RCC_OscConfig+0x48e>
34182348:	4b7a      	ldr	r3, [pc, #488]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418234c:	4a79      	ldr	r2, [pc, #484]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418234e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34182352:	6413      	str	r3, [r2, #64]	@ 0x40
34182354:	4b77      	ldr	r3, [pc, #476]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182358:	4a76      	ldr	r2, [pc, #472]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418235a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
3418235e:	6413      	str	r3, [r2, #64]	@ 0x40
34182360:	4b74      	ldr	r3, [pc, #464]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182362:	2202      	movs	r2, #2
34182364:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
34182368:	e011      	b.n	3418238e <HAL_RCC_OscConfig+0x4b2>
3418236a:	4b72      	ldr	r3, [pc, #456]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418236c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
34182370:	461a      	mov	r2, r3
34182372:	2302      	movs	r3, #2
34182374:	6013      	str	r3, [r2, #0]
34182376:	4b6f      	ldr	r3, [pc, #444]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418237a:	4a6e      	ldr	r2, [pc, #440]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
3418237c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34182380:	6413      	str	r3, [r2, #64]	@ 0x40
34182382:	4b6c      	ldr	r3, [pc, #432]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
34182386:	4a6b      	ldr	r2, [pc, #428]	@ (34182534 <HAL_RCC_OscConfig+0x658>)
34182388:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3418238c:	6413      	str	r3, [r2, #64]	@ 0x40
    /* Check the LSE State */
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
3418238e:	687b      	ldr	r3, [r7, #4]
34182390:	689b      	ldr	r3, [r3, #8]
34182392:	2b00      	cmp	r3, #0
34182394:	d014      	beq.n	341823c0 <HAL_RCC_OscConfig+0x4e4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34182396:	f7fe ff81 	bl	3418129c <HAL_GetTick>
3418239a:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
3418239c:	e00a      	b.n	341823b4 <HAL_RCC_OscConfig+0x4d8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
3418239e:	f7fe ff7d 	bl	3418129c <HAL_GetTick>
341823a2:	4602      	mov	r2, r0
341823a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341823a6:	1ad3      	subs	r3, r2, r3
341823a8:	f241 3288 	movw	r2, #5000	@ 0x1388
341823ac:	4293      	cmp	r3, r2
341823ae:	d901      	bls.n	341823b4 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
341823b0:	2303      	movs	r3, #3
341823b2:	e16e      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() == 0U)
341823b4:	f7ff fbfa 	bl	34181bac <LL_RCC_LSE_IsReady>
341823b8:	4603      	mov	r3, r0
341823ba:	2b00      	cmp	r3, #0
341823bc:	d0ef      	beq.n	3418239e <HAL_RCC_OscConfig+0x4c2>
341823be:	e013      	b.n	341823e8 <HAL_RCC_OscConfig+0x50c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
341823c0:	f7fe ff6c 	bl	3418129c <HAL_GetTick>
341823c4:	66b8      	str	r0, [r7, #104]	@ 0x68

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
341823c6:	e00a      	b.n	341823de <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
341823c8:	f7fe ff68 	bl	3418129c <HAL_GetTick>
341823cc:	4602      	mov	r2, r0
341823ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
341823d0:	1ad3      	subs	r3, r2, r3
341823d2:	f241 3288 	movw	r2, #5000	@ 0x1388
341823d6:	4293      	cmp	r3, r2
341823d8:	d901      	bls.n	341823de <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
341823da:	2303      	movs	r3, #3
341823dc:	e159      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      while (LL_RCC_LSE_IsReady() != 0U)
341823de:	f7ff fbe5 	bl	34181bac <LL_RCC_LSE_IsReady>
341823e2:	4603      	mov	r3, r0
341823e4:	2b00      	cmp	r3, #0
341823e6:	d1ef      	bne.n	341823c8 <HAL_RCC_OscConfig+0x4ec>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));

  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
341823e8:	687b      	ldr	r3, [r7, #4]
341823ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
341823ec:	2b00      	cmp	r3, #0
341823ee:	d04c      	beq.n	3418248a <HAL_RCC_OscConfig+0x5ae>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
341823f0:	687b      	ldr	r3, [r7, #4]
341823f2:	3328      	adds	r3, #40	@ 0x28
341823f4:	4619      	mov	r1, r3
341823f6:	2000      	movs	r0, #0
341823f8:	f000 fe38 	bl	3418306c <RCC_PLL_IsNewConfig>
341823fc:	6678      	str	r0, [r7, #100]	@ 0x64
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
341823fe:	f7ff fc3d 	bl	34181c7c <LL_RCC_PLL1_IsReady>
34182402:	6638      	str	r0, [r7, #96]	@ 0x60
    if (new_pll_config == 1U)
34182404:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
34182406:	2b01      	cmp	r3, #1
34182408:	d130      	bne.n	3418246c <HAL_RCC_OscConfig+0x590>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
3418240a:	f7ff fd0f 	bl	34181e2c <LL_RCC_IC1_GetSource>
3418240e:	65f8      	str	r0, [r7, #92]	@ 0x5c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34182410:	f7ff fd2a 	bl	34181e68 <LL_RCC_IC2_GetSource>
34182414:	65b8      	str	r0, [r7, #88]	@ 0x58
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34182416:	f7ff fd45 	bl	34181ea4 <LL_RCC_IC6_GetSource>
3418241a:	6578      	str	r0, [r7, #84]	@ 0x54
      uint32_t ic11src = LL_RCC_IC11_GetSource();
3418241c:	f7ff fd50 	bl	34181ec0 <LL_RCC_IC11_GetSource>
34182420:	6538      	str	r0, [r7, #80]	@ 0x50
      /* PLL1 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
34182422:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34182426:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418242a:	d104      	bne.n	34182436 <HAL_RCC_OscConfig+0x55a>
3418242c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
3418242e:	2b00      	cmp	r3, #0
34182430:	d101      	bne.n	34182436 <HAL_RCC_OscConfig+0x55a>
      {
        return HAL_ERROR;
34182432:	2301      	movs	r3, #1
34182434:	e12d      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL1 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
34182436:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3418243a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418243e:	d10a      	bne.n	34182456 <HAL_RCC_OscConfig+0x57a>
34182440:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
34182442:	2b00      	cmp	r3, #0
34182444:	d005      	beq.n	34182452 <HAL_RCC_OscConfig+0x576>
34182446:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
34182448:	2b00      	cmp	r3, #0
3418244a:	d002      	beq.n	34182452 <HAL_RCC_OscConfig+0x576>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
3418244c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418244e:	2b00      	cmp	r3, #0
34182450:	d101      	bne.n	34182456 <HAL_RCC_OscConfig+0x57a>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL1)))
      {
        return HAL_ERROR;
34182452:	2301      	movs	r3, #1
34182454:	e11d      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL1 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
34182456:	687b      	ldr	r3, [r7, #4]
34182458:	3328      	adds	r3, #40	@ 0x28
3418245a:	4619      	mov	r1, r3
3418245c:	2000      	movs	r0, #0
3418245e:	f000 fca9 	bl	34182db4 <RCC_PLL_Config>
34182462:	4603      	mov	r3, r0
34182464:	2b00      	cmp	r3, #0
34182466:	d010      	beq.n	3418248a <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34182468:	2301      	movs	r3, #1
3418246a:	e112      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
3418246c:	687b      	ldr	r3, [r7, #4]
3418246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
34182470:	2b02      	cmp	r3, #2
34182472:	d10a      	bne.n	3418248a <HAL_RCC_OscConfig+0x5ae>
34182474:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
34182476:	2b00      	cmp	r3, #0
34182478:	d107      	bne.n	3418248a <HAL_RCC_OscConfig+0x5ae>
    {
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
3418247a:	2000      	movs	r0, #0
3418247c:	f000 fdca 	bl	34183014 <RCC_PLL_Enable>
34182480:	4603      	mov	r3, r0
34182482:	2b00      	cmp	r3, #0
34182484:	d001      	beq.n	3418248a <HAL_RCC_OscConfig+0x5ae>
      {
        return HAL_ERROR;
34182486:	2301      	movs	r3, #1
34182488:	e103      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));

  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
3418248a:	687b      	ldr	r3, [r7, #4]
3418248c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418248e:	2b00      	cmp	r3, #0
34182490:	d054      	beq.n	3418253c <HAL_RCC_OscConfig+0x660>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
34182492:	687b      	ldr	r3, [r7, #4]
34182494:	3344      	adds	r3, #68	@ 0x44
34182496:	4619      	mov	r1, r3
34182498:	2001      	movs	r0, #1
3418249a:	f000 fde7 	bl	3418306c <RCC_PLL_IsNewConfig>
3418249e:	64f8      	str	r0, [r7, #76]	@ 0x4c
    uint32_t pll2_ready = LL_RCC_PLL2_IsReady();
341824a0:	f7ff fc22 	bl	34181ce8 <LL_RCC_PLL2_IsReady>
341824a4:	64b8      	str	r0, [r7, #72]	@ 0x48
    if (new_pll_config == 1U)
341824a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
341824a8:	2b01      	cmp	r3, #1
341824aa:	d134      	bne.n	34182516 <HAL_RCC_OscConfig+0x63a>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
341824ac:	f7ff fcbe 	bl	34181e2c <LL_RCC_IC1_GetSource>
341824b0:	6478      	str	r0, [r7, #68]	@ 0x44
      uint32_t ic2src = LL_RCC_IC2_GetSource();
341824b2:	f7ff fcd9 	bl	34181e68 <LL_RCC_IC2_GetSource>
341824b6:	6438      	str	r0, [r7, #64]	@ 0x40
      uint32_t ic6src = LL_RCC_IC6_GetSource();
341824b8:	f7ff fcf4 	bl	34181ea4 <LL_RCC_IC6_GetSource>
341824bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
      uint32_t ic11src = LL_RCC_IC11_GetSource();
341824be:	f7ff fcff 	bl	34181ec0 <LL_RCC_IC11_GetSource>
341824c2:	63b8      	str	r0, [r7, #56]	@ 0x38
      /* PLL2 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
341824c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
341824c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341824cc:	d105      	bne.n	341824da <HAL_RCC_OscConfig+0x5fe>
341824ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
341824d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824d4:	d101      	bne.n	341824da <HAL_RCC_OscConfig+0x5fe>
      {
        return HAL_ERROR;
341824d6:	2301      	movs	r3, #1
341824d8:	e0db      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }

      /* PLL2 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
341824da:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
341824de:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341824e2:	d10d      	bne.n	34182500 <HAL_RCC_OscConfig+0x624>
341824e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
341824e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824ea:	d007      	beq.n	341824fc <HAL_RCC_OscConfig+0x620>
341824ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
341824ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824f2:	d003      	beq.n	341824fc <HAL_RCC_OscConfig+0x620>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
341824f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
341824f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341824fa:	d101      	bne.n	34182500 <HAL_RCC_OscConfig+0x624>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL2)))
      {
        return HAL_ERROR;
341824fc:	2301      	movs	r3, #1
341824fe:	e0c8      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL2 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
34182500:	687b      	ldr	r3, [r7, #4]
34182502:	3344      	adds	r3, #68	@ 0x44
34182504:	4619      	mov	r1, r3
34182506:	2001      	movs	r0, #1
34182508:	f000 fc54 	bl	34182db4 <RCC_PLL_Config>
3418250c:	4603      	mov	r3, r0
3418250e:	2b00      	cmp	r3, #0
34182510:	d014      	beq.n	3418253c <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34182512:	2301      	movs	r3, #1
34182514:	e0bd      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
34182516:	687b      	ldr	r3, [r7, #4]
34182518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418251a:	2b02      	cmp	r3, #2
3418251c:	d10e      	bne.n	3418253c <HAL_RCC_OscConfig+0x660>
3418251e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
34182520:	2b00      	cmp	r3, #0
34182522:	d10b      	bne.n	3418253c <HAL_RCC_OscConfig+0x660>
    {
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
34182524:	2001      	movs	r0, #1
34182526:	f000 fd75 	bl	34183014 <RCC_PLL_Enable>
3418252a:	4603      	mov	r3, r0
3418252c:	2b00      	cmp	r3, #0
3418252e:	d005      	beq.n	3418253c <HAL_RCC_OscConfig+0x660>
      {
        return HAL_ERROR;
34182530:	2301      	movs	r3, #1
34182532:	e0ae      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
34182534:	56028000 	.word	0x56028000
34182538:	00018002 	.word	0x00018002

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));

  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
3418253c:	687b      	ldr	r3, [r7, #4]
3418253e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
34182540:	2b00      	cmp	r3, #0
34182542:	d050      	beq.n	341825e6 <HAL_RCC_OscConfig+0x70a>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
34182544:	687b      	ldr	r3, [r7, #4]
34182546:	3360      	adds	r3, #96	@ 0x60
34182548:	4619      	mov	r1, r3
3418254a:	2002      	movs	r0, #2
3418254c:	f000 fd8e 	bl	3418306c <RCC_PLL_IsNewConfig>
34182550:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
34182552:	f7ff fb93 	bl	34181c7c <LL_RCC_PLL1_IsReady>
34182556:	6338      	str	r0, [r7, #48]	@ 0x30
    if (new_pll_config == 1U)
34182558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418255a:	2b01      	cmp	r3, #1
3418255c:	d134      	bne.n	341825c8 <HAL_RCC_OscConfig+0x6ec>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
3418255e:	f7ff fc65 	bl	34181e2c <LL_RCC_IC1_GetSource>
34182562:	62f8      	str	r0, [r7, #44]	@ 0x2c
      uint32_t ic2src = LL_RCC_IC2_GetSource();
34182564:	f7ff fc80 	bl	34181e68 <LL_RCC_IC2_GetSource>
34182568:	62b8      	str	r0, [r7, #40]	@ 0x28
      uint32_t ic6src = LL_RCC_IC6_GetSource();
3418256a:	f7ff fc9b 	bl	34181ea4 <LL_RCC_IC6_GetSource>
3418256e:	6278      	str	r0, [r7, #36]	@ 0x24
      uint32_t ic11src = LL_RCC_IC11_GetSource();
34182570:	f7ff fca6 	bl	34181ec0 <LL_RCC_IC11_GetSource>
34182574:	6238      	str	r0, [r7, #32]
      /* PLL3 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
34182576:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
3418257a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
3418257e:	d105      	bne.n	3418258c <HAL_RCC_OscConfig+0x6b0>
34182580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
34182582:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182586:	d101      	bne.n	3418258c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
34182588:	2301      	movs	r3, #1
3418258a:	e082      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
3418258c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
34182590:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182594:	d10d      	bne.n	341825b2 <HAL_RCC_OscConfig+0x6d6>
34182596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
34182598:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418259c:	d007      	beq.n	341825ae <HAL_RCC_OscConfig+0x6d2>
3418259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
341825a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341825a4:	d003      	beq.n	341825ae <HAL_RCC_OscConfig+0x6d2>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
341825a6:	6a3b      	ldr	r3, [r7, #32]
341825a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341825ac:	d101      	bne.n	341825b2 <HAL_RCC_OscConfig+0x6d6>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL3)))
      {
        return HAL_ERROR;
341825ae:	2301      	movs	r3, #1
341825b0:	e06f      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL3 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
341825b2:	687b      	ldr	r3, [r7, #4]
341825b4:	3360      	adds	r3, #96	@ 0x60
341825b6:	4619      	mov	r1, r3
341825b8:	2002      	movs	r0, #2
341825ba:	f000 fbfb 	bl	34182db4 <RCC_PLL_Config>
341825be:	4603      	mov	r3, r0
341825c0:	2b00      	cmp	r3, #0
341825c2:	d010      	beq.n	341825e6 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
341825c4:	2301      	movs	r3, #1
341825c6:	e064      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
341825c8:	687b      	ldr	r3, [r7, #4]
341825ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
341825cc:	2b02      	cmp	r3, #2
341825ce:	d10a      	bne.n	341825e6 <HAL_RCC_OscConfig+0x70a>
341825d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
341825d2:	2b00      	cmp	r3, #0
341825d4:	d107      	bne.n	341825e6 <HAL_RCC_OscConfig+0x70a>
    {
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
341825d6:	2002      	movs	r0, #2
341825d8:	f000 fd1c 	bl	34183014 <RCC_PLL_Enable>
341825dc:	4603      	mov	r3, r0
341825de:	2b00      	cmp	r3, #0
341825e0:	d001      	beq.n	341825e6 <HAL_RCC_OscConfig+0x70a>
      {
        return HAL_ERROR;
341825e2:	2301      	movs	r3, #1
341825e4:	e055      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>

  /*-------------------------------- PLL4 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));

  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
341825e6:	687b      	ldr	r3, [r7, #4]
341825e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341825ea:	2b00      	cmp	r3, #0
341825ec:	d050      	beq.n	34182690 <HAL_RCC_OscConfig+0x7b4>
  {
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
341825ee:	687b      	ldr	r3, [r7, #4]
341825f0:	337c      	adds	r3, #124	@ 0x7c
341825f2:	4619      	mov	r1, r3
341825f4:	2003      	movs	r0, #3
341825f6:	f000 fd39 	bl	3418306c <RCC_PLL_IsNewConfig>
341825fa:	61f8      	str	r0, [r7, #28]
    uint32_t pll4_ready = LL_RCC_PLL4_IsReady();
341825fc:	f7ff fbe0 	bl	34181dc0 <LL_RCC_PLL4_IsReady>
34182600:	61b8      	str	r0, [r7, #24]

    if (new_pll_config == 1U)
34182602:	69fb      	ldr	r3, [r7, #28]
34182604:	2b01      	cmp	r3, #1
34182606:	d134      	bne.n	34182672 <HAL_RCC_OscConfig+0x796>
    {
      uint32_t ic1src = LL_RCC_IC1_GetSource();
34182608:	f7ff fc10 	bl	34181e2c <LL_RCC_IC1_GetSource>
3418260c:	6178      	str	r0, [r7, #20]
      uint32_t ic2src = LL_RCC_IC2_GetSource();
3418260e:	f7ff fc2b 	bl	34181e68 <LL_RCC_IC2_GetSource>
34182612:	6138      	str	r0, [r7, #16]
      uint32_t ic6src = LL_RCC_IC6_GetSource();
34182614:	f7ff fc46 	bl	34181ea4 <LL_RCC_IC6_GetSource>
34182618:	60f8      	str	r0, [r7, #12]
      uint32_t ic11src = LL_RCC_IC11_GetSource();
3418261a:	f7ff fc51 	bl	34181ec0 <LL_RCC_IC11_GetSource>
3418261e:	60b8      	str	r0, [r7, #8]
      /* PLL4 should not be disabled / reconfigured if used for IC1 (cpuclksrc) - return HAL_ERROR */
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
34182620:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
34182624:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182628:	d105      	bne.n	34182636 <HAL_RCC_OscConfig+0x75a>
3418262a:	697b      	ldr	r3, [r7, #20]
3418262c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182630:	d101      	bne.n	34182636 <HAL_RCC_OscConfig+0x75a>
      {
        return HAL_ERROR;
34182632:	2301      	movs	r3, #1
34182634:	e02d      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 should not be disabled / reconfigured if used for IC2, IC6 or IC11 (sysclksrc) - return HAL_ERROR  */
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
34182636:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
3418263a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418263e:	d10d      	bne.n	3418265c <HAL_RCC_OscConfig+0x780>
34182640:	693b      	ldr	r3, [r7, #16]
34182642:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182646:	d007      	beq.n	34182658 <HAL_RCC_OscConfig+0x77c>
34182648:	68fb      	ldr	r3, [r7, #12]
3418264a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418264e:	d003      	beq.n	34182658 <HAL_RCC_OscConfig+0x77c>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
34182650:	68bb      	ldr	r3, [r7, #8]
34182652:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182656:	d101      	bne.n	3418265c <HAL_RCC_OscConfig+0x780>
                                                                  (ic11src == LL_RCC_ICCLKSOURCE_PLL4)))
      {
        return HAL_ERROR;
34182658:	2301      	movs	r3, #1
3418265a:	e01a      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
      /* PLL4 is not used, it can be configured */
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
3418265c:	687b      	ldr	r3, [r7, #4]
3418265e:	337c      	adds	r3, #124	@ 0x7c
34182660:	4619      	mov	r1, r3
34182662:	2003      	movs	r0, #3
34182664:	f000 fba6 	bl	34182db4 <RCC_PLL_Config>
34182668:	4603      	mov	r3, r0
3418266a:	2b00      	cmp	r3, #0
3418266c:	d010      	beq.n	34182690 <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
3418266e:	2301      	movs	r3, #1
34182670:	e00f      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
      }
    }
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
34182672:	687b      	ldr	r3, [r7, #4]
34182674:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34182676:	2b02      	cmp	r3, #2
34182678:	d10a      	bne.n	34182690 <HAL_RCC_OscConfig+0x7b4>
3418267a:	69bb      	ldr	r3, [r7, #24]
3418267c:	2b00      	cmp	r3, #0
3418267e:	d107      	bne.n	34182690 <HAL_RCC_OscConfig+0x7b4>
    {
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
34182680:	2003      	movs	r0, #3
34182682:	f000 fcc7 	bl	34183014 <RCC_PLL_Enable>
34182686:	4603      	mov	r3, r0
34182688:	2b00      	cmp	r3, #0
3418268a:	d001      	beq.n	34182690 <HAL_RCC_OscConfig+0x7b4>
      {
        return HAL_ERROR;
3418268c:	2301      	movs	r3, #1
3418268e:	e000      	b.n	34182692 <HAL_RCC_OscConfig+0x7b6>
    {
      /* Nothing to do */
    }
  }

  return HAL_OK;
34182690:	2300      	movs	r3, #0
}
34182692:	4618      	mov	r0, r3
34182694:	3788      	adds	r7, #136	@ 0x88
34182696:	46bd      	mov	sp, r7
34182698:	bd80      	pop	{r7, pc}
3418269a:	bf00      	nop

3418269c <HAL_RCC_ClockConfig>:
  *         You can use HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
3418269c:	b580      	push	{r7, lr}
3418269e:	b084      	sub	sp, #16
341826a0:	af00      	add	r7, sp, #0
341826a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
341826a4:	687b      	ldr	r3, [r7, #4]
341826a6:	2b00      	cmp	r3, #0
341826a8:	d101      	bne.n	341826ae <HAL_RCC_ClockConfig+0x12>
  {
    return HAL_ERROR;
341826aa:	2301      	movs	r3, #1
341826ac:	e1f2      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
341826ae:	687b      	ldr	r3, [r7, #4]
341826b0:	681b      	ldr	r3, [r3, #0]
341826b2:	f003 0308 	and.w	r3, r3, #8
341826b6:	2b00      	cmp	r3, #0
341826b8:	d010      	beq.n	341826dc <HAL_RCC_ClockConfig+0x40>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
341826ba:	687b      	ldr	r3, [r7, #4]
341826bc:	691a      	ldr	r2, [r3, #16]
341826be:	4ba3      	ldr	r3, [pc, #652]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
341826c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341826c2:	f003 0307 	and.w	r3, r3, #7
341826c6:	429a      	cmp	r2, r3
341826c8:	d908      	bls.n	341826dc <HAL_RCC_ClockConfig+0x40>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
341826ca:	4ba0      	ldr	r3, [pc, #640]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
341826cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341826ce:	f023 0207 	bic.w	r2, r3, #7
341826d2:	687b      	ldr	r3, [r7, #4]
341826d4:	691b      	ldr	r3, [r3, #16]
341826d6:	499d      	ldr	r1, [pc, #628]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
341826d8:	4313      	orrs	r3, r2
341826da:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
341826dc:	687b      	ldr	r3, [r7, #4]
341826de:	681b      	ldr	r3, [r3, #0]
341826e0:	f003 0310 	and.w	r3, r3, #16
341826e4:	2b00      	cmp	r3, #0
341826e6:	d010      	beq.n	3418270a <HAL_RCC_ClockConfig+0x6e>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
341826e8:	687b      	ldr	r3, [r7, #4]
341826ea:	695a      	ldr	r2, [r3, #20]
341826ec:	4b97      	ldr	r3, [pc, #604]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
341826ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341826f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
341826f4:	429a      	cmp	r2, r3
341826f6:	d908      	bls.n	3418270a <HAL_RCC_ClockConfig+0x6e>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
341826f8:	4b94      	ldr	r3, [pc, #592]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
341826fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341826fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34182700:	687b      	ldr	r3, [r7, #4]
34182702:	695b      	ldr	r3, [r3, #20]
34182704:	4991      	ldr	r1, [pc, #580]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182706:	4313      	orrs	r3, r2
34182708:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
3418270a:	687b      	ldr	r3, [r7, #4]
3418270c:	681b      	ldr	r3, [r3, #0]
3418270e:	f003 0320 	and.w	r3, r3, #32
34182712:	2b00      	cmp	r3, #0
34182714:	d010      	beq.n	34182738 <HAL_RCC_ClockConfig+0x9c>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34182716:	687b      	ldr	r3, [r7, #4]
34182718:	699a      	ldr	r2, [r3, #24]
3418271a:	4b8c      	ldr	r3, [pc, #560]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
3418271c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418271e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34182722:	429a      	cmp	r2, r3
34182724:	d908      	bls.n	34182738 <HAL_RCC_ClockConfig+0x9c>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34182726:	4b89      	ldr	r3, [pc, #548]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418272a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
3418272e:	687b      	ldr	r3, [r7, #4]
34182730:	699b      	ldr	r3, [r3, #24]
34182732:	4986      	ldr	r1, [pc, #536]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182734:	4313      	orrs	r3, r2
34182736:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34182738:	687b      	ldr	r3, [r7, #4]
3418273a:	681b      	ldr	r3, [r3, #0]
3418273c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34182740:	2b00      	cmp	r3, #0
34182742:	d010      	beq.n	34182766 <HAL_RCC_ClockConfig+0xca>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34182744:	687b      	ldr	r3, [r7, #4]
34182746:	69da      	ldr	r2, [r3, #28]
34182748:	4b80      	ldr	r3, [pc, #512]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
3418274a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418274c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34182750:	429a      	cmp	r2, r3
34182752:	d908      	bls.n	34182766 <HAL_RCC_ClockConfig+0xca>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34182754:	4b7d      	ldr	r3, [pc, #500]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182758:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
3418275c:	687b      	ldr	r3, [r7, #4]
3418275e:	69db      	ldr	r3, [r3, #28]
34182760:	497a      	ldr	r1, [pc, #488]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182762:	4313      	orrs	r3, r2
34182764:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34182766:	687b      	ldr	r3, [r7, #4]
34182768:	681b      	ldr	r3, [r3, #0]
3418276a:	f003 0304 	and.w	r3, r3, #4
3418276e:	2b00      	cmp	r3, #0
34182770:	d010      	beq.n	34182794 <HAL_RCC_ClockConfig+0xf8>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
34182772:	687b      	ldr	r3, [r7, #4]
34182774:	68da      	ldr	r2, [r3, #12]
34182776:	4b75      	ldr	r3, [pc, #468]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418277a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
3418277e:	429a      	cmp	r2, r3
34182780:	d908      	bls.n	34182794 <HAL_RCC_ClockConfig+0xf8>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34182782:	4b72      	ldr	r3, [pc, #456]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182786:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
3418278a:	687b      	ldr	r3, [r7, #4]
3418278c:	68db      	ldr	r3, [r3, #12]
3418278e:	496f      	ldr	r1, [pc, #444]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182790:	4313      	orrs	r3, r2
34182792:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*------------------------- CPUCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
34182794:	687b      	ldr	r3, [r7, #4]
34182796:	681b      	ldr	r3, [r3, #0]
34182798:	f003 0301 	and.w	r3, r3, #1
3418279c:	2b00      	cmp	r3, #0
3418279e:	d063      	beq.n	34182868 <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));

    /* HSE is selected as CPU Clock Source */
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
341827a0:	687b      	ldr	r3, [r7, #4]
341827a2:	685b      	ldr	r3, [r3, #4]
341827a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341827a8:	d106      	bne.n	341827b8 <HAL_RCC_ClockConfig+0x11c>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
341827aa:	f7ff f92b 	bl	34181a04 <LL_RCC_HSE_IsReady>
341827ae:	4603      	mov	r3, r0
341827b0:	2b00      	cmp	r3, #0
341827b2:	d134      	bne.n	3418281e <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
341827b4:	2301      	movs	r3, #1
341827b6:	e16d      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
341827b8:	687b      	ldr	r3, [r7, #4]
341827ba:	685b      	ldr	r3, [r3, #4]
341827bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341827c0:	d11a      	bne.n	341827f8 <HAL_RCC_ClockConfig+0x15c>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC1 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
341827c2:	f7ff fb33 	bl	34181e2c <LL_RCC_IC1_GetSource>
341827c6:	4602      	mov	r2, r0
341827c8:	687b      	ldr	r3, [r7, #4]
341827ca:	6a1b      	ldr	r3, [r3, #32]
341827cc:	4619      	mov	r1, r3
341827ce:	4610      	mov	r0, r2
341827d0:	f000 fd00 	bl	341831d4 <RCC_IC_CheckPLLSources>
341827d4:	4603      	mov	r3, r0
341827d6:	2b01      	cmp	r3, #1
341827d8:	d001      	beq.n	341827de <HAL_RCC_ClockConfig+0x142>
      {
        return HAL_ERROR;
341827da:	2301      	movs	r3, #1
341827dc:	e15a      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC1 source and divider */
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
341827de:	687b      	ldr	r3, [r7, #4]
341827e0:	6a1a      	ldr	r2, [r3, #32]
341827e2:	687b      	ldr	r3, [r7, #4]
341827e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341827e6:	3b01      	subs	r3, #1
341827e8:	041b      	lsls	r3, r3, #16
341827ea:	4958      	ldr	r1, [pc, #352]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
341827ec:	4313      	orrs	r3, r2
341827ee:	f8c1 30c4 	str.w	r3, [r1, #196]	@ 0xc4
                ((pRCC_ClkInitStruct->IC1Selection.ClockDivider - 1U) << RCC_IC1CFGR_IC1INT_Pos));

      /* Enable IC1 */
      LL_RCC_IC1_Enable();
341827f2:	f7ff fb0d 	bl	34181e10 <LL_RCC_IC1_Enable>
341827f6:	e012      	b.n	3418281e <HAL_RCC_ClockConfig+0x182>
    }
    /* MSI is selected as CPU Clock Source */
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
341827f8:	687b      	ldr	r3, [r7, #4]
341827fa:	685b      	ldr	r3, [r3, #4]
341827fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34182800:	d106      	bne.n	34182810 <HAL_RCC_ClockConfig+0x174>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34182802:	f7ff f997 	bl	34181b34 <LL_RCC_MSI_IsReady>
34182806:	4603      	mov	r3, r0
34182808:	2b00      	cmp	r3, #0
3418280a:	d108      	bne.n	3418281e <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
3418280c:	2301      	movs	r3, #1
3418280e:	e141      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
    }
    /* HSI is selected as CPU Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
34182810:	f7ff f928 	bl	34181a64 <LL_RCC_HSI_IsReady>
34182814:	4603      	mov	r3, r0
34182816:	2b00      	cmp	r3, #0
34182818:	d101      	bne.n	3418281e <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
3418281a:	2301      	movs	r3, #1
3418281c:	e13a      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the CPU clock */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
3418281e:	4b4b      	ldr	r3, [pc, #300]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182820:	6a1b      	ldr	r3, [r3, #32]
34182822:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
34182826:	687b      	ldr	r3, [r7, #4]
34182828:	685b      	ldr	r3, [r3, #4]
3418282a:	4948      	ldr	r1, [pc, #288]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
3418282c:	4313      	orrs	r3, r2
3418282e:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34182830:	f7fe fd34 	bl	3418129c <HAL_GetTick>
34182834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34182836:	e00a      	b.n	3418284e <HAL_RCC_ClockConfig+0x1b2>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34182838:	f7fe fd30 	bl	3418129c <HAL_GetTick>
3418283c:	4602      	mov	r2, r0
3418283e:	68fb      	ldr	r3, [r7, #12]
34182840:	1ad3      	subs	r3, r2, r3
34182842:	f241 3288 	movw	r2, #5000	@ 0x1388
34182846:	4293      	cmp	r3, r2
34182848:	d901      	bls.n	3418284e <HAL_RCC_ClockConfig+0x1b2>
      {
        return HAL_TIMEOUT;
3418284a:	2303      	movs	r3, #3
3418284c:	e122      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
3418284e:	f7ff f9eb 	bl	34181c28 <LL_RCC_GetCpuClkSource>
34182852:	4602      	mov	r2, r0
34182854:	687b      	ldr	r3, [r7, #4]
34182856:	685b      	ldr	r3, [r3, #4]
34182858:	011b      	lsls	r3, r3, #4
3418285a:	429a      	cmp	r2, r3
3418285c:	d1ec      	bne.n	34182838 <HAL_RCC_ClockConfig+0x19c>
      }
    }

    /* Update the SystemCoreClock global variable with CPU clock */
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
3418285e:	f000 f921 	bl	34182aa4 <HAL_RCC_GetCpuClockFreq>
34182862:	4603      	mov	r3, r0
34182864:	4a3a      	ldr	r2, [pc, #232]	@ (34182950 <HAL_RCC_ClockConfig+0x2b4>)
34182866:	6013      	str	r3, [r2, #0]

  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
34182868:	687b      	ldr	r3, [r7, #4]
3418286a:	681b      	ldr	r3, [r3, #0]
3418286c:	f003 0302 	and.w	r3, r3, #2
34182870:	2b00      	cmp	r3, #0
34182872:	f000 8096 	beq.w	341829a2 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System bus clock source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
34182876:	687b      	ldr	r3, [r7, #4]
34182878:	689b      	ldr	r3, [r3, #8]
3418287a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418287e:	d106      	bne.n	3418288e <HAL_RCC_ClockConfig+0x1f2>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
34182880:	f7ff f8c0 	bl	34181a04 <LL_RCC_HSE_IsReady>
34182884:	4603      	mov	r3, r0
34182886:	2b00      	cmp	r3, #0
34182888:	d16b      	bne.n	34182962 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
3418288a:	2301      	movs	r3, #1
3418288c:	e102      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }
    }
    /* PLL output is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
3418288e:	687b      	ldr	r3, [r7, #4]
34182890:	689b      	ldr	r3, [r3, #8]
34182892:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34182896:	d14d      	bne.n	34182934 <HAL_RCC_ClockConfig+0x298>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));

      /* ICx clock switch requires both origin and destination clock source to be active */
      /* Check IC2/IC6/IC11 origin and target clock sources availability */
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
34182898:	f7ff fae6 	bl	34181e68 <LL_RCC_IC2_GetSource>
3418289c:	4602      	mov	r2, r0
3418289e:	687b      	ldr	r3, [r7, #4]
341828a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
341828a2:	4619      	mov	r1, r3
341828a4:	4610      	mov	r0, r2
341828a6:	f000 fc95 	bl	341831d4 <RCC_IC_CheckPLLSources>
341828aa:	4603      	mov	r3, r0
341828ac:	2b01      	cmp	r3, #1
341828ae:	d001      	beq.n	341828b4 <HAL_RCC_ClockConfig+0x218>
      {
        return HAL_ERROR;
341828b0:	2301      	movs	r3, #1
341828b2:	e0ef      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
341828b4:	f7ff faf6 	bl	34181ea4 <LL_RCC_IC6_GetSource>
341828b8:	4602      	mov	r2, r0
341828ba:	687b      	ldr	r3, [r7, #4]
341828bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
341828be:	4619      	mov	r1, r3
341828c0:	4610      	mov	r0, r2
341828c2:	f000 fc87 	bl	341831d4 <RCC_IC_CheckPLLSources>
341828c6:	4603      	mov	r3, r0
341828c8:	2b01      	cmp	r3, #1
341828ca:	d001      	beq.n	341828d0 <HAL_RCC_ClockConfig+0x234>
      {
        return HAL_ERROR;
341828cc:	2301      	movs	r3, #1
341828ce:	e0e1      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
341828d0:	f7ff faf6 	bl	34181ec0 <LL_RCC_IC11_GetSource>
341828d4:	4602      	mov	r2, r0
341828d6:	687b      	ldr	r3, [r7, #4]
341828d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
341828da:	4619      	mov	r1, r3
341828dc:	4610      	mov	r0, r2
341828de:	f000 fc79 	bl	341831d4 <RCC_IC_CheckPLLSources>
341828e2:	4603      	mov	r3, r0
341828e4:	2b01      	cmp	r3, #1
341828e6:	d001      	beq.n	341828ec <HAL_RCC_ClockConfig+0x250>
      {
        return HAL_ERROR;
341828e8:	2301      	movs	r3, #1
341828ea:	e0d3      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }

      /* Configure IC2, IC6 and IC11 sources and dividers */
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
341828ec:	687b      	ldr	r3, [r7, #4]
341828ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
341828f0:	687b      	ldr	r3, [r7, #4]
341828f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
341828f4:	3b01      	subs	r3, #1
341828f6:	041b      	lsls	r3, r3, #16
341828f8:	4914      	ldr	r1, [pc, #80]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
341828fa:	4313      	orrs	r3, r2
341828fc:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
                ((pRCC_ClkInitStruct->IC2Selection.ClockDivider - 1U) << RCC_IC2CFGR_IC2INT_Pos));
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
34182900:	687b      	ldr	r3, [r7, #4]
34182902:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
34182904:	687b      	ldr	r3, [r7, #4]
34182906:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
34182908:	3b01      	subs	r3, #1
3418290a:	041b      	lsls	r3, r3, #16
3418290c:	490f      	ldr	r1, [pc, #60]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
3418290e:	4313      	orrs	r3, r2
34182910:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
                ((pRCC_ClkInitStruct->IC6Selection.ClockDivider - 1U) << RCC_IC6CFGR_IC6INT_Pos));
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
34182914:	687b      	ldr	r3, [r7, #4]
34182916:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34182918:	687b      	ldr	r3, [r7, #4]
3418291a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
3418291c:	3b01      	subs	r3, #1
3418291e:	041b      	lsls	r3, r3, #16
34182920:	490a      	ldr	r1, [pc, #40]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
34182922:	4313      	orrs	r3, r2
34182924:	f8c1 30ec 	str.w	r3, [r1, #236]	@ 0xec
                ((pRCC_ClkInitStruct->IC11Selection.ClockDivider - 1U) << RCC_IC11CFGR_IC11INT_Pos));

      /* Require to have IC2, IC6 and IC11 outputs enabled */
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
34182928:	4b08      	ldr	r3, [pc, #32]	@ (3418294c <HAL_RCC_ClockConfig+0x2b0>)
3418292a:	f240 4222 	movw	r2, #1058	@ 0x422
3418292e:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
34182932:	e016      	b.n	34182962 <HAL_RCC_ClockConfig+0x2c6>
    }
    /* HSI is selected as System bus clock source */
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
34182934:	687b      	ldr	r3, [r7, #4]
34182936:	689b      	ldr	r3, [r3, #8]
34182938:	2b00      	cmp	r3, #0
3418293a:	d10b      	bne.n	34182954 <HAL_RCC_ClockConfig+0x2b8>
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
3418293c:	f7ff f892 	bl	34181a64 <LL_RCC_HSI_IsReady>
34182940:	4603      	mov	r3, r0
34182942:	2b00      	cmp	r3, #0
34182944:	d10d      	bne.n	34182962 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
34182946:	2301      	movs	r3, #1
34182948:	e0a4      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
3418294a:	bf00      	nop
3418294c:	56028000 	.word	0x56028000
34182950:	341c0000 	.word	0x341c0000
    }
    /* MSI is selected as System bus clock source */
    else
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
34182954:	f7ff f8ee 	bl	34181b34 <LL_RCC_MSI_IsReady>
34182958:	4603      	mov	r3, r0
3418295a:	2b00      	cmp	r3, #0
3418295c:	d101      	bne.n	34182962 <HAL_RCC_ClockConfig+0x2c6>
      {
        return HAL_ERROR;
3418295e:	2301      	movs	r3, #1
34182960:	e098      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
      }
    }

    /* Switch the system bus clocks */
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
34182962:	4b4e      	ldr	r3, [pc, #312]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182964:	6a1b      	ldr	r3, [r3, #32]
34182966:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
3418296a:	687b      	ldr	r3, [r7, #4]
3418296c:	689b      	ldr	r3, [r3, #8]
3418296e:	494b      	ldr	r1, [pc, #300]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182970:	4313      	orrs	r3, r2
34182972:	620b      	str	r3, [r1, #32]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34182974:	f7fe fc92 	bl	3418129c <HAL_GetTick>
34182978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
3418297a:	e00a      	b.n	34182992 <HAL_RCC_ClockConfig+0x2f6>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
3418297c:	f7fe fc8e 	bl	3418129c <HAL_GetTick>
34182980:	4602      	mov	r2, r0
34182982:	68fb      	ldr	r3, [r7, #12]
34182984:	1ad3      	subs	r3, r2, r3
34182986:	f241 3288 	movw	r2, #5000	@ 0x1388
3418298a:	4293      	cmp	r3, r2
3418298c:	d901      	bls.n	34182992 <HAL_RCC_ClockConfig+0x2f6>
      {
        return HAL_TIMEOUT;
3418298e:	2303      	movs	r3, #3
34182990:	e080      	b.n	34182a94 <HAL_RCC_ClockConfig+0x3f8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
34182992:	f7ff f957 	bl	34181c44 <LL_RCC_GetSysClkSource>
34182996:	4602      	mov	r2, r0
34182998:	687b      	ldr	r3, [r7, #4]
3418299a:	689b      	ldr	r3, [r3, #8]
3418299c:	011b      	lsls	r3, r3, #4
3418299e:	429a      	cmp	r2, r3
341829a0:	d1ec      	bne.n	3418297c <HAL_RCC_ClockConfig+0x2e0>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
341829a2:	687b      	ldr	r3, [r7, #4]
341829a4:	681b      	ldr	r3, [r3, #0]
341829a6:	f003 0304 	and.w	r3, r3, #4
341829aa:	2b00      	cmp	r3, #0
341829ac:	d010      	beq.n	341829d0 <HAL_RCC_ClockConfig+0x334>
  {
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
341829ae:	687b      	ldr	r3, [r7, #4]
341829b0:	68da      	ldr	r2, [r3, #12]
341829b2:	4b3a      	ldr	r3, [pc, #232]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
341829b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341829b6:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
341829ba:	429a      	cmp	r2, r3
341829bc:	d208      	bcs.n	341829d0 <HAL_RCC_ClockConfig+0x334>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
341829be:	4b37      	ldr	r3, [pc, #220]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
341829c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341829c2:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
341829c6:	687b      	ldr	r3, [r7, #4]
341829c8:	68db      	ldr	r3, [r3, #12]
341829ca:	4934      	ldr	r1, [pc, #208]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
341829cc:	4313      	orrs	r3, r2
341829ce:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
341829d0:	687b      	ldr	r3, [r7, #4]
341829d2:	681b      	ldr	r3, [r3, #0]
341829d4:	f003 0308 	and.w	r3, r3, #8
341829d8:	2b00      	cmp	r3, #0
341829da:	d010      	beq.n	341829fe <HAL_RCC_ClockConfig+0x362>
  {
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
341829dc:	687b      	ldr	r3, [r7, #4]
341829de:	691a      	ldr	r2, [r3, #16]
341829e0:	4b2e      	ldr	r3, [pc, #184]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
341829e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341829e4:	f003 0307 	and.w	r3, r3, #7
341829e8:	429a      	cmp	r2, r3
341829ea:	d208      	bcs.n	341829fe <HAL_RCC_ClockConfig+0x362>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
341829ec:	4b2b      	ldr	r3, [pc, #172]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
341829ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341829f0:	f023 0207 	bic.w	r2, r3, #7
341829f4:	687b      	ldr	r3, [r7, #4]
341829f6:	691b      	ldr	r3, [r3, #16]
341829f8:	4928      	ldr	r1, [pc, #160]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
341829fa:	4313      	orrs	r3, r2
341829fc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
341829fe:	687b      	ldr	r3, [r7, #4]
34182a00:	681b      	ldr	r3, [r3, #0]
34182a02:	f003 0310 	and.w	r3, r3, #16
34182a06:	2b00      	cmp	r3, #0
34182a08:	d010      	beq.n	34182a2c <HAL_RCC_ClockConfig+0x390>
  {
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34182a0a:	687b      	ldr	r3, [r7, #4]
34182a0c:	695a      	ldr	r2, [r3, #20]
34182a0e:	4b23      	ldr	r3, [pc, #140]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34182a16:	429a      	cmp	r2, r3
34182a18:	d208      	bcs.n	34182a2c <HAL_RCC_ClockConfig+0x390>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34182a1a:	4b20      	ldr	r3, [pc, #128]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a1e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
34182a22:	687b      	ldr	r3, [r7, #4]
34182a24:	695b      	ldr	r3, [r3, #20]
34182a26:	491d      	ldr	r1, [pc, #116]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a28:	4313      	orrs	r3, r2
34182a2a:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34182a2c:	687b      	ldr	r3, [r7, #4]
34182a2e:	681b      	ldr	r3, [r3, #0]
34182a30:	f003 0320 	and.w	r3, r3, #32
34182a34:	2b00      	cmp	r3, #0
34182a36:	d010      	beq.n	34182a5a <HAL_RCC_ClockConfig+0x3be>
  {
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34182a38:	687b      	ldr	r3, [r7, #4]
34182a3a:	699a      	ldr	r2, [r3, #24]
34182a3c:	4b17      	ldr	r3, [pc, #92]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a40:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34182a44:	429a      	cmp	r2, r3
34182a46:	d208      	bcs.n	34182a5a <HAL_RCC_ClockConfig+0x3be>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34182a48:	4b14      	ldr	r3, [pc, #80]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a4c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
34182a50:	687b      	ldr	r3, [r7, #4]
34182a52:	699b      	ldr	r3, [r3, #24]
34182a54:	4911      	ldr	r1, [pc, #68]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a56:	4313      	orrs	r3, r2
34182a58:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34182a5a:	687b      	ldr	r3, [r7, #4]
34182a5c:	681b      	ldr	r3, [r3, #0]
34182a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34182a62:	2b00      	cmp	r3, #0
34182a64:	d010      	beq.n	34182a88 <HAL_RCC_ClockConfig+0x3ec>
  {
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34182a66:	687b      	ldr	r3, [r7, #4]
34182a68:	69da      	ldr	r2, [r3, #28]
34182a6a:	4b0c      	ldr	r3, [pc, #48]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a6e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34182a72:	429a      	cmp	r2, r3
34182a74:	d208      	bcs.n	34182a88 <HAL_RCC_ClockConfig+0x3ec>
    {
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34182a76:	4b09      	ldr	r3, [pc, #36]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182a7a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
34182a7e:	687b      	ldr	r3, [r7, #4]
34182a80:	69db      	ldr	r3, [r3, #28]
34182a82:	4906      	ldr	r1, [pc, #24]	@ (34182a9c <HAL_RCC_ClockConfig+0x400>)
34182a84:	4313      	orrs	r3, r2
34182a86:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
34182a88:	4b05      	ldr	r3, [pc, #20]	@ (34182aa0 <HAL_RCC_ClockConfig+0x404>)
34182a8a:	681b      	ldr	r3, [r3, #0]
34182a8c:	4618      	mov	r0, r3
34182a8e:	f7fe fbbb 	bl	34181208 <HAL_InitTick>
34182a92:	4603      	mov	r3, r0
}
34182a94:	4618      	mov	r0, r3
34182a96:	3710      	adds	r7, #16
34182a98:	46bd      	mov	sp, r7
34182a9a:	bd80      	pop	{r7, pc}
34182a9c:	56028000 	.word	0x56028000
34182aa0:	341c0004 	.word	0x341c0004

34182aa4 <HAL_RCC_GetCpuClockFreq>:
  *         will be incorrect.
  *
  * @retval CPUCLK frequency
  */
uint32_t HAL_RCC_GetCpuClockFreq(void)
{
34182aa4:	b580      	push	{r7, lr}
34182aa6:	b082      	sub	sp, #8
34182aa8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
34182aaa:	2300      	movs	r3, #0
34182aac:	607b      	str	r3, [r7, #4]
  uint32_t ic_divider;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetCpuClkSource())
34182aae:	f7ff f8bb 	bl	34181c28 <LL_RCC_GetCpuClkSource>
34182ab2:	4603      	mov	r3, r0
34182ab4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182ab8:	d026      	beq.n	34182b08 <HAL_RCC_GetCpuClockFreq+0x64>
34182aba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
34182abe:	d861      	bhi.n	34182b84 <HAL_RCC_GetCpuClockFreq+0xe0>
34182ac0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34182ac4:	d01d      	beq.n	34182b02 <HAL_RCC_GetCpuClockFreq+0x5e>
34182ac6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34182aca:	d85b      	bhi.n	34182b84 <HAL_RCC_GetCpuClockFreq+0xe0>
34182acc:	2b00      	cmp	r3, #0
34182ace:	d003      	beq.n	34182ad8 <HAL_RCC_GetCpuClockFreq+0x34>
34182ad0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
34182ad4:	d009      	beq.n	34182aea <HAL_RCC_GetCpuClockFreq+0x46>
      }
      break;

    default:
      /* Unexpected case */
      break;
34182ad6:	e055      	b.n	34182b84 <HAL_RCC_GetCpuClockFreq+0xe0>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34182ad8:	f7fe ffea 	bl	34181ab0 <LL_RCC_HSI_GetDivider>
34182adc:	4603      	mov	r3, r0
34182ade:	09db      	lsrs	r3, r3, #7
34182ae0:	4a2b      	ldr	r2, [pc, #172]	@ (34182b90 <HAL_RCC_GetCpuClockFreq+0xec>)
34182ae2:	fa22 f303 	lsr.w	r3, r2, r3
34182ae6:	607b      	str	r3, [r7, #4]
      break;
34182ae8:	e04d      	b.n	34182b86 <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = RCC_GET_MSI_FREQUENCY();
34182aea:	4b2a      	ldr	r3, [pc, #168]	@ (34182b94 <HAL_RCC_GetCpuClockFreq+0xf0>)
34182aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34182aee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34182af2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34182af6:	d101      	bne.n	34182afc <HAL_RCC_GetCpuClockFreq+0x58>
34182af8:	4b27      	ldr	r3, [pc, #156]	@ (34182b98 <HAL_RCC_GetCpuClockFreq+0xf4>)
34182afa:	e000      	b.n	34182afe <HAL_RCC_GetCpuClockFreq+0x5a>
34182afc:	4b27      	ldr	r3, [pc, #156]	@ (34182b9c <HAL_RCC_GetCpuClockFreq+0xf8>)
34182afe:	607b      	str	r3, [r7, #4]
      break;
34182b00:	e041      	b.n	34182b86 <HAL_RCC_GetCpuClockFreq+0xe2>
      frequency = HSE_VALUE;
34182b02:	4b27      	ldr	r3, [pc, #156]	@ (34182ba0 <HAL_RCC_GetCpuClockFreq+0xfc>)
34182b04:	607b      	str	r3, [r7, #4]
      break;
34182b06:	e03e      	b.n	34182b86 <HAL_RCC_GetCpuClockFreq+0xe2>
      ic_divider = LL_RCC_IC1_GetDivider();
34182b08:	f7ff f99e 	bl	34181e48 <LL_RCC_IC1_GetDivider>
34182b0c:	6038      	str	r0, [r7, #0]
      switch (LL_RCC_IC1_GetSource())
34182b0e:	f7ff f98d 	bl	34181e2c <LL_RCC_IC1_GetSource>
34182b12:	4603      	mov	r3, r0
34182b14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182b18:	d029      	beq.n	34182b6e <HAL_RCC_GetCpuClockFreq+0xca>
34182b1a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182b1e:	d82f      	bhi.n	34182b80 <HAL_RCC_GetCpuClockFreq+0xdc>
34182b20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182b24:	d01a      	beq.n	34182b5c <HAL_RCC_GetCpuClockFreq+0xb8>
34182b26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182b2a:	d829      	bhi.n	34182b80 <HAL_RCC_GetCpuClockFreq+0xdc>
34182b2c:	2b00      	cmp	r3, #0
34182b2e:	d003      	beq.n	34182b38 <HAL_RCC_GetCpuClockFreq+0x94>
34182b30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182b34:	d009      	beq.n	34182b4a <HAL_RCC_GetCpuClockFreq+0xa6>
          break;
34182b36:	e023      	b.n	34182b80 <HAL_RCC_GetCpuClockFreq+0xdc>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34182b38:	f004 fec0 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34182b3c:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182b3e:	687a      	ldr	r2, [r7, #4]
34182b40:	683b      	ldr	r3, [r7, #0]
34182b42:	fbb2 f3f3 	udiv	r3, r2, r3
34182b46:	607b      	str	r3, [r7, #4]
          break;
34182b48:	e01b      	b.n	34182b82 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34182b4a:	f004 fefd 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34182b4e:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182b50:	687a      	ldr	r2, [r7, #4]
34182b52:	683b      	ldr	r3, [r7, #0]
34182b54:	fbb2 f3f3 	udiv	r3, r2, r3
34182b58:	607b      	str	r3, [r7, #4]
          break;
34182b5a:	e012      	b.n	34182b82 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34182b5c:	f004 ff3a 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34182b60:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182b62:	687a      	ldr	r2, [r7, #4]
34182b64:	683b      	ldr	r3, [r7, #0]
34182b66:	fbb2 f3f3 	udiv	r3, r2, r3
34182b6a:	607b      	str	r3, [r7, #4]
          break;
34182b6c:	e009      	b.n	34182b82 <HAL_RCC_GetCpuClockFreq+0xde>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34182b6e:	f004 ff77 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34182b72:	6078      	str	r0, [r7, #4]
          frequency = frequency / ic_divider;
34182b74:	687a      	ldr	r2, [r7, #4]
34182b76:	683b      	ldr	r3, [r7, #0]
34182b78:	fbb2 f3f3 	udiv	r3, r2, r3
34182b7c:	607b      	str	r3, [r7, #4]
          break;
34182b7e:	e000      	b.n	34182b82 <HAL_RCC_GetCpuClockFreq+0xde>
          break;
34182b80:	bf00      	nop
      break;
34182b82:	e000      	b.n	34182b86 <HAL_RCC_GetCpuClockFreq+0xe2>
      break;
34182b84:	bf00      	nop
  }

  return frequency;
34182b86:	687b      	ldr	r3, [r7, #4]
}
34182b88:	4618      	mov	r0, r3
34182b8a:	3708      	adds	r7, #8
34182b8c:	46bd      	mov	sp, r7
34182b8e:	bd80      	pop	{r7, pc}
34182b90:	03d09000 	.word	0x03d09000
34182b94:	56028000 	.word	0x56028000
34182b98:	00f42400 	.word	0x00f42400
34182b9c:	003d0900 	.word	0x003d0900
34182ba0:	02dc6c00 	.word	0x02dc6c00

34182ba4 <HAL_RCC_GetSysClockFreq>:
  *         will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
34182ba4:	b598      	push	{r3, r4, r7, lr}
34182ba6:	af00      	add	r7, sp, #0
  return RCC_GetSysClockFreq(LL_RCC_IC2_GetSource(), LL_RCC_IC2_GetDivider());
34182ba8:	f7ff f95e 	bl	34181e68 <LL_RCC_IC2_GetSource>
34182bac:	4604      	mov	r4, r0
34182bae:	f7ff f969 	bl	34181e84 <LL_RCC_IC2_GetDivider>
34182bb2:	4603      	mov	r3, r0
34182bb4:	4619      	mov	r1, r3
34182bb6:	4620      	mov	r0, r4
34182bb8:	f000 f87a 	bl	34182cb0 <RCC_GetSysClockFreq>
34182bbc:	4603      	mov	r3, r0
}
34182bbe:	4618      	mov	r0, r3
34182bc0:	bd98      	pop	{r3, r4, r7, pc}
	...

34182bc4 <HAL_RCC_GetClockConfig>:
  * @param  pRCC_ClkInitStruct  Pointer to an RCC_ClkInitTypeDef structure that
  *         will return the configuration.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pRCC_ClkInitStruct)
{
34182bc4:	b480      	push	{r7}
34182bc6:	b085      	sub	sp, #20
34182bc8:	af00      	add	r7, sp, #0
34182bca:	6078      	str	r0, [r7, #4]
  uint32_t cfgr_value;

  /* Set all possible values for the Clock type parameter --------------------*/
  pRCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_CPUCLK | RCC_CLOCKTYPE_SYSCLK | \
34182bcc:	687b      	ldr	r3, [r7, #4]
34182bce:	227f      	movs	r2, #127	@ 0x7f
34182bd0:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK   | \
                                  RCC_CLOCKTYPE_PCLK1  | RCC_CLOCKTYPE_PCLK2 | \
                                  RCC_CLOCKTYPE_PCLK4  | RCC_CLOCKTYPE_PCLK5;

  /* Get the configuration register 1 value */
  cfgr_value = RCC->CFGR1;
34182bd2:	4b36      	ldr	r3, [pc, #216]	@ (34182cac <HAL_RCC_GetClockConfig+0xe8>)
34182bd4:	6a1b      	ldr	r3, [r3, #32]
34182bd6:	60fb      	str	r3, [r7, #12]

  /* Get the active CPU source -----------------------------------------------*/
  pRCC_ClkInitStruct->CPUCLKSource = (cfgr_value & RCC_CFGR1_CPUSWS) >> 4U;
34182bd8:	68fb      	ldr	r3, [r7, #12]
34182bda:	091b      	lsrs	r3, r3, #4
34182bdc:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
34182be0:	687b      	ldr	r3, [r7, #4]
34182be2:	605a      	str	r2, [r3, #4]

  /* Get the active SYSCLK bus source ----------------------------------------*/
  pRCC_ClkInitStruct->SYSCLKSource = (cfgr_value & RCC_CFGR1_SYSSWS) >> 4U;
34182be4:	68fb      	ldr	r3, [r7, #12]
34182be6:	091b      	lsrs	r3, r3, #4
34182be8:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
34182bec:	687b      	ldr	r3, [r7, #4]
34182bee:	609a      	str	r2, [r3, #8]

  /* Get the configuration register 2 value */
  cfgr_value = RCC->CFGR2;
34182bf0:	4b2e      	ldr	r3, [pc, #184]	@ (34182cac <HAL_RCC_GetClockConfig+0xe8>)
34182bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34182bf4:	60fb      	str	r3, [r7, #12]

  /* Get the HCLK configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->AHBCLKDivider = (cfgr_value & RCC_CFGR2_HPRE);
34182bf6:	68fb      	ldr	r3, [r7, #12]
34182bf8:	f403 02e0 	and.w	r2, r3, #7340032	@ 0x700000
34182bfc:	687b      	ldr	r3, [r7, #4]
34182bfe:	60da      	str	r2, [r3, #12]

  /* Get the APB1 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB1CLKDivider = (cfgr_value & RCC_CFGR2_PPRE1);
34182c00:	68fb      	ldr	r3, [r7, #12]
34182c02:	f003 0207 	and.w	r2, r3, #7
34182c06:	687b      	ldr	r3, [r7, #4]
34182c08:	611a      	str	r2, [r3, #16]

  /* Get the APB2 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB2CLKDivider = (cfgr_value & RCC_CFGR2_PPRE2);
34182c0a:	68fb      	ldr	r3, [r7, #12]
34182c0c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
34182c10:	687b      	ldr	r3, [r7, #4]
34182c12:	615a      	str	r2, [r3, #20]

  /* Get the APB4 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB4CLKDivider = (cfgr_value & RCC_CFGR2_PPRE4);
34182c14:	68fb      	ldr	r3, [r7, #12]
34182c16:	f403 42e0 	and.w	r2, r3, #28672	@ 0x7000
34182c1a:	687b      	ldr	r3, [r7, #4]
34182c1c:	619a      	str	r2, [r3, #24]

  /* Get the APB5 configuration ----------------------------------------------*/
  pRCC_ClkInitStruct->APB5CLKDivider = (cfgr_value & RCC_CFGR2_PPRE5);
34182c1e:	68fb      	ldr	r3, [r7, #12]
34182c20:	f403 22e0 	and.w	r2, r3, #458752	@ 0x70000
34182c24:	687b      	ldr	r3, [r7, #4]
34182c26:	61da      	str	r2, [r3, #28]

  /* Get the IC1 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC1CFGR;
34182c28:	4b20      	ldr	r3, [pc, #128]	@ (34182cac <HAL_RCC_GetClockConfig+0xe8>)
34182c2a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34182c2e:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC1Selection.ClockSelection = cfgr_value & RCC_IC1CFGR_IC1SEL;
34182c30:	68fb      	ldr	r3, [r7, #12]
34182c32:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182c36:	687b      	ldr	r3, [r7, #4]
34182c38:	621a      	str	r2, [r3, #32]
  pRCC_ClkInitStruct->IC1Selection.ClockDivider = ((cfgr_value & RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1U;
34182c3a:	68fb      	ldr	r3, [r7, #12]
34182c3c:	0c1b      	lsrs	r3, r3, #16
34182c3e:	b2db      	uxtb	r3, r3
34182c40:	1c5a      	adds	r2, r3, #1
34182c42:	687b      	ldr	r3, [r7, #4]
34182c44:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Get the IC2 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC2CFGR;
34182c46:	4b19      	ldr	r3, [pc, #100]	@ (34182cac <HAL_RCC_GetClockConfig+0xe8>)
34182c48:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
34182c4c:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC2Selection.ClockSelection = cfgr_value & RCC_IC2CFGR_IC2SEL;
34182c4e:	68fb      	ldr	r3, [r7, #12]
34182c50:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182c54:	687b      	ldr	r3, [r7, #4]
34182c56:	629a      	str	r2, [r3, #40]	@ 0x28
  pRCC_ClkInitStruct->IC2Selection.ClockDivider = ((cfgr_value & RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1U;
34182c58:	68fb      	ldr	r3, [r7, #12]
34182c5a:	0c1b      	lsrs	r3, r3, #16
34182c5c:	b2db      	uxtb	r3, r3
34182c5e:	1c5a      	adds	r2, r3, #1
34182c60:	687b      	ldr	r3, [r7, #4]
34182c62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the IC6 configuration -----------------------------------------------*/
  cfgr_value = RCC->IC6CFGR;
34182c64:	4b11      	ldr	r3, [pc, #68]	@ (34182cac <HAL_RCC_GetClockConfig+0xe8>)
34182c66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
34182c6a:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC6Selection.ClockSelection = cfgr_value & RCC_IC6CFGR_IC6SEL;
34182c6c:	68fb      	ldr	r3, [r7, #12]
34182c6e:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182c72:	687b      	ldr	r3, [r7, #4]
34182c74:	631a      	str	r2, [r3, #48]	@ 0x30
  pRCC_ClkInitStruct->IC6Selection.ClockDivider = ((cfgr_value & RCC_IC6CFGR_IC6INT) >> RCC_IC6CFGR_IC6INT_Pos) + 1U;
34182c76:	68fb      	ldr	r3, [r7, #12]
34182c78:	0c1b      	lsrs	r3, r3, #16
34182c7a:	b2db      	uxtb	r3, r3
34182c7c:	1c5a      	adds	r2, r3, #1
34182c7e:	687b      	ldr	r3, [r7, #4]
34182c80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the IC11 configuration ----------------------------------------------*/
  cfgr_value = RCC->IC11CFGR;
34182c82:	4b0a      	ldr	r3, [pc, #40]	@ (34182cac <HAL_RCC_GetClockConfig+0xe8>)
34182c84:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34182c88:	60fb      	str	r3, [r7, #12]
  pRCC_ClkInitStruct->IC11Selection.ClockSelection = cfgr_value & RCC_IC11CFGR_IC11SEL;
34182c8a:	68fb      	ldr	r3, [r7, #12]
34182c8c:	f003 5240 	and.w	r2, r3, #805306368	@ 0x30000000
34182c90:	687b      	ldr	r3, [r7, #4]
34182c92:	639a      	str	r2, [r3, #56]	@ 0x38
  pRCC_ClkInitStruct->IC11Selection.ClockDivider = ((cfgr_value & RCC_IC11CFGR_IC11INT) >> RCC_IC11CFGR_IC11INT_Pos) + 1U;
34182c94:	68fb      	ldr	r3, [r7, #12]
34182c96:	0c1b      	lsrs	r3, r3, #16
34182c98:	b2db      	uxtb	r3, r3
34182c9a:	1c5a      	adds	r2, r3, #1
34182c9c:	687b      	ldr	r3, [r7, #4]
34182c9e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
34182ca0:	bf00      	nop
34182ca2:	3714      	adds	r7, #20
34182ca4:	46bd      	mov	sp, r7
34182ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
34182caa:	4770      	bx	lr
34182cac:	56028000 	.word	0x56028000

34182cb0 <RCC_GetSysClockFreq>:
  * @param  icx_divider The intermediate clock divider
  *
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreq(uint32_t icx_source, uint32_t icx_divider)
{
34182cb0:	b580      	push	{r7, lr}
34182cb2:	b084      	sub	sp, #16
34182cb4:	af00      	add	r7, sp, #0
34182cb6:	6078      	str	r0, [r7, #4]
34182cb8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
34182cba:	2300      	movs	r3, #0
34182cbc:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
34182cbe:	f7fe ffc1 	bl	34181c44 <LL_RCC_GetSysClkSource>
34182cc2:	4603      	mov	r3, r0
34182cc4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182cc8:	d026      	beq.n	34182d18 <RCC_GetSysClockFreq+0x68>
34182cca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182cce:	d861      	bhi.n	34182d94 <RCC_GetSysClockFreq+0xe4>
34182cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182cd4:	d01d      	beq.n	34182d12 <RCC_GetSysClockFreq+0x62>
34182cd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182cda:	d85b      	bhi.n	34182d94 <RCC_GetSysClockFreq+0xe4>
34182cdc:	2b00      	cmp	r3, #0
34182cde:	d003      	beq.n	34182ce8 <RCC_GetSysClockFreq+0x38>
34182ce0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182ce4:	d009      	beq.n	34182cfa <RCC_GetSysClockFreq+0x4a>
      }
      break;

    default:
      /* Unexpected case */
      break;
34182ce6:	e055      	b.n	34182d94 <RCC_GetSysClockFreq+0xe4>
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34182ce8:	f7fe fee2 	bl	34181ab0 <LL_RCC_HSI_GetDivider>
34182cec:	4603      	mov	r3, r0
34182cee:	09db      	lsrs	r3, r3, #7
34182cf0:	4a2b      	ldr	r2, [pc, #172]	@ (34182da0 <RCC_GetSysClockFreq+0xf0>)
34182cf2:	fa22 f303 	lsr.w	r3, r2, r3
34182cf6:	60fb      	str	r3, [r7, #12]
      break;
34182cf8:	e04d      	b.n	34182d96 <RCC_GetSysClockFreq+0xe6>
      frequency = RCC_GET_MSI_FREQUENCY();
34182cfa:	4b2a      	ldr	r3, [pc, #168]	@ (34182da4 <RCC_GetSysClockFreq+0xf4>)
34182cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34182cfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34182d02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34182d06:	d101      	bne.n	34182d0c <RCC_GetSysClockFreq+0x5c>
34182d08:	4b27      	ldr	r3, [pc, #156]	@ (34182da8 <RCC_GetSysClockFreq+0xf8>)
34182d0a:	e000      	b.n	34182d0e <RCC_GetSysClockFreq+0x5e>
34182d0c:	4b27      	ldr	r3, [pc, #156]	@ (34182dac <RCC_GetSysClockFreq+0xfc>)
34182d0e:	60fb      	str	r3, [r7, #12]
      break;
34182d10:	e041      	b.n	34182d96 <RCC_GetSysClockFreq+0xe6>
      frequency = HSE_VALUE;
34182d12:	4b27      	ldr	r3, [pc, #156]	@ (34182db0 <RCC_GetSysClockFreq+0x100>)
34182d14:	60fb      	str	r3, [r7, #12]
      break;
34182d16:	e03e      	b.n	34182d96 <RCC_GetSysClockFreq+0xe6>
      switch (icx_source)
34182d18:	687b      	ldr	r3, [r7, #4]
34182d1a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182d1e:	d02e      	beq.n	34182d7e <RCC_GetSysClockFreq+0xce>
34182d20:	687b      	ldr	r3, [r7, #4]
34182d22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34182d26:	d833      	bhi.n	34182d90 <RCC_GetSysClockFreq+0xe0>
34182d28:	687b      	ldr	r3, [r7, #4]
34182d2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182d2e:	d01d      	beq.n	34182d6c <RCC_GetSysClockFreq+0xbc>
34182d30:	687b      	ldr	r3, [r7, #4]
34182d32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34182d36:	d82b      	bhi.n	34182d90 <RCC_GetSysClockFreq+0xe0>
34182d38:	687b      	ldr	r3, [r7, #4]
34182d3a:	2b00      	cmp	r3, #0
34182d3c:	d004      	beq.n	34182d48 <RCC_GetSysClockFreq+0x98>
34182d3e:	687b      	ldr	r3, [r7, #4]
34182d40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34182d44:	d009      	beq.n	34182d5a <RCC_GetSysClockFreq+0xaa>
          break;
34182d46:	e023      	b.n	34182d90 <RCC_GetSysClockFreq+0xe0>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34182d48:	f004 fdb8 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34182d4c:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34182d4e:	68fa      	ldr	r2, [r7, #12]
34182d50:	683b      	ldr	r3, [r7, #0]
34182d52:	fbb2 f3f3 	udiv	r3, r2, r3
34182d56:	60fb      	str	r3, [r7, #12]
          break;
34182d58:	e01b      	b.n	34182d92 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34182d5a:	f004 fdf5 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34182d5e:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34182d60:	68fa      	ldr	r2, [r7, #12]
34182d62:	683b      	ldr	r3, [r7, #0]
34182d64:	fbb2 f3f3 	udiv	r3, r2, r3
34182d68:	60fb      	str	r3, [r7, #12]
          break;
34182d6a:	e012      	b.n	34182d92 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34182d6c:	f004 fe32 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34182d70:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34182d72:	68fa      	ldr	r2, [r7, #12]
34182d74:	683b      	ldr	r3, [r7, #0]
34182d76:	fbb2 f3f3 	udiv	r3, r2, r3
34182d7a:	60fb      	str	r3, [r7, #12]
          break;
34182d7c:	e009      	b.n	34182d92 <RCC_GetSysClockFreq+0xe2>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34182d7e:	f004 fe6f 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34182d82:	60f8      	str	r0, [r7, #12]
          frequency = frequency / icx_divider;
34182d84:	68fa      	ldr	r2, [r7, #12]
34182d86:	683b      	ldr	r3, [r7, #0]
34182d88:	fbb2 f3f3 	udiv	r3, r2, r3
34182d8c:	60fb      	str	r3, [r7, #12]
          break;
34182d8e:	e000      	b.n	34182d92 <RCC_GetSysClockFreq+0xe2>
          break;
34182d90:	bf00      	nop
      break;
34182d92:	e000      	b.n	34182d96 <RCC_GetSysClockFreq+0xe6>
      break;
34182d94:	bf00      	nop
  }

  return frequency;
34182d96:	68fb      	ldr	r3, [r7, #12]
}
34182d98:	4618      	mov	r0, r3
34182d9a:	3710      	adds	r7, #16
34182d9c:	46bd      	mov	sp, r7
34182d9e:	bd80      	pop	{r7, pc}
34182da0:	03d09000 	.word	0x03d09000
34182da4:	56028000 	.word	0x56028000
34182da8:	00f42400 	.word	0x00f42400
34182dac:	003d0900 	.word	0x003d0900
34182db0:	02dc6c00 	.word	0x02dc6c00

34182db4 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34182db4:	b580      	push	{r7, lr}
34182db6:	b088      	sub	sp, #32
34182db8:	af00      	add	r7, sp, #0
34182dba:	6078      	str	r0, [r7, #4]
34182dbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_cfgr1_reg;
  __IO uint32_t *p_rcc_pll_cfgr2_reg;
  __IO uint32_t *p_rcc_pll_cfgr3_reg;
  HAL_StatusTypeDef ret = HAL_OK;
34182dbe:	2300      	movs	r3, #0
34182dc0:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34182dc2:	687b      	ldr	r3, [r7, #4]
34182dc4:	011a      	lsls	r2, r3, #4
34182dc6:	4b8e      	ldr	r3, [pc, #568]	@ (34183000 <RCC_PLL_Config+0x24c>)
34182dc8:	4413      	add	r3, r2
34182dca:	61bb      	str	r3, [r7, #24]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34182dcc:	687b      	ldr	r3, [r7, #4]
34182dce:	011a      	lsls	r2, r3, #4
34182dd0:	4b8c      	ldr	r3, [pc, #560]	@ (34183004 <RCC_PLL_Config+0x250>)
34182dd2:	4413      	add	r3, r2
34182dd4:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
34182dd6:	687b      	ldr	r3, [r7, #4]
34182dd8:	011a      	lsls	r2, r3, #4
34182dda:	4b8b      	ldr	r3, [pc, #556]	@ (34183008 <RCC_PLL_Config+0x254>)
34182ddc:	4413      	add	r3, r2
34182dde:	613b      	str	r3, [r7, #16]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */
  if (pPLLInit->PLLState == RCC_PLL_ON)
34182de0:	683b      	ldr	r3, [r7, #0]
34182de2:	681b      	ldr	r3, [r3, #0]
34182de4:	2b02      	cmp	r3, #2
34182de6:	f040 8091 	bne.w	34182f0c <RCC_PLL_Config+0x158>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34182dea:	4a88      	ldr	r2, [pc, #544]	@ (3418300c <RCC_PLL_Config+0x258>)
34182dec:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182df0:	687b      	ldr	r3, [r7, #4]
34182df2:	fa01 f303 	lsl.w	r3, r1, r3
34182df6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34182dfa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34182dfc:	f7fe fa4e 	bl	3418129c <HAL_GetTick>
34182e00:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34182e02:	e008      	b.n	34182e16 <RCC_PLL_Config+0x62>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34182e04:	f7fe fa4a 	bl	3418129c <HAL_GetTick>
34182e08:	4602      	mov	r2, r0
34182e0a:	68fb      	ldr	r3, [r7, #12]
34182e0c:	1ad3      	subs	r3, r2, r3
34182e0e:	2b01      	cmp	r3, #1
34182e10:	d901      	bls.n	34182e16 <RCC_PLL_Config+0x62>
      {
        return HAL_TIMEOUT;
34182e12:	2303      	movs	r3, #3
34182e14:	e0f0      	b.n	34182ff8 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34182e16:	4b7d      	ldr	r3, [pc, #500]	@ (3418300c <RCC_PLL_Config+0x258>)
34182e18:	685a      	ldr	r2, [r3, #4]
34182e1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182e1e:	687b      	ldr	r3, [r7, #4]
34182e20:	fa01 f303 	lsl.w	r3, r1, r3
34182e24:	401a      	ands	r2, r3
34182e26:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182e2a:	687b      	ldr	r3, [r7, #4]
34182e2c:	fa01 f303 	lsl.w	r3, r1, r3
34182e30:	429a      	cmp	r2, r3
34182e32:	d0e7      	beq.n	34182e04 <RCC_PLL_Config+0x50>
      }
    }

    /* Ensure PLLxMODSSDIS='1' */
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
34182e34:	693b      	ldr	r3, [r7, #16]
34182e36:	681b      	ldr	r3, [r3, #0]
34182e38:	f043 0204 	orr.w	r2, r3, #4
34182e3c:	693b      	ldr	r3, [r7, #16]
34182e3e:	601a      	str	r2, [r3, #0]

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
34182e40:	69bb      	ldr	r3, [r7, #24]
34182e42:	681b      	ldr	r3, [r3, #0]
34182e44:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34182e48:	69bb      	ldr	r3, [r7, #24]
34182e4a:	601a      	str	r2, [r3, #0]

    /* Configure the PLLx clock source, multiplication and division factors. */
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
34182e4c:	69bb      	ldr	r3, [r7, #24]
34182e4e:	681a      	ldr	r2, [r3, #0]
34182e50:	4b6f      	ldr	r3, [pc, #444]	@ (34183010 <RCC_PLL_Config+0x25c>)
34182e52:	4013      	ands	r3, r2
34182e54:	683a      	ldr	r2, [r7, #0]
34182e56:	6851      	ldr	r1, [r2, #4]
34182e58:	683a      	ldr	r2, [r7, #0]
34182e5a:	6892      	ldr	r2, [r2, #8]
34182e5c:	0512      	lsls	r2, r2, #20
34182e5e:	4311      	orrs	r1, r2
34182e60:	683a      	ldr	r2, [r7, #0]
34182e62:	6912      	ldr	r2, [r2, #16]
34182e64:	0212      	lsls	r2, r2, #8
34182e66:	430a      	orrs	r2, r1
34182e68:	431a      	orrs	r2, r3
34182e6a:	69bb      	ldr	r3, [r7, #24]
34182e6c:	601a      	str	r2, [r3, #0]
               (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
                | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)));
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
34182e6e:	693b      	ldr	r3, [r7, #16]
34182e70:	681b      	ldr	r3, [r3, #0]
34182e72:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
34182e76:	683b      	ldr	r3, [r7, #0]
34182e78:	695b      	ldr	r3, [r3, #20]
34182e7a:	06d9      	lsls	r1, r3, #27
34182e7c:	683b      	ldr	r3, [r7, #0]
34182e7e:	699b      	ldr	r3, [r3, #24]
34182e80:	061b      	lsls	r3, r3, #24
34182e82:	430b      	orrs	r3, r1
34182e84:	431a      	orrs	r2, r3
34182e86:	693b      	ldr	r3, [r7, #16]
34182e88:	601a      	str	r2, [r3, #0]
               ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)));

    /* Configure PLLx DIVNFRAC */
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
34182e8a:	697b      	ldr	r3, [r7, #20]
34182e8c:	681b      	ldr	r3, [r3, #0]
34182e8e:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
34182e92:	683b      	ldr	r3, [r7, #0]
34182e94:	68db      	ldr	r3, [r3, #12]
34182e96:	431a      	orrs	r2, r3
34182e98:	697b      	ldr	r3, [r7, #20]
34182e9a:	601a      	str	r2, [r3, #0]
               pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);

    /* Clear PLLxMODDSEN (Also clear in Fractional Mode to ensure the latch of updated FRAC value when set again) */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
34182e9c:	693b      	ldr	r3, [r7, #16]
34182e9e:	681b      	ldr	r3, [r3, #0]
34182ea0:	f023 0208 	bic.w	r2, r3, #8
34182ea4:	693b      	ldr	r3, [r7, #16]
34182ea6:	601a      	str	r2, [r3, #0]

    /* Fractional Mode specificities Management */
    if (pPLLInit->PLLFractional != 0U)
34182ea8:	683b      	ldr	r3, [r7, #0]
34182eaa:	68db      	ldr	r3, [r3, #12]
34182eac:	2b00      	cmp	r3, #0
34182eae:	d005      	beq.n	34182ebc <RCC_PLL_Config+0x108>
    {
      /* Set PLLxMODDSEN and DACEN */
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
34182eb0:	693b      	ldr	r3, [r7, #16]
34182eb2:	681b      	ldr	r3, [r3, #0]
34182eb4:	f043 020a 	orr.w	r2, r3, #10
34182eb8:	693b      	ldr	r3, [r7, #16]
34182eba:	601a      	str	r2, [r3, #0]
    }

    /* Ensure PLLxMODSSRST='1' and Enable PLLx post divider output */
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
34182ebc:	693b      	ldr	r3, [r7, #16]
34182ebe:	681b      	ldr	r3, [r3, #0]
34182ec0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
34182ec4:	f043 0301 	orr.w	r3, r3, #1
34182ec8:	693a      	ldr	r2, [r7, #16]
34182eca:	6013      	str	r3, [r2, #0]

    /* Enable the PLLx */
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34182ecc:	4a4f      	ldr	r2, [pc, #316]	@ (3418300c <RCC_PLL_Config+0x258>)
34182ece:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182ed2:	687b      	ldr	r3, [r7, #4]
34182ed4:	fa01 f303 	lsl.w	r3, r1, r3
34182ed8:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34182edc:	f7fe f9de 	bl	3418129c <HAL_GetTick>
34182ee0:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34182ee2:	e008      	b.n	34182ef6 <RCC_PLL_Config+0x142>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34182ee4:	f7fe f9da 	bl	3418129c <HAL_GetTick>
34182ee8:	4602      	mov	r2, r0
34182eea:	68fb      	ldr	r3, [r7, #12]
34182eec:	1ad3      	subs	r3, r2, r3
34182eee:	2b01      	cmp	r3, #1
34182ef0:	d901      	bls.n	34182ef6 <RCC_PLL_Config+0x142>
      {
        return HAL_TIMEOUT;
34182ef2:	2303      	movs	r3, #3
34182ef4:	e080      	b.n	34182ff8 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34182ef6:	4b45      	ldr	r3, [pc, #276]	@ (3418300c <RCC_PLL_Config+0x258>)
34182ef8:	685a      	ldr	r2, [r3, #4]
34182efa:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182efe:	687b      	ldr	r3, [r7, #4]
34182f00:	fa01 f303 	lsl.w	r3, r1, r3
34182f04:	4013      	ands	r3, r2
34182f06:	2b00      	cmp	r3, #0
34182f08:	d0ec      	beq.n	34182ee4 <RCC_PLL_Config+0x130>
34182f0a:	e074      	b.n	34182ff6 <RCC_PLL_Config+0x242>
      }
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
34182f0c:	683b      	ldr	r3, [r7, #0]
34182f0e:	681b      	ldr	r3, [r3, #0]
34182f10:	2b03      	cmp	r3, #3
34182f12:	d13b      	bne.n	34182f8c <RCC_PLL_Config+0x1d8>
  {
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));

    /* Check selected source is ready */
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
34182f14:	683b      	ldr	r3, [r7, #0]
34182f16:	685b      	ldr	r3, [r3, #4]
34182f18:	4618      	mov	r0, r3
34182f1a:	f000 f921 	bl	34183160 <RCC_PLL_Source_IsReady>
34182f1e:	4603      	mov	r3, r0
34182f20:	2b01      	cmp	r3, #1
34182f22:	d130      	bne.n	34182f86 <RCC_PLL_Config+0x1d2>
    {
      /* Ensure PLLx is disabled */
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34182f24:	4a39      	ldr	r2, [pc, #228]	@ (3418300c <RCC_PLL_Config+0x258>)
34182f26:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182f2a:	687b      	ldr	r3, [r7, #4]
34182f2c:	fa01 f303 	lsl.w	r3, r1, r3
34182f30:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34182f34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
34182f36:	f7fe f9b1 	bl	3418129c <HAL_GetTick>
34182f3a:	60f8      	str	r0, [r7, #12]

      /* Wait till PLLx is disabled */
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34182f3c:	e008      	b.n	34182f50 <RCC_PLL_Config+0x19c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34182f3e:	f7fe f9ad 	bl	3418129c <HAL_GetTick>
34182f42:	4602      	mov	r2, r0
34182f44:	68fb      	ldr	r3, [r7, #12]
34182f46:	1ad3      	subs	r3, r2, r3
34182f48:	2b01      	cmp	r3, #1
34182f4a:	d901      	bls.n	34182f50 <RCC_PLL_Config+0x19c>
        {
          return HAL_TIMEOUT;
34182f4c:	2303      	movs	r3, #3
34182f4e:	e053      	b.n	34182ff8 <RCC_PLL_Config+0x244>
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34182f50:	4b2e      	ldr	r3, [pc, #184]	@ (3418300c <RCC_PLL_Config+0x258>)
34182f52:	685a      	ldr	r2, [r3, #4]
34182f54:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182f58:	687b      	ldr	r3, [r7, #4]
34182f5a:	fa01 f303 	lsl.w	r3, r1, r3
34182f5e:	401a      	ands	r2, r3
34182f60:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182f64:	687b      	ldr	r3, [r7, #4]
34182f66:	fa01 f303 	lsl.w	r3, r1, r3
34182f6a:	429a      	cmp	r2, r3
34182f6c:	d0e7      	beq.n	34182f3e <RCC_PLL_Config+0x18a>
        }
      }

      /* Set bypass mode with selected source */
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
34182f6e:	69bb      	ldr	r3, [r7, #24]
34182f70:	681b      	ldr	r3, [r3, #0]
34182f72:	f023 42f0 	bic.w	r2, r3, #2013265920	@ 0x78000000
34182f76:	683b      	ldr	r3, [r7, #0]
34182f78:	685b      	ldr	r3, [r3, #4]
34182f7a:	4313      	orrs	r3, r2
34182f7c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
34182f80:	69bb      	ldr	r3, [r7, #24]
34182f82:	601a      	str	r2, [r3, #0]
34182f84:	e037      	b.n	34182ff6 <RCC_PLL_Config+0x242>
                 (RCC_PLL1CFGR1_PLL1BYP | pPLLInit->PLLSource));
    }
    else
    {
      ret = HAL_ERROR;
34182f86:	2301      	movs	r3, #1
34182f88:	77fb      	strb	r3, [r7, #31]
34182f8a:	e034      	b.n	34182ff6 <RCC_PLL_Config+0x242>
    }
  }
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
34182f8c:	683b      	ldr	r3, [r7, #0]
34182f8e:	681b      	ldr	r3, [r3, #0]
34182f90:	2b01      	cmp	r3, #1
34182f92:	d130      	bne.n	34182ff6 <RCC_PLL_Config+0x242>
  {
    /* Disable PLLx post divider output */
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
34182f94:	693b      	ldr	r3, [r7, #16]
34182f96:	681b      	ldr	r3, [r3, #0]
34182f98:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
34182f9c:	693b      	ldr	r3, [r7, #16]
34182f9e:	601a      	str	r2, [r3, #0]

    /* Ensure PLLx is disabled */
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34182fa0:	4a1a      	ldr	r2, [pc, #104]	@ (3418300c <RCC_PLL_Config+0x258>)
34182fa2:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182fa6:	687b      	ldr	r3, [r7, #4]
34182fa8:	fa01 f303 	lsl.w	r3, r1, r3
34182fac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
34182fb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
34182fb2:	f7fe f973 	bl	3418129c <HAL_GetTick>
34182fb6:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLx is disabled */
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34182fb8:	e008      	b.n	34182fcc <RCC_PLL_Config+0x218>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34182fba:	f7fe f96f 	bl	3418129c <HAL_GetTick>
34182fbe:	4602      	mov	r2, r0
34182fc0:	68fb      	ldr	r3, [r7, #12]
34182fc2:	1ad3      	subs	r3, r2, r3
34182fc4:	2b01      	cmp	r3, #1
34182fc6:	d901      	bls.n	34182fcc <RCC_PLL_Config+0x218>
      {
        return HAL_TIMEOUT;
34182fc8:	2303      	movs	r3, #3
34182fca:	e015      	b.n	34182ff8 <RCC_PLL_Config+0x244>
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34182fcc:	4b0f      	ldr	r3, [pc, #60]	@ (3418300c <RCC_PLL_Config+0x258>)
34182fce:	685a      	ldr	r2, [r3, #4]
34182fd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182fd4:	687b      	ldr	r3, [r7, #4]
34182fd6:	fa01 f303 	lsl.w	r3, r1, r3
34182fda:	401a      	ands	r2, r3
34182fdc:	f44f 7180 	mov.w	r1, #256	@ 0x100
34182fe0:	687b      	ldr	r3, [r7, #4]
34182fe2:	fa01 f303 	lsl.w	r3, r1, r3
34182fe6:	429a      	cmp	r2, r3
34182fe8:	d0e7      	beq.n	34182fba <RCC_PLL_Config+0x206>
      }
    }

    /* Clear bypass mode */
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
34182fea:	69bb      	ldr	r3, [r7, #24]
34182fec:	681b      	ldr	r3, [r3, #0]
34182fee:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
34182ff2:	69bb      	ldr	r3, [r7, #24]
34182ff4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return ret;
34182ff6:	7ffb      	ldrb	r3, [r7, #31]
}
34182ff8:	4618      	mov	r0, r3
34182ffa:	3720      	adds	r7, #32
34182ffc:	46bd      	mov	sp, r7
34182ffe:	bd80      	pop	{r7, pc}
34183000:	56028080 	.word	0x56028080
34183004:	56028084 	.word	0x56028084
34183008:	56028088 	.word	0x56028088
3418300c:	56028000 	.word	0x56028000
34183010:	8c0000ff 	.word	0x8c0000ff

34183014 <RCC_PLL_Enable>:
  * @param  PLLnumber PLL number to enable
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Enable(uint32_t PLLnumber)
{
34183014:	b580      	push	{r7, lr}
34183016:	b084      	sub	sp, #16
34183018:	af00      	add	r7, sp, #0
3418301a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
3418301c:	2300      	movs	r3, #0
3418301e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Enable the PLLx */
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
34183020:	4a11      	ldr	r2, [pc, #68]	@ (34183068 <RCC_PLL_Enable+0x54>)
34183022:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183026:	687b      	ldr	r3, [r7, #4]
34183028:	fa01 f303 	lsl.w	r3, r1, r3
3418302c:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
34183030:	f7fe f934 	bl	3418129c <HAL_GetTick>
34183034:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLx is ready */
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34183036:	e008      	b.n	3418304a <RCC_PLL_Enable+0x36>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34183038:	f7fe f930 	bl	3418129c <HAL_GetTick>
3418303c:	4602      	mov	r2, r0
3418303e:	68bb      	ldr	r3, [r7, #8]
34183040:	1ad3      	subs	r3, r2, r3
34183042:	2b01      	cmp	r3, #1
34183044:	d901      	bls.n	3418304a <RCC_PLL_Enable+0x36>
    {
      return HAL_TIMEOUT;
34183046:	2303      	movs	r3, #3
34183048:	e00a      	b.n	34183060 <RCC_PLL_Enable+0x4c>
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
3418304a:	4b07      	ldr	r3, [pc, #28]	@ (34183068 <RCC_PLL_Enable+0x54>)
3418304c:	685a      	ldr	r2, [r3, #4]
3418304e:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183052:	687b      	ldr	r3, [r7, #4]
34183054:	fa01 f303 	lsl.w	r3, r1, r3
34183058:	4013      	ands	r3, r2
3418305a:	2b00      	cmp	r3, #0
3418305c:	d0ec      	beq.n	34183038 <RCC_PLL_Enable+0x24>
    }
  }

  return ret;
3418305e:	7bfb      	ldrb	r3, [r7, #15]
}
34183060:	4618      	mov	r0, r3
34183062:	3710      	adds	r7, #16
34183064:	46bd      	mov	sp, r7
34183066:	bd80      	pop	{r7, pc}
34183068:	56028000 	.word	0x56028000

3418306c <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
3418306c:	b480      	push	{r7}
3418306e:	b089      	sub	sp, #36	@ 0x24
34183070:	af00      	add	r7, sp, #0
34183072:	6078      	str	r0, [r7, #4]
34183074:	6039      	str	r1, [r7, #0]
  __IO const uint32_t *p_rcc_pll_cfgr1_reg, *p_rcc_pll_cfgr2_reg, *p_rcc_pll_cfgr3_reg;
  uint32_t ret = 0U;
34183076:	2300      	movs	r3, #0
34183078:	61fb      	str	r3, [r7, #28]

  /* No assert since done in calling function */

  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
3418307a:	687b      	ldr	r3, [r7, #4]
3418307c:	011a      	lsls	r2, r3, #4
3418307e:	4b34      	ldr	r3, [pc, #208]	@ (34183150 <RCC_PLL_IsNewConfig+0xe4>)
34183080:	4413      	add	r3, r2
34183082:	617b      	str	r3, [r7, #20]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34183084:	687b      	ldr	r3, [r7, #4]
34183086:	011a      	lsls	r2, r3, #4
34183088:	4b32      	ldr	r3, [pc, #200]	@ (34183154 <RCC_PLL_IsNewConfig+0xe8>)
3418308a:	4413      	add	r3, r2
3418308c:	613b      	str	r3, [r7, #16]
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
3418308e:	687b      	ldr	r3, [r7, #4]
34183090:	011a      	lsls	r2, r3, #4
34183092:	4b31      	ldr	r3, [pc, #196]	@ (34183158 <RCC_PLL_IsNewConfig+0xec>)
34183094:	4413      	add	r3, r2
34183096:	60fb      	str	r3, [r7, #12]

  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34183098:	697b      	ldr	r3, [r7, #20]
3418309a:	681b      	ldr	r3, [r3, #0]
3418309c:	f023 430c 	bic.w	r3, r3, #2348810240	@ 0x8c000000
341830a0:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
341830a4:	683a      	ldr	r2, [r7, #0]
341830a6:	6851      	ldr	r1, [r2, #4]
341830a8:	683a      	ldr	r2, [r7, #0]
341830aa:	6892      	ldr	r2, [r2, #8]
341830ac:	0512      	lsls	r2, r2, #20
341830ae:	4311      	orrs	r1, r2
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
341830b0:	683a      	ldr	r2, [r7, #0]
341830b2:	6912      	ldr	r2, [r2, #16]
341830b4:	0212      	lsls	r2, r2, #8
341830b6:	430a      	orrs	r2, r1
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
341830b8:	4293      	cmp	r3, r2
341830ba:	d002      	beq.n	341830c2 <RCC_PLL_IsNewConfig+0x56>
  {
    ret = 1U; /* New PLL configuration */
341830bc:	2301      	movs	r3, #1
341830be:	61fb      	str	r3, [r7, #28]
341830c0:	e03e      	b.n	34183140 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
341830c2:	693b      	ldr	r3, [r7, #16]
341830c4:	681b      	ldr	r3, [r3, #0]
341830c6:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
341830ca:	683b      	ldr	r3, [r7, #0]
341830cc:	68db      	ldr	r3, [r3, #12]
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
341830ce:	429a      	cmp	r2, r3
341830d0:	d002      	beq.n	341830d8 <RCC_PLL_IsNewConfig+0x6c>
  {
    ret = 1U; /* New PLL configuration */
341830d2:	2301      	movs	r3, #1
341830d4:	61fb      	str	r3, [r7, #28]
341830d6:	e033      	b.n	34183140 <RCC_PLL_IsNewConfig+0xd4>
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
341830d8:	68fb      	ldr	r3, [r7, #12]
341830da:	681b      	ldr	r3, [r3, #0]
341830dc:	f003 527c 	and.w	r2, r3, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
341830e0:	683b      	ldr	r3, [r7, #0]
341830e2:	695b      	ldr	r3, [r3, #20]
341830e4:	06d9      	lsls	r1, r3, #27
341830e6:	683b      	ldr	r3, [r7, #0]
341830e8:	699b      	ldr	r3, [r3, #24]
341830ea:	061b      	lsls	r3, r3, #24
341830ec:	430b      	orrs	r3, r1
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
341830ee:	429a      	cmp	r2, r3
341830f0:	d002      	beq.n	341830f8 <RCC_PLL_IsNewConfig+0x8c>
  {
    ret = 1U; /* New PLL configuration */
341830f2:	2301      	movs	r3, #1
341830f4:	61fb      	str	r3, [r7, #28]
341830f6:	e023      	b.n	34183140 <RCC_PLL_IsNewConfig+0xd4>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
341830f8:	4b18      	ldr	r3, [pc, #96]	@ (3418315c <RCC_PLL_IsNewConfig+0xf0>)
341830fa:	685a      	ldr	r2, [r3, #4]
341830fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
34183100:	687b      	ldr	r3, [r7, #4]
34183102:	fa01 f303 	lsl.w	r3, r1, r3
34183106:	401a      	ands	r2, r3
34183108:	f44f 7180 	mov.w	r1, #256	@ 0x100
3418310c:	687b      	ldr	r3, [r7, #4]
3418310e:	fa01 f303 	lsl.w	r3, r1, r3
34183112:	429a      	cmp	r2, r3
34183114:	d102      	bne.n	3418311c <RCC_PLL_IsNewConfig+0xb0>
    {
      pllState = RCC_PLL_ON;
34183116:	2302      	movs	r3, #2
34183118:	61bb      	str	r3, [r7, #24]
3418311a:	e00a      	b.n	34183132 <RCC_PLL_IsNewConfig+0xc6>
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
3418311c:	697b      	ldr	r3, [r7, #20]
3418311e:	681b      	ldr	r3, [r3, #0]
34183120:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34183124:	2b00      	cmp	r3, #0
34183126:	d002      	beq.n	3418312e <RCC_PLL_IsNewConfig+0xc2>
      {
        pllState = RCC_PLL_BYPASS;
34183128:	2303      	movs	r3, #3
3418312a:	61bb      	str	r3, [r7, #24]
3418312c:	e001      	b.n	34183132 <RCC_PLL_IsNewConfig+0xc6>
      }
      else
      {
        pllState = RCC_PLL_OFF;
3418312e:	2301      	movs	r3, #1
34183130:	61bb      	str	r3, [r7, #24]
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
34183132:	683b      	ldr	r3, [r7, #0]
34183134:	681b      	ldr	r3, [r3, #0]
34183136:	69ba      	ldr	r2, [r7, #24]
34183138:	429a      	cmp	r2, r3
3418313a:	d001      	beq.n	34183140 <RCC_PLL_IsNewConfig+0xd4>
    {
      ret = 1U; /* New PLL configuration */
3418313c:	2301      	movs	r3, #1
3418313e:	61fb      	str	r3, [r7, #28]
    }
  }

  return ret;
34183140:	69fb      	ldr	r3, [r7, #28]
}
34183142:	4618      	mov	r0, r3
34183144:	3724      	adds	r7, #36	@ 0x24
34183146:	46bd      	mov	sp, r7
34183148:	f85d 7b04 	ldr.w	r7, [sp], #4
3418314c:	4770      	bx	lr
3418314e:	bf00      	nop
34183150:	56028080 	.word	0x56028080
34183154:	56028084 	.word	0x56028084
34183158:	56028088 	.word	0x56028088
3418315c:	56028000 	.word	0x56028000

34183160 <RCC_PLL_Source_IsReady>:
  * @brief  Check whether the PLL source is ready
  * @param  PLLSource PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_Source_IsReady(uint32_t PLLSource)
{
34183160:	b580      	push	{r7, lr}
34183162:	b084      	sub	sp, #16
34183164:	af00      	add	r7, sp, #0
34183166:	6078      	str	r0, [r7, #4]
  uint32_t ret = 1U;
34183168:	2301      	movs	r3, #1
3418316a:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  switch (PLLSource)
3418316c:	687b      	ldr	r3, [r7, #4]
3418316e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183172:	d01b      	beq.n	341831ac <RCC_PLL_Source_IsReady+0x4c>
34183174:	687b      	ldr	r3, [r7, #4]
34183176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418317a:	d81f      	bhi.n	341831bc <RCC_PLL_Source_IsReady+0x5c>
3418317c:	687b      	ldr	r3, [r7, #4]
3418317e:	2b00      	cmp	r3, #0
34183180:	d004      	beq.n	3418318c <RCC_PLL_Source_IsReady+0x2c>
34183182:	687b      	ldr	r3, [r7, #4]
34183184:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34183188:	d008      	beq.n	3418319c <RCC_PLL_Source_IsReady+0x3c>
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_PIN:
    default:
      break;
3418318a:	e017      	b.n	341831bc <RCC_PLL_Source_IsReady+0x5c>
      if (LL_RCC_HSI_IsReady() == 0U)
3418318c:	f7fe fc6a 	bl	34181a64 <LL_RCC_HSI_IsReady>
34183190:	4603      	mov	r3, r0
34183192:	2b00      	cmp	r3, #0
34183194:	d114      	bne.n	341831c0 <RCC_PLL_Source_IsReady+0x60>
        ret = 0U;
34183196:	2300      	movs	r3, #0
34183198:	60fb      	str	r3, [r7, #12]
      break;
3418319a:	e011      	b.n	341831c0 <RCC_PLL_Source_IsReady+0x60>
      if (LL_RCC_MSI_IsReady() == 0U)
3418319c:	f7fe fcca 	bl	34181b34 <LL_RCC_MSI_IsReady>
341831a0:	4603      	mov	r3, r0
341831a2:	2b00      	cmp	r3, #0
341831a4:	d10e      	bne.n	341831c4 <RCC_PLL_Source_IsReady+0x64>
        ret = 0U;
341831a6:	2300      	movs	r3, #0
341831a8:	60fb      	str	r3, [r7, #12]
      break;
341831aa:	e00b      	b.n	341831c4 <RCC_PLL_Source_IsReady+0x64>
      if (LL_RCC_HSE_IsReady() == 0U)
341831ac:	f7fe fc2a 	bl	34181a04 <LL_RCC_HSE_IsReady>
341831b0:	4603      	mov	r3, r0
341831b2:	2b00      	cmp	r3, #0
341831b4:	d108      	bne.n	341831c8 <RCC_PLL_Source_IsReady+0x68>
        ret = 0U;
341831b6:	2300      	movs	r3, #0
341831b8:	60fb      	str	r3, [r7, #12]
      break;
341831ba:	e005      	b.n	341831c8 <RCC_PLL_Source_IsReady+0x68>
      break;
341831bc:	bf00      	nop
341831be:	e004      	b.n	341831ca <RCC_PLL_Source_IsReady+0x6a>
      break;
341831c0:	bf00      	nop
341831c2:	e002      	b.n	341831ca <RCC_PLL_Source_IsReady+0x6a>
      break;
341831c4:	bf00      	nop
341831c6:	e000      	b.n	341831ca <RCC_PLL_Source_IsReady+0x6a>
      break;
341831c8:	bf00      	nop
  }

  return ret;
341831ca:	68fb      	ldr	r3, [r7, #12]
}
341831cc:	4618      	mov	r0, r3
341831ce:	3710      	adds	r7, #16
341831d0:	46bd      	mov	sp, r7
341831d2:	bd80      	pop	{r7, pc}

341831d4 <RCC_IC_CheckPLLSources>:
  * @param  PLLSource1 First PLL source
  * @param  PLLSource2 Second PLL source
  * @retval 1 if success else 0
  */
static uint32_t RCC_IC_CheckPLLSources(uint32_t PLLSource1, uint32_t PLLSource2)
{
341831d4:	b580      	push	{r7, lr}
341831d6:	b084      	sub	sp, #16
341831d8:	af00      	add	r7, sp, #0
341831da:	6078      	str	r0, [r7, #4]
341831dc:	6039      	str	r1, [r7, #0]
  uint32_t ret = 1U;
341831de:	2301      	movs	r3, #1
341831e0:	60fb      	str	r3, [r7, #12]

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
341831e2:	687b      	ldr	r3, [r7, #4]
341831e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341831e8:	d03a      	beq.n	34183260 <RCC_IC_CheckPLLSources+0x8c>
341831ea:	687b      	ldr	r3, [r7, #4]
341831ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341831f0:	d843      	bhi.n	3418327a <RCC_IC_CheckPLLSources+0xa6>
341831f2:	687b      	ldr	r3, [r7, #4]
341831f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341831f8:	d025      	beq.n	34183246 <RCC_IC_CheckPLLSources+0x72>
341831fa:	687b      	ldr	r3, [r7, #4]
341831fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34183200:	d83b      	bhi.n	3418327a <RCC_IC_CheckPLLSources+0xa6>
34183202:	687b      	ldr	r3, [r7, #4]
34183204:	2b00      	cmp	r3, #0
34183206:	d004      	beq.n	34183212 <RCC_IC_CheckPLLSources+0x3e>
34183208:	687b      	ldr	r3, [r7, #4]
3418320a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418320e:	d00d      	beq.n	3418322c <RCC_IC_CheckPLLSources+0x58>
34183210:	e033      	b.n	3418327a <RCC_IC_CheckPLLSources+0xa6>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
34183212:	f7fe fd33 	bl	34181c7c <LL_RCC_PLL1_IsReady>
34183216:	4603      	mov	r3, r0
34183218:	2b00      	cmp	r3, #0
3418321a:	d131      	bne.n	34183280 <RCC_IC_CheckPLLSources+0xac>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
3418321c:	f7fe fd42 	bl	34181ca4 <LL_RCC_PLL1_IsEnabledBypass>
34183220:	4603      	mov	r3, r0
34183222:	2b00      	cmp	r3, #0
34183224:	d12c      	bne.n	34183280 <RCC_IC_CheckPLLSources+0xac>
        {
          ret = 0U;
34183226:	2300      	movs	r3, #0
34183228:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3418322a:	e029      	b.n	34183280 <RCC_IC_CheckPLLSources+0xac>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
3418322c:	f7fe fd5c 	bl	34181ce8 <LL_RCC_PLL2_IsReady>
34183230:	4603      	mov	r3, r0
34183232:	2b00      	cmp	r3, #0
34183234:	d126      	bne.n	34183284 <RCC_IC_CheckPLLSources+0xb0>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
34183236:	f7fe fd6b 	bl	34181d10 <LL_RCC_PLL2_IsEnabledBypass>
3418323a:	4603      	mov	r3, r0
3418323c:	2b00      	cmp	r3, #0
3418323e:	d121      	bne.n	34183284 <RCC_IC_CheckPLLSources+0xb0>
        {
          ret = 0U;
34183240:	2300      	movs	r3, #0
34183242:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34183244:	e01e      	b.n	34183284 <RCC_IC_CheckPLLSources+0xb0>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
34183246:	f7fe fd85 	bl	34181d54 <LL_RCC_PLL3_IsReady>
3418324a:	4603      	mov	r3, r0
3418324c:	2b00      	cmp	r3, #0
3418324e:	d11b      	bne.n	34183288 <RCC_IC_CheckPLLSources+0xb4>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
34183250:	f7fe fd94 	bl	34181d7c <LL_RCC_PLL3_IsEnabledBypass>
34183254:	4603      	mov	r3, r0
34183256:	2b00      	cmp	r3, #0
34183258:	d116      	bne.n	34183288 <RCC_IC_CheckPLLSources+0xb4>
        {
          ret = 0U;
3418325a:	2300      	movs	r3, #0
3418325c:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3418325e:	e013      	b.n	34183288 <RCC_IC_CheckPLLSources+0xb4>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
34183260:	f7fe fdae 	bl	34181dc0 <LL_RCC_PLL4_IsReady>
34183264:	4603      	mov	r3, r0
34183266:	2b00      	cmp	r3, #0
34183268:	d110      	bne.n	3418328c <RCC_IC_CheckPLLSources+0xb8>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
3418326a:	f7fe fdbd 	bl	34181de8 <LL_RCC_PLL4_IsEnabledBypass>
3418326e:	4603      	mov	r3, r0
34183270:	2b00      	cmp	r3, #0
34183272:	d10b      	bne.n	3418328c <RCC_IC_CheckPLLSources+0xb8>
        {
          ret = 0U;
34183274:	2300      	movs	r3, #0
34183276:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34183278:	e008      	b.n	3418328c <RCC_IC_CheckPLLSources+0xb8>
    default:
      /* Unexpected */
      ret = 0U;
3418327a:	2300      	movs	r3, #0
3418327c:	60fb      	str	r3, [r7, #12]
      break;
3418327e:	e006      	b.n	3418328e <RCC_IC_CheckPLLSources+0xba>
      break;
34183280:	bf00      	nop
34183282:	e004      	b.n	3418328e <RCC_IC_CheckPLLSources+0xba>
      break;
34183284:	bf00      	nop
34183286:	e002      	b.n	3418328e <RCC_IC_CheckPLLSources+0xba>
      break;
34183288:	bf00      	nop
3418328a:	e000      	b.n	3418328e <RCC_IC_CheckPLLSources+0xba>
      break;
3418328c:	bf00      	nop
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
3418328e:	683b      	ldr	r3, [r7, #0]
34183290:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34183294:	d03a      	beq.n	3418330c <RCC_IC_CheckPLLSources+0x138>
34183296:	683b      	ldr	r3, [r7, #0]
34183298:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418329c:	d843      	bhi.n	34183326 <RCC_IC_CheckPLLSources+0x152>
3418329e:	683b      	ldr	r3, [r7, #0]
341832a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341832a4:	d025      	beq.n	341832f2 <RCC_IC_CheckPLLSources+0x11e>
341832a6:	683b      	ldr	r3, [r7, #0]
341832a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341832ac:	d83b      	bhi.n	34183326 <RCC_IC_CheckPLLSources+0x152>
341832ae:	683b      	ldr	r3, [r7, #0]
341832b0:	2b00      	cmp	r3, #0
341832b2:	d004      	beq.n	341832be <RCC_IC_CheckPLLSources+0xea>
341832b4:	683b      	ldr	r3, [r7, #0]
341832b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341832ba:	d00d      	beq.n	341832d8 <RCC_IC_CheckPLLSources+0x104>
341832bc:	e033      	b.n	34183326 <RCC_IC_CheckPLLSources+0x152>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
341832be:	f7fe fcdd 	bl	34181c7c <LL_RCC_PLL1_IsReady>
341832c2:	4603      	mov	r3, r0
341832c4:	2b00      	cmp	r3, #0
341832c6:	d131      	bne.n	3418332c <RCC_IC_CheckPLLSources+0x158>
      {
        if (LL_RCC_PLL1_IsEnabledBypass() == 0U)
341832c8:	f7fe fcec 	bl	34181ca4 <LL_RCC_PLL1_IsEnabledBypass>
341832cc:	4603      	mov	r3, r0
341832ce:	2b00      	cmp	r3, #0
341832d0:	d12c      	bne.n	3418332c <RCC_IC_CheckPLLSources+0x158>
        {
          ret = 0U;
341832d2:	2300      	movs	r3, #0
341832d4:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341832d6:	e029      	b.n	3418332c <RCC_IC_CheckPLLSources+0x158>
    case LL_RCC_ICCLKSOURCE_PLL2:
      if (LL_RCC_PLL2_IsReady() == 0U)
341832d8:	f7fe fd06 	bl	34181ce8 <LL_RCC_PLL2_IsReady>
341832dc:	4603      	mov	r3, r0
341832de:	2b00      	cmp	r3, #0
341832e0:	d126      	bne.n	34183330 <RCC_IC_CheckPLLSources+0x15c>
      {
        if (LL_RCC_PLL2_IsEnabledBypass() == 0U)
341832e2:	f7fe fd15 	bl	34181d10 <LL_RCC_PLL2_IsEnabledBypass>
341832e6:	4603      	mov	r3, r0
341832e8:	2b00      	cmp	r3, #0
341832ea:	d121      	bne.n	34183330 <RCC_IC_CheckPLLSources+0x15c>
        {
          ret = 0U;
341832ec:	2300      	movs	r3, #0
341832ee:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
341832f0:	e01e      	b.n	34183330 <RCC_IC_CheckPLLSources+0x15c>
    case LL_RCC_ICCLKSOURCE_PLL3:
      if (LL_RCC_PLL3_IsReady() == 0U)
341832f2:	f7fe fd2f 	bl	34181d54 <LL_RCC_PLL3_IsReady>
341832f6:	4603      	mov	r3, r0
341832f8:	2b00      	cmp	r3, #0
341832fa:	d11b      	bne.n	34183334 <RCC_IC_CheckPLLSources+0x160>
      {
        if (LL_RCC_PLL3_IsEnabledBypass() == 0U)
341832fc:	f7fe fd3e 	bl	34181d7c <LL_RCC_PLL3_IsEnabledBypass>
34183300:	4603      	mov	r3, r0
34183302:	2b00      	cmp	r3, #0
34183304:	d116      	bne.n	34183334 <RCC_IC_CheckPLLSources+0x160>
        {
          ret = 0U;
34183306:	2300      	movs	r3, #0
34183308:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
3418330a:	e013      	b.n	34183334 <RCC_IC_CheckPLLSources+0x160>
    case LL_RCC_ICCLKSOURCE_PLL4:
      if (LL_RCC_PLL4_IsReady() == 0U)
3418330c:	f7fe fd58 	bl	34181dc0 <LL_RCC_PLL4_IsReady>
34183310:	4603      	mov	r3, r0
34183312:	2b00      	cmp	r3, #0
34183314:	d110      	bne.n	34183338 <RCC_IC_CheckPLLSources+0x164>
      {
        if (LL_RCC_PLL4_IsEnabledBypass() == 0U)
34183316:	f7fe fd67 	bl	34181de8 <LL_RCC_PLL4_IsEnabledBypass>
3418331a:	4603      	mov	r3, r0
3418331c:	2b00      	cmp	r3, #0
3418331e:	d10b      	bne.n	34183338 <RCC_IC_CheckPLLSources+0x164>
        {
          ret = 0U;
34183320:	2300      	movs	r3, #0
34183322:	60fb      	str	r3, [r7, #12]
        }
      }
      break;
34183324:	e008      	b.n	34183338 <RCC_IC_CheckPLLSources+0x164>
    default:
      /* Unexpected */
      ret = 0U;
34183326:	2300      	movs	r3, #0
34183328:	60fb      	str	r3, [r7, #12]
      break;
3418332a:	e006      	b.n	3418333a <RCC_IC_CheckPLLSources+0x166>
      break;
3418332c:	bf00      	nop
3418332e:	e004      	b.n	3418333a <RCC_IC_CheckPLLSources+0x166>
      break;
34183330:	bf00      	nop
34183332:	e002      	b.n	3418333a <RCC_IC_CheckPLLSources+0x166>
      break;
34183334:	bf00      	nop
34183336:	e000      	b.n	3418333a <RCC_IC_CheckPLLSources+0x166>
      break;
34183338:	bf00      	nop
  }

  return ret;
3418333a:	68fb      	ldr	r3, [r7, #12]
}
3418333c:	4618      	mov	r0, r3
3418333e:	3710      	adds	r7, #16
34183340:	46bd      	mov	sp, r7
34183342:	bd80      	pop	{r7, pc}

34183344 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
{
34183344:	b480      	push	{r7}
34183346:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34183348:	4b05      	ldr	r3, [pc, #20]	@ (34183360 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
3418334a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418334c:	4a04      	ldr	r2, [pc, #16]	@ (34183360 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0x1c>)
3418334e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
34183352:	6553      	str	r3, [r2, #84]	@ 0x54
}
34183354:	bf00      	nop
34183356:	46bd      	mov	sp, r7
34183358:	f85d 7b04 	ldr.w	r7, [sp], #4
3418335c:	4770      	bx	lr
3418335e:	bf00      	nop
34183360:	56028000 	.word	0x56028000

34183364 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
{
34183364:	b480      	push	{r7}
34183366:	af00      	add	r7, sp, #0
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34183368:	4b05      	ldr	r3, [pc, #20]	@ (34183380 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
3418336a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418336c:	4a04      	ldr	r2, [pc, #16]	@ (34183380 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0x1c>)
3418336e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
34183372:	6553      	str	r3, [r2, #84]	@ 0x54
}
34183374:	bf00      	nop
34183376:	46bd      	mov	sp, r7
34183378:	f85d 7b04 	ldr.w	r7, [sp], #4
3418337c:	4770      	bx	lr
3418337e:	bf00      	nop
34183380:	56028000 	.word	0x56028000

34183384 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
{
34183384:	b480      	push	{r7}
34183386:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34183388:	4b06      	ldr	r3, [pc, #24]	@ (341833a4 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x20>)
3418338a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418338c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34183390:	2b40      	cmp	r3, #64	@ 0x40
34183392:	d101      	bne.n	34183398 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x14>
34183394:	2301      	movs	r3, #1
34183396:	e000      	b.n	3418339a <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0x16>
34183398:	2300      	movs	r3, #0
}
3418339a:	4618      	mov	r0, r3
3418339c:	46bd      	mov	sp, r7
3418339e:	f85d 7b04 	ldr.w	r7, [sp], #4
341833a2:	4770      	bx	lr
341833a4:	56028000 	.word	0x56028000

341833a8 <LL_RCC_HSE_IsReady>:
{
341833a8:	b480      	push	{r7}
341833aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
341833ac:	4b06      	ldr	r3, [pc, #24]	@ (341833c8 <LL_RCC_HSE_IsReady+0x20>)
341833ae:	685b      	ldr	r3, [r3, #4]
341833b0:	f003 0310 	and.w	r3, r3, #16
341833b4:	2b00      	cmp	r3, #0
341833b6:	d001      	beq.n	341833bc <LL_RCC_HSE_IsReady+0x14>
341833b8:	2301      	movs	r3, #1
341833ba:	e000      	b.n	341833be <LL_RCC_HSE_IsReady+0x16>
341833bc:	2300      	movs	r3, #0
}
341833be:	4618      	mov	r0, r3
341833c0:	46bd      	mov	sp, r7
341833c2:	f85d 7b04 	ldr.w	r7, [sp], #4
341833c6:	4770      	bx	lr
341833c8:	56028000 	.word	0x56028000

341833cc <LL_RCC_HSI_IsReady>:
{
341833cc:	b480      	push	{r7}
341833ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
341833d0:	4b06      	ldr	r3, [pc, #24]	@ (341833ec <LL_RCC_HSI_IsReady+0x20>)
341833d2:	685b      	ldr	r3, [r3, #4]
341833d4:	f003 0308 	and.w	r3, r3, #8
341833d8:	2b00      	cmp	r3, #0
341833da:	d001      	beq.n	341833e0 <LL_RCC_HSI_IsReady+0x14>
341833dc:	2301      	movs	r3, #1
341833de:	e000      	b.n	341833e2 <LL_RCC_HSI_IsReady+0x16>
341833e0:	2300      	movs	r3, #0
}
341833e2:	4618      	mov	r0, r3
341833e4:	46bd      	mov	sp, r7
341833e6:	f85d 7b04 	ldr.w	r7, [sp], #4
341833ea:	4770      	bx	lr
341833ec:	56028000 	.word	0x56028000

341833f0 <LL_RCC_HSI_GetDivider>:
{
341833f0:	b480      	push	{r7}
341833f2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
341833f4:	4b04      	ldr	r3, [pc, #16]	@ (34183408 <LL_RCC_HSI_GetDivider+0x18>)
341833f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
341833f8:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
}
341833fc:	4618      	mov	r0, r3
341833fe:	46bd      	mov	sp, r7
34183400:	f85d 7b04 	ldr.w	r7, [sp], #4
34183404:	4770      	bx	lr
34183406:	bf00      	nop
34183408:	56028000 	.word	0x56028000

3418340c <LL_RCC_MSI_IsReady>:
{
3418340c:	b480      	push	{r7}
3418340e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34183410:	4b06      	ldr	r3, [pc, #24]	@ (3418342c <LL_RCC_MSI_IsReady+0x20>)
34183412:	685b      	ldr	r3, [r3, #4]
34183414:	f003 0304 	and.w	r3, r3, #4
34183418:	2b00      	cmp	r3, #0
3418341a:	d001      	beq.n	34183420 <LL_RCC_MSI_IsReady+0x14>
3418341c:	2301      	movs	r3, #1
3418341e:	e000      	b.n	34183422 <LL_RCC_MSI_IsReady+0x16>
34183420:	2300      	movs	r3, #0
}
34183422:	4618      	mov	r0, r3
34183424:	46bd      	mov	sp, r7
34183426:	f85d 7b04 	ldr.w	r7, [sp], #4
3418342a:	4770      	bx	lr
3418342c:	56028000 	.word	0x56028000

34183430 <LL_RCC_MSI_GetFrequency>:
{
34183430:	b480      	push	{r7}
34183432:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34183434:	4b04      	ldr	r3, [pc, #16]	@ (34183448 <LL_RCC_MSI_GetFrequency+0x18>)
34183436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34183438:	f403 7300 	and.w	r3, r3, #512	@ 0x200
}
3418343c:	4618      	mov	r0, r3
3418343e:	46bd      	mov	sp, r7
34183440:	f85d 7b04 	ldr.w	r7, [sp], #4
34183444:	4770      	bx	lr
34183446:	bf00      	nop
34183448:	56028000 	.word	0x56028000

3418344c <LL_RCC_LSE_IsReady>:
{
3418344c:	b480      	push	{r7}
3418344e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34183450:	4b06      	ldr	r3, [pc, #24]	@ (3418346c <LL_RCC_LSE_IsReady+0x20>)
34183452:	685b      	ldr	r3, [r3, #4]
34183454:	f003 0302 	and.w	r3, r3, #2
34183458:	2b00      	cmp	r3, #0
3418345a:	d001      	beq.n	34183460 <LL_RCC_LSE_IsReady+0x14>
3418345c:	2301      	movs	r3, #1
3418345e:	e000      	b.n	34183462 <LL_RCC_LSE_IsReady+0x16>
34183460:	2300      	movs	r3, #0
}
34183462:	4618      	mov	r0, r3
34183464:	46bd      	mov	sp, r7
34183466:	f85d 7b04 	ldr.w	r7, [sp], #4
3418346a:	4770      	bx	lr
3418346c:	56028000 	.word	0x56028000

34183470 <LL_RCC_LSI_IsReady>:
{
34183470:	b480      	push	{r7}
34183472:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34183474:	4b04      	ldr	r3, [pc, #16]	@ (34183488 <LL_RCC_LSI_IsReady+0x18>)
34183476:	685b      	ldr	r3, [r3, #4]
34183478:	f003 0301 	and.w	r3, r3, #1
}
3418347c:	4618      	mov	r0, r3
3418347e:	46bd      	mov	sp, r7
34183480:	f85d 7b04 	ldr.w	r7, [sp], #4
34183484:	4770      	bx	lr
34183486:	bf00      	nop
34183488:	56028000 	.word	0x56028000

3418348c <LL_RCC_GetAHBPrescaler>:
{
3418348c:	b480      	push	{r7}
3418348e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
34183490:	4b04      	ldr	r3, [pc, #16]	@ (341834a4 <LL_RCC_GetAHBPrescaler+0x18>)
34183492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183494:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
}
34183498:	4618      	mov	r0, r3
3418349a:	46bd      	mov	sp, r7
3418349c:	f85d 7b04 	ldr.w	r7, [sp], #4
341834a0:	4770      	bx	lr
341834a2:	bf00      	nop
341834a4:	56028000 	.word	0x56028000

341834a8 <LL_RCC_GetAPB1Prescaler>:
{
341834a8:	b480      	push	{r7}
341834aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
341834ac:	4b04      	ldr	r3, [pc, #16]	@ (341834c0 <LL_RCC_GetAPB1Prescaler+0x18>)
341834ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341834b0:	f003 0307 	and.w	r3, r3, #7
}
341834b4:	4618      	mov	r0, r3
341834b6:	46bd      	mov	sp, r7
341834b8:	f85d 7b04 	ldr.w	r7, [sp], #4
341834bc:	4770      	bx	lr
341834be:	bf00      	nop
341834c0:	56028000 	.word	0x56028000

341834c4 <LL_RCC_GetAPB2Prescaler>:
{
341834c4:	b480      	push	{r7}
341834c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
341834c8:	4b04      	ldr	r3, [pc, #16]	@ (341834dc <LL_RCC_GetAPB2Prescaler+0x18>)
341834ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341834cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
341834d0:	4618      	mov	r0, r3
341834d2:	46bd      	mov	sp, r7
341834d4:	f85d 7b04 	ldr.w	r7, [sp], #4
341834d8:	4770      	bx	lr
341834da:	bf00      	nop
341834dc:	56028000 	.word	0x56028000

341834e0 <LL_RCC_GetAPB4Prescaler>:
{
341834e0:	b480      	push	{r7}
341834e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
341834e4:	4b04      	ldr	r3, [pc, #16]	@ (341834f8 <LL_RCC_GetAPB4Prescaler+0x18>)
341834e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
341834e8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
}
341834ec:	4618      	mov	r0, r3
341834ee:	46bd      	mov	sp, r7
341834f0:	f85d 7b04 	ldr.w	r7, [sp], #4
341834f4:	4770      	bx	lr
341834f6:	bf00      	nop
341834f8:	56028000 	.word	0x56028000

341834fc <LL_RCC_GetAPB5Prescaler>:
{
341834fc:	b480      	push	{r7}
341834fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
34183500:	4b04      	ldr	r3, [pc, #16]	@ (34183514 <LL_RCC_GetAPB5Prescaler+0x18>)
34183502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183504:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34183508:	4618      	mov	r0, r3
3418350a:	46bd      	mov	sp, r7
3418350c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183510:	4770      	bx	lr
34183512:	bf00      	nop
34183514:	56028000 	.word	0x56028000

34183518 <LL_RCC_SetClockSource>:
{
34183518:	b480      	push	{r7}
3418351a:	b085      	sub	sp, #20
3418351c:	af00      	add	r7, sp, #0
3418351e:	6078      	str	r0, [r7, #4]
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
34183520:	687b      	ldr	r3, [r7, #4]
34183522:	b2da      	uxtb	r2, r3
34183524:	4b10      	ldr	r3, [pc, #64]	@ (34183568 <LL_RCC_SetClockSource+0x50>)
34183526:	4413      	add	r3, r2
34183528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
3418352a:	68fb      	ldr	r3, [r7, #12]
3418352c:	681a      	ldr	r2, [r3, #0]
3418352e:	687b      	ldr	r3, [r7, #4]
34183530:	0e19      	lsrs	r1, r3, #24
34183532:	687b      	ldr	r3, [r7, #4]
34183534:	0a1b      	lsrs	r3, r3, #8
34183536:	f003 031f 	and.w	r3, r3, #31
3418353a:	fa01 f303 	lsl.w	r3, r1, r3
3418353e:	43db      	mvns	r3, r3
34183540:	401a      	ands	r2, r3
34183542:	687b      	ldr	r3, [r7, #4]
34183544:	0c1b      	lsrs	r3, r3, #16
34183546:	b2d9      	uxtb	r1, r3
34183548:	687b      	ldr	r3, [r7, #4]
3418354a:	0a1b      	lsrs	r3, r3, #8
3418354c:	f003 031f 	and.w	r3, r3, #31
34183550:	fa01 f303 	lsl.w	r3, r1, r3
34183554:	431a      	orrs	r2, r3
34183556:	68fb      	ldr	r3, [r7, #12]
34183558:	601a      	str	r2, [r3, #0]
}
3418355a:	bf00      	nop
3418355c:	3714      	adds	r7, #20
3418355e:	46bd      	mov	sp, r7
34183560:	f85d 7b04 	ldr.w	r7, [sp], #4
34183564:	4770      	bx	lr
34183566:	bf00      	nop
34183568:	56028144 	.word	0x56028144

3418356c <LL_RCC_GetADCPrescaler>:
{
3418356c:	b480      	push	{r7}
3418356e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
34183570:	4b04      	ldr	r3, [pc, #16]	@ (34183584 <LL_RCC_GetADCPrescaler+0x18>)
34183572:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34183576:	0a1b      	lsrs	r3, r3, #8
34183578:	b2db      	uxtb	r3, r3
}
3418357a:	4618      	mov	r0, r3
3418357c:	46bd      	mov	sp, r7
3418357e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183582:	4770      	bx	lr
34183584:	56028000 	.word	0x56028000

34183588 <LL_RCC_SetADFClockSource>:
{
34183588:	b480      	push	{r7}
3418358a:	b083      	sub	sp, #12
3418358c:	af00      	add	r7, sp, #0
3418358e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
34183590:	4b07      	ldr	r3, [pc, #28]	@ (341835b0 <LL_RCC_SetADFClockSource+0x28>)
34183592:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34183596:	f023 0207 	bic.w	r2, r3, #7
3418359a:	4905      	ldr	r1, [pc, #20]	@ (341835b0 <LL_RCC_SetADFClockSource+0x28>)
3418359c:	687b      	ldr	r3, [r7, #4]
3418359e:	4313      	orrs	r3, r2
341835a0:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
341835a4:	bf00      	nop
341835a6:	370c      	adds	r7, #12
341835a8:	46bd      	mov	sp, r7
341835aa:	f85d 7b04 	ldr.w	r7, [sp], #4
341835ae:	4770      	bx	lr
341835b0:	56028000 	.word	0x56028000

341835b4 <LL_RCC_SetCLKPClockSource>:
{
341835b4:	b480      	push	{r7}
341835b6:	b083      	sub	sp, #12
341835b8:	af00      	add	r7, sp, #0
341835ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
341835bc:	4b07      	ldr	r3, [pc, #28]	@ (341835dc <LL_RCC_SetCLKPClockSource+0x28>)
341835be:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341835c2:	f023 0207 	bic.w	r2, r3, #7
341835c6:	4905      	ldr	r1, [pc, #20]	@ (341835dc <LL_RCC_SetCLKPClockSource+0x28>)
341835c8:	687b      	ldr	r3, [r7, #4]
341835ca:	4313      	orrs	r3, r2
341835cc:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
341835d0:	bf00      	nop
341835d2:	370c      	adds	r7, #12
341835d4:	46bd      	mov	sp, r7
341835d6:	f85d 7b04 	ldr.w	r7, [sp], #4
341835da:	4770      	bx	lr
341835dc:	56028000 	.word	0x56028000

341835e0 <LL_RCC_SetDCMIPPClockSource>:
{
341835e0:	b480      	push	{r7}
341835e2:	b083      	sub	sp, #12
341835e4:	af00      	add	r7, sp, #0
341835e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
341835e8:	4b07      	ldr	r3, [pc, #28]	@ (34183608 <LL_RCC_SetDCMIPPClockSource+0x28>)
341835ea:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341835ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
341835f2:	4905      	ldr	r1, [pc, #20]	@ (34183608 <LL_RCC_SetDCMIPPClockSource+0x28>)
341835f4:	687b      	ldr	r3, [r7, #4]
341835f6:	4313      	orrs	r3, r2
341835f8:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
}
341835fc:	bf00      	nop
341835fe:	370c      	adds	r7, #12
34183600:	46bd      	mov	sp, r7
34183602:	f85d 7b04 	ldr.w	r7, [sp], #4
34183606:	4770      	bx	lr
34183608:	56028000 	.word	0x56028000

3418360c <LL_RCC_SetETHClockSource>:
{
3418360c:	b480      	push	{r7}
3418360e:	b083      	sub	sp, #12
34183610:	af00      	add	r7, sp, #0
34183612:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
34183614:	4b07      	ldr	r3, [pc, #28]	@ (34183634 <LL_RCC_SetETHClockSource+0x28>)
34183616:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418361a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
3418361e:	4905      	ldr	r1, [pc, #20]	@ (34183634 <LL_RCC_SetETHClockSource+0x28>)
34183620:	687b      	ldr	r3, [r7, #4]
34183622:	4313      	orrs	r3, r2
34183624:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34183628:	bf00      	nop
3418362a:	370c      	adds	r7, #12
3418362c:	46bd      	mov	sp, r7
3418362e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183632:	4770      	bx	lr
34183634:	56028000 	.word	0x56028000

34183638 <LL_RCC_SetETHPHYInterface>:
{
34183638:	b480      	push	{r7}
3418363a:	b083      	sub	sp, #12
3418363c:	af00      	add	r7, sp, #0
3418363e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
34183640:	4b07      	ldr	r3, [pc, #28]	@ (34183660 <LL_RCC_SetETHPHYInterface+0x28>)
34183642:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34183646:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
3418364a:	4905      	ldr	r1, [pc, #20]	@ (34183660 <LL_RCC_SetETHPHYInterface+0x28>)
3418364c:	687b      	ldr	r3, [r7, #4]
3418364e:	4313      	orrs	r3, r2
34183650:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
34183654:	bf00      	nop
34183656:	370c      	adds	r7, #12
34183658:	46bd      	mov	sp, r7
3418365a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418365e:	4770      	bx	lr
34183660:	56028000 	.word	0x56028000

34183664 <LL_RCC_GetETH1PTPDivider>:
{
34183664:	b480      	push	{r7}
34183666:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
34183668:	4b04      	ldr	r3, [pc, #16]	@ (3418367c <LL_RCC_GetETH1PTPDivider+0x18>)
3418366a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418366e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
34183672:	4618      	mov	r0, r3
34183674:	46bd      	mov	sp, r7
34183676:	f85d 7b04 	ldr.w	r7, [sp], #4
3418367a:	4770      	bx	lr
3418367c:	56028000 	.word	0x56028000

34183680 <LL_RCC_SetETHREFRXClockSource>:
{
34183680:	b480      	push	{r7}
34183682:	b083      	sub	sp, #12
34183684:	af00      	add	r7, sp, #0
34183686:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
34183688:	4b07      	ldr	r3, [pc, #28]	@ (341836a8 <LL_RCC_SetETHREFRXClockSource+0x28>)
3418368a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
3418368e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
34183692:	4905      	ldr	r1, [pc, #20]	@ (341836a8 <LL_RCC_SetETHREFRXClockSource+0x28>)
34183694:	687b      	ldr	r3, [r7, #4]
34183696:	4313      	orrs	r3, r2
34183698:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
3418369c:	bf00      	nop
3418369e:	370c      	adds	r7, #12
341836a0:	46bd      	mov	sp, r7
341836a2:	f85d 7b04 	ldr.w	r7, [sp], #4
341836a6:	4770      	bx	lr
341836a8:	56028000 	.word	0x56028000

341836ac <LL_RCC_SetETHREFTXClockSource>:
{
341836ac:	b480      	push	{r7}
341836ae:	b083      	sub	sp, #12
341836b0:	af00      	add	r7, sp, #0
341836b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
341836b4:	4b07      	ldr	r3, [pc, #28]	@ (341836d4 <LL_RCC_SetETHREFTXClockSource+0x28>)
341836b6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341836ba:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
341836be:	4905      	ldr	r1, [pc, #20]	@ (341836d4 <LL_RCC_SetETHREFTXClockSource+0x28>)
341836c0:	687b      	ldr	r3, [r7, #4]
341836c2:	4313      	orrs	r3, r2
341836c4:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
}
341836c8:	bf00      	nop
341836ca:	370c      	adds	r7, #12
341836cc:	46bd      	mov	sp, r7
341836ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341836d2:	4770      	bx	lr
341836d4:	56028000 	.word	0x56028000

341836d8 <LL_RCC_SetFDCANClockSource>:
{
341836d8:	b480      	push	{r7}
341836da:	b083      	sub	sp, #12
341836dc:	af00      	add	r7, sp, #0
341836de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
341836e0:	4b07      	ldr	r3, [pc, #28]	@ (34183700 <LL_RCC_SetFDCANClockSource+0x28>)
341836e2:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341836e6:	f023 0203 	bic.w	r2, r3, #3
341836ea:	4905      	ldr	r1, [pc, #20]	@ (34183700 <LL_RCC_SetFDCANClockSource+0x28>)
341836ec:	687b      	ldr	r3, [r7, #4]
341836ee:	4313      	orrs	r3, r2
341836f0:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
341836f4:	bf00      	nop
341836f6:	370c      	adds	r7, #12
341836f8:	46bd      	mov	sp, r7
341836fa:	f85d 7b04 	ldr.w	r7, [sp], #4
341836fe:	4770      	bx	lr
34183700:	56028000 	.word	0x56028000

34183704 <LL_RCC_SetFMCClockSource>:
{
34183704:	b480      	push	{r7}
34183706:	b083      	sub	sp, #12
34183708:	af00      	add	r7, sp, #0
3418370a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
3418370c:	4b07      	ldr	r3, [pc, #28]	@ (3418372c <LL_RCC_SetFMCClockSource+0x28>)
3418370e:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34183712:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34183716:	4905      	ldr	r1, [pc, #20]	@ (3418372c <LL_RCC_SetFMCClockSource+0x28>)
34183718:	687b      	ldr	r3, [r7, #4]
3418371a:	4313      	orrs	r3, r2
3418371c:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
}
34183720:	bf00      	nop
34183722:	370c      	adds	r7, #12
34183724:	46bd      	mov	sp, r7
34183726:	f85d 7b04 	ldr.w	r7, [sp], #4
3418372a:	4770      	bx	lr
3418372c:	56028000 	.word	0x56028000

34183730 <LL_RCC_SetI2CClockSource>:
{
34183730:	b580      	push	{r7, lr}
34183732:	b082      	sub	sp, #8
34183734:	af00      	add	r7, sp, #0
34183736:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183738:	6878      	ldr	r0, [r7, #4]
3418373a:	f7ff feed 	bl	34183518 <LL_RCC_SetClockSource>
}
3418373e:	bf00      	nop
34183740:	3708      	adds	r7, #8
34183742:	46bd      	mov	sp, r7
34183744:	bd80      	pop	{r7, pc}

34183746 <LL_RCC_SetI3CClockSource>:
{
34183746:	b580      	push	{r7, lr}
34183748:	b082      	sub	sp, #8
3418374a:	af00      	add	r7, sp, #0
3418374c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3418374e:	6878      	ldr	r0, [r7, #4]
34183750:	f7ff fee2 	bl	34183518 <LL_RCC_SetClockSource>
}
34183754:	bf00      	nop
34183756:	3708      	adds	r7, #8
34183758:	46bd      	mov	sp, r7
3418375a:	bd80      	pop	{r7, pc}

3418375c <LL_RCC_SetLPTIMClockSource>:
{
3418375c:	b580      	push	{r7, lr}
3418375e:	b082      	sub	sp, #8
34183760:	af00      	add	r7, sp, #0
34183762:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183764:	6878      	ldr	r0, [r7, #4]
34183766:	f7ff fed7 	bl	34183518 <LL_RCC_SetClockSource>
}
3418376a:	bf00      	nop
3418376c:	3708      	adds	r7, #8
3418376e:	46bd      	mov	sp, r7
34183770:	bd80      	pop	{r7, pc}
	...

34183774 <LL_RCC_SetLPUARTClockSource>:
{
34183774:	b480      	push	{r7}
34183776:	b083      	sub	sp, #12
34183778:	af00      	add	r7, sp, #0
3418377a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
3418377c:	4b07      	ldr	r3, [pc, #28]	@ (3418379c <LL_RCC_SetLPUARTClockSource+0x28>)
3418377e:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34183782:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
34183786:	4905      	ldr	r1, [pc, #20]	@ (3418379c <LL_RCC_SetLPUARTClockSource+0x28>)
34183788:	687b      	ldr	r3, [r7, #4]
3418378a:	4313      	orrs	r3, r2
3418378c:	f8c1 3178 	str.w	r3, [r1, #376]	@ 0x178
}
34183790:	bf00      	nop
34183792:	370c      	adds	r7, #12
34183794:	46bd      	mov	sp, r7
34183796:	f85d 7b04 	ldr.w	r7, [sp], #4
3418379a:	4770      	bx	lr
3418379c:	56028000 	.word	0x56028000

341837a0 <LL_RCC_SetLTDCClockSource>:
{
341837a0:	b480      	push	{r7}
341837a2:	b083      	sub	sp, #12
341837a4:	af00      	add	r7, sp, #0
341837a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
341837a8:	4b07      	ldr	r3, [pc, #28]	@ (341837c8 <LL_RCC_SetLTDCClockSource+0x28>)
341837aa:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
341837ae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
341837b2:	4905      	ldr	r1, [pc, #20]	@ (341837c8 <LL_RCC_SetLTDCClockSource+0x28>)
341837b4:	687b      	ldr	r3, [r7, #4]
341837b6:	4313      	orrs	r3, r2
341837b8:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
}
341837bc:	bf00      	nop
341837be:	370c      	adds	r7, #12
341837c0:	46bd      	mov	sp, r7
341837c2:	f85d 7b04 	ldr.w	r7, [sp], #4
341837c6:	4770      	bx	lr
341837c8:	56028000 	.word	0x56028000

341837cc <LL_RCC_SetMDFClockSource>:
{
341837cc:	b480      	push	{r7}
341837ce:	b083      	sub	sp, #12
341837d0:	af00      	add	r7, sp, #0
341837d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
341837d4:	4b07      	ldr	r3, [pc, #28]	@ (341837f4 <LL_RCC_SetMDFClockSource+0x28>)
341837d6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
341837da:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
341837de:	4905      	ldr	r1, [pc, #20]	@ (341837f4 <LL_RCC_SetMDFClockSource+0x28>)
341837e0:	687b      	ldr	r3, [r7, #4]
341837e2:	4313      	orrs	r3, r2
341837e4:	f8c1 3154 	str.w	r3, [r1, #340]	@ 0x154
}
341837e8:	bf00      	nop
341837ea:	370c      	adds	r7, #12
341837ec:	46bd      	mov	sp, r7
341837ee:	f85d 7b04 	ldr.w	r7, [sp], #4
341837f2:	4770      	bx	lr
341837f4:	56028000 	.word	0x56028000

341837f8 <LL_RCC_SetOTGPHYClockSource>:
{
341837f8:	b580      	push	{r7, lr}
341837fa:	b082      	sub	sp, #8
341837fc:	af00      	add	r7, sp, #0
341837fe:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183800:	6878      	ldr	r0, [r7, #4]
34183802:	f7ff fe89 	bl	34183518 <LL_RCC_SetClockSource>
}
34183806:	bf00      	nop
34183808:	3708      	adds	r7, #8
3418380a:	46bd      	mov	sp, r7
3418380c:	bd80      	pop	{r7, pc}

3418380e <LL_RCC_SetOTGPHYCKREFClockSource>:
{
3418380e:	b580      	push	{r7, lr}
34183810:	b082      	sub	sp, #8
34183812:	af00      	add	r7, sp, #0
34183814:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183816:	6878      	ldr	r0, [r7, #4]
34183818:	f7ff fe7e 	bl	34183518 <LL_RCC_SetClockSource>
}
3418381c:	bf00      	nop
3418381e:	3708      	adds	r7, #8
34183820:	46bd      	mov	sp, r7
34183822:	bd80      	pop	{r7, pc}

34183824 <LL_RCC_SetPSSIClockSource>:
{
34183824:	b480      	push	{r7}
34183826:	b083      	sub	sp, #12
34183828:	af00      	add	r7, sp, #0
3418382a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
3418382c:	4b07      	ldr	r3, [pc, #28]	@ (3418384c <LL_RCC_SetPSSIClockSource+0x28>)
3418382e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183832:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
34183836:	4905      	ldr	r1, [pc, #20]	@ (3418384c <LL_RCC_SetPSSIClockSource+0x28>)
34183838:	687b      	ldr	r3, [r7, #4]
3418383a:	4313      	orrs	r3, r2
3418383c:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34183840:	bf00      	nop
34183842:	370c      	adds	r7, #12
34183844:	46bd      	mov	sp, r7
34183846:	f85d 7b04 	ldr.w	r7, [sp], #4
3418384a:	4770      	bx	lr
3418384c:	56028000 	.word	0x56028000

34183850 <LL_RCC_SetSAIClockSource>:
{
34183850:	b580      	push	{r7, lr}
34183852:	b082      	sub	sp, #8
34183854:	af00      	add	r7, sp, #0
34183856:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
34183858:	6878      	ldr	r0, [r7, #4]
3418385a:	f7ff fe5d 	bl	34183518 <LL_RCC_SetClockSource>
}
3418385e:	bf00      	nop
34183860:	3708      	adds	r7, #8
34183862:	46bd      	mov	sp, r7
34183864:	bd80      	pop	{r7, pc}

34183866 <LL_RCC_SetSDMMCClockSource>:
{
34183866:	b580      	push	{r7, lr}
34183868:	b082      	sub	sp, #8
3418386a:	af00      	add	r7, sp, #0
3418386c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
3418386e:	6878      	ldr	r0, [r7, #4]
34183870:	f7ff fe52 	bl	34183518 <LL_RCC_SetClockSource>
}
34183874:	bf00      	nop
34183876:	3708      	adds	r7, #8
34183878:	46bd      	mov	sp, r7
3418387a:	bd80      	pop	{r7, pc}

3418387c <LL_RCC_SetSPDIFRXClockSource>:
{
3418387c:	b480      	push	{r7}
3418387e:	b083      	sub	sp, #12
34183880:	af00      	add	r7, sp, #0
34183882:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
34183884:	4b07      	ldr	r3, [pc, #28]	@ (341838a4 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34183886:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3418388a:	f023 0207 	bic.w	r2, r3, #7
3418388e:	4905      	ldr	r1, [pc, #20]	@ (341838a4 <LL_RCC_SetSPDIFRXClockSource+0x28>)
34183890:	687b      	ldr	r3, [r7, #4]
34183892:	4313      	orrs	r3, r2
34183894:	f8c1 3164 	str.w	r3, [r1, #356]	@ 0x164
}
34183898:	bf00      	nop
3418389a:	370c      	adds	r7, #12
3418389c:	46bd      	mov	sp, r7
3418389e:	f85d 7b04 	ldr.w	r7, [sp], #4
341838a2:	4770      	bx	lr
341838a4:	56028000 	.word	0x56028000

341838a8 <LL_RCC_SetSPIClockSource>:
{
341838a8:	b580      	push	{r7, lr}
341838aa:	b082      	sub	sp, #8
341838ac:	af00      	add	r7, sp, #0
341838ae:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341838b0:	6878      	ldr	r0, [r7, #4]
341838b2:	f7ff fe31 	bl	34183518 <LL_RCC_SetClockSource>
}
341838b6:	bf00      	nop
341838b8:	3708      	adds	r7, #8
341838ba:	46bd      	mov	sp, r7
341838bc:	bd80      	pop	{r7, pc}

341838be <LL_RCC_SetUSARTClockSource>:
{
341838be:	b580      	push	{r7, lr}
341838c0:	b082      	sub	sp, #8
341838c2:	af00      	add	r7, sp, #0
341838c4:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341838c6:	6878      	ldr	r0, [r7, #4]
341838c8:	f7ff fe26 	bl	34183518 <LL_RCC_SetClockSource>
}
341838cc:	bf00      	nop
341838ce:	3708      	adds	r7, #8
341838d0:	46bd      	mov	sp, r7
341838d2:	bd80      	pop	{r7, pc}

341838d4 <LL_RCC_SetXSPIClockSource>:
{
341838d4:	b580      	push	{r7, lr}
341838d6:	b082      	sub	sp, #8
341838d8:	af00      	add	r7, sp, #0
341838da:	6078      	str	r0, [r7, #4]
  LL_RCC_SetClockSource(ClkSource);
341838dc:	6878      	ldr	r0, [r7, #4]
341838de:	f7ff fe1b 	bl	34183518 <LL_RCC_SetClockSource>
}
341838e2:	bf00      	nop
341838e4:	3708      	adds	r7, #8
341838e6:	46bd      	mov	sp, r7
341838e8:	bd80      	pop	{r7, pc}
	...

341838ec <LL_RCC_GetClockSource>:
{
341838ec:	b480      	push	{r7}
341838ee:	b085      	sub	sp, #20
341838f0:	af00      	add	r7, sp, #0
341838f2:	6078      	str	r0, [r7, #4]
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
341838f4:	687b      	ldr	r3, [r7, #4]
341838f6:	b2da      	uxtb	r2, r3
341838f8:	4b0e      	ldr	r3, [pc, #56]	@ (34183934 <LL_RCC_GetClockSource+0x48>)
341838fa:	4413      	add	r3, r2
341838fc:	60fb      	str	r3, [r7, #12]
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
341838fe:	68fb      	ldr	r3, [r7, #12]
34183900:	681a      	ldr	r2, [r3, #0]
34183902:	687b      	ldr	r3, [r7, #4]
34183904:	0e19      	lsrs	r1, r3, #24
34183906:	687b      	ldr	r3, [r7, #4]
34183908:	0a1b      	lsrs	r3, r3, #8
3418390a:	f003 031f 	and.w	r3, r3, #31
3418390e:	fa01 f303 	lsl.w	r3, r1, r3
34183912:	401a      	ands	r2, r3
34183914:	687b      	ldr	r3, [r7, #4]
34183916:	0a1b      	lsrs	r3, r3, #8
34183918:	f003 031f 	and.w	r3, r3, #31
3418391c:	fa22 f303 	lsr.w	r3, r2, r3
34183920:	041a      	lsls	r2, r3, #16
34183922:	687b      	ldr	r3, [r7, #4]
34183924:	4313      	orrs	r3, r2
}
34183926:	4618      	mov	r0, r3
34183928:	3714      	adds	r7, #20
3418392a:	46bd      	mov	sp, r7
3418392c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183930:	4770      	bx	lr
34183932:	bf00      	nop
34183934:	56028144 	.word	0x56028144

34183938 <LL_RCC_GetADCClockSource>:
{
34183938:	b480      	push	{r7}
3418393a:	b083      	sub	sp, #12
3418393c:	af00      	add	r7, sp, #0
3418393e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
34183940:	4b05      	ldr	r3, [pc, #20]	@ (34183958 <LL_RCC_GetADCClockSource+0x20>)
34183942:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34183946:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
3418394a:	4618      	mov	r0, r3
3418394c:	370c      	adds	r7, #12
3418394e:	46bd      	mov	sp, r7
34183950:	f85d 7b04 	ldr.w	r7, [sp], #4
34183954:	4770      	bx	lr
34183956:	bf00      	nop
34183958:	56028000 	.word	0x56028000

3418395c <LL_RCC_GetADFClockSource>:
{
3418395c:	b480      	push	{r7}
3418395e:	b083      	sub	sp, #12
34183960:	af00      	add	r7, sp, #0
34183962:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
34183964:	4b05      	ldr	r3, [pc, #20]	@ (3418397c <LL_RCC_GetADFClockSource+0x20>)
34183966:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3418396a:	f003 0307 	and.w	r3, r3, #7
}
3418396e:	4618      	mov	r0, r3
34183970:	370c      	adds	r7, #12
34183972:	46bd      	mov	sp, r7
34183974:	f85d 7b04 	ldr.w	r7, [sp], #4
34183978:	4770      	bx	lr
3418397a:	bf00      	nop
3418397c:	56028000 	.word	0x56028000

34183980 <LL_RCC_GetCLKPClockSource>:
{
34183980:	b480      	push	{r7}
34183982:	b083      	sub	sp, #12
34183984:	af00      	add	r7, sp, #0
34183986:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
34183988:	4b05      	ldr	r3, [pc, #20]	@ (341839a0 <LL_RCC_GetCLKPClockSource+0x20>)
3418398a:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3418398e:	f003 0307 	and.w	r3, r3, #7
}
34183992:	4618      	mov	r0, r3
34183994:	370c      	adds	r7, #12
34183996:	46bd      	mov	sp, r7
34183998:	f85d 7b04 	ldr.w	r7, [sp], #4
3418399c:	4770      	bx	lr
3418399e:	bf00      	nop
341839a0:	56028000 	.word	0x56028000

341839a4 <LL_RCC_GetDCMIPPClockSource>:
{
341839a4:	b480      	push	{r7}
341839a6:	b083      	sub	sp, #12
341839a8:	af00      	add	r7, sp, #0
341839aa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
341839ac:	4b05      	ldr	r3, [pc, #20]	@ (341839c4 <LL_RCC_GetDCMIPPClockSource+0x20>)
341839ae:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341839b2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
}
341839b6:	4618      	mov	r0, r3
341839b8:	370c      	adds	r7, #12
341839ba:	46bd      	mov	sp, r7
341839bc:	f85d 7b04 	ldr.w	r7, [sp], #4
341839c0:	4770      	bx	lr
341839c2:	bf00      	nop
341839c4:	56028000 	.word	0x56028000

341839c8 <LL_RCC_GetETHClockSource>:
{
341839c8:	b480      	push	{r7}
341839ca:	b083      	sub	sp, #12
341839cc:	af00      	add	r7, sp, #0
341839ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
341839d0:	4b05      	ldr	r3, [pc, #20]	@ (341839e8 <LL_RCC_GetETHClockSource+0x20>)
341839d2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341839d6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
}
341839da:	4618      	mov	r0, r3
341839dc:	370c      	adds	r7, #12
341839de:	46bd      	mov	sp, r7
341839e0:	f85d 7b04 	ldr.w	r7, [sp], #4
341839e4:	4770      	bx	lr
341839e6:	bf00      	nop
341839e8:	56028000 	.word	0x56028000

341839ec <LL_RCC_GetETHPTPClockSource>:
{
341839ec:	b480      	push	{r7}
341839ee:	b083      	sub	sp, #12
341839f0:	af00      	add	r7, sp, #0
341839f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
341839f4:	4b05      	ldr	r3, [pc, #20]	@ (34183a0c <LL_RCC_GetETHPTPClockSource+0x20>)
341839f6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341839fa:	f003 0303 	and.w	r3, r3, #3
}
341839fe:	4618      	mov	r0, r3
34183a00:	370c      	adds	r7, #12
34183a02:	46bd      	mov	sp, r7
34183a04:	f85d 7b04 	ldr.w	r7, [sp], #4
34183a08:	4770      	bx	lr
34183a0a:	bf00      	nop
34183a0c:	56028000 	.word	0x56028000

34183a10 <LL_RCC_GetFDCANClockSource>:
{
34183a10:	b480      	push	{r7}
34183a12:	b083      	sub	sp, #12
34183a14:	af00      	add	r7, sp, #0
34183a16:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
34183a18:	4b05      	ldr	r3, [pc, #20]	@ (34183a30 <LL_RCC_GetFDCANClockSource+0x20>)
34183a1a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34183a1e:	f003 0303 	and.w	r3, r3, #3
}
34183a22:	4618      	mov	r0, r3
34183a24:	370c      	adds	r7, #12
34183a26:	46bd      	mov	sp, r7
34183a28:	f85d 7b04 	ldr.w	r7, [sp], #4
34183a2c:	4770      	bx	lr
34183a2e:	bf00      	nop
34183a30:	56028000 	.word	0x56028000

34183a34 <LL_RCC_GetFMCClockSource>:
{
34183a34:	b480      	push	{r7}
34183a36:	b083      	sub	sp, #12
34183a38:	af00      	add	r7, sp, #0
34183a3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
34183a3c:	4b05      	ldr	r3, [pc, #20]	@ (34183a54 <LL_RCC_GetFMCClockSource+0x20>)
34183a3e:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34183a42:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34183a46:	4618      	mov	r0, r3
34183a48:	370c      	adds	r7, #12
34183a4a:	46bd      	mov	sp, r7
34183a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
34183a50:	4770      	bx	lr
34183a52:	bf00      	nop
34183a54:	56028000 	.word	0x56028000

34183a58 <LL_RCC_GetI2CClockSource>:
{
34183a58:	b580      	push	{r7, lr}
34183a5a:	b082      	sub	sp, #8
34183a5c:	af00      	add	r7, sp, #0
34183a5e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183a60:	6878      	ldr	r0, [r7, #4]
34183a62:	f7ff ff43 	bl	341838ec <LL_RCC_GetClockSource>
34183a66:	4603      	mov	r3, r0
}
34183a68:	4618      	mov	r0, r3
34183a6a:	3708      	adds	r7, #8
34183a6c:	46bd      	mov	sp, r7
34183a6e:	bd80      	pop	{r7, pc}

34183a70 <LL_RCC_GetI3CClockSource>:
{
34183a70:	b580      	push	{r7, lr}
34183a72:	b082      	sub	sp, #8
34183a74:	af00      	add	r7, sp, #0
34183a76:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183a78:	6878      	ldr	r0, [r7, #4]
34183a7a:	f7ff ff37 	bl	341838ec <LL_RCC_GetClockSource>
34183a7e:	4603      	mov	r3, r0
}
34183a80:	4618      	mov	r0, r3
34183a82:	3708      	adds	r7, #8
34183a84:	46bd      	mov	sp, r7
34183a86:	bd80      	pop	{r7, pc}

34183a88 <LL_RCC_GetLPTIMClockSource>:
{
34183a88:	b580      	push	{r7, lr}
34183a8a:	b082      	sub	sp, #8
34183a8c:	af00      	add	r7, sp, #0
34183a8e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183a90:	6878      	ldr	r0, [r7, #4]
34183a92:	f7ff ff2b 	bl	341838ec <LL_RCC_GetClockSource>
34183a96:	4603      	mov	r3, r0
}
34183a98:	4618      	mov	r0, r3
34183a9a:	3708      	adds	r7, #8
34183a9c:	46bd      	mov	sp, r7
34183a9e:	bd80      	pop	{r7, pc}

34183aa0 <LL_RCC_GetLPUARTClockSource>:
{
34183aa0:	b480      	push	{r7}
34183aa2:	b083      	sub	sp, #12
34183aa4:	af00      	add	r7, sp, #0
34183aa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
34183aa8:	4b05      	ldr	r3, [pc, #20]	@ (34183ac0 <LL_RCC_GetLPUARTClockSource+0x20>)
34183aaa:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34183aae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
34183ab2:	4618      	mov	r0, r3
34183ab4:	370c      	adds	r7, #12
34183ab6:	46bd      	mov	sp, r7
34183ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183abc:	4770      	bx	lr
34183abe:	bf00      	nop
34183ac0:	56028000 	.word	0x56028000

34183ac4 <LL_RCC_GetLTDCClockSource>:
{
34183ac4:	b480      	push	{r7}
34183ac6:	b083      	sub	sp, #12
34183ac8:	af00      	add	r7, sp, #0
34183aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
34183acc:	4b05      	ldr	r3, [pc, #20]	@ (34183ae4 <LL_RCC_GetLTDCClockSource+0x20>)
34183ace:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
34183ad2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
}
34183ad6:	4618      	mov	r0, r3
34183ad8:	370c      	adds	r7, #12
34183ada:	46bd      	mov	sp, r7
34183adc:	f85d 7b04 	ldr.w	r7, [sp], #4
34183ae0:	4770      	bx	lr
34183ae2:	bf00      	nop
34183ae4:	56028000 	.word	0x56028000

34183ae8 <LL_RCC_GetMDFClockSource>:
{
34183ae8:	b480      	push	{r7}
34183aea:	b083      	sub	sp, #12
34183aec:	af00      	add	r7, sp, #0
34183aee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
34183af0:	4b05      	ldr	r3, [pc, #20]	@ (34183b08 <LL_RCC_GetMDFClockSource+0x20>)
34183af2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34183af6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
}
34183afa:	4618      	mov	r0, r3
34183afc:	370c      	adds	r7, #12
34183afe:	46bd      	mov	sp, r7
34183b00:	f85d 7b04 	ldr.w	r7, [sp], #4
34183b04:	4770      	bx	lr
34183b06:	bf00      	nop
34183b08:	56028000 	.word	0x56028000

34183b0c <LL_RCC_GetPSSIClockSource>:
{
34183b0c:	b480      	push	{r7}
34183b0e:	b083      	sub	sp, #12
34183b10:	af00      	add	r7, sp, #0
34183b12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
34183b14:	4b05      	ldr	r3, [pc, #20]	@ (34183b2c <LL_RCC_GetPSSIClockSource+0x20>)
34183b16:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183b1a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
34183b1e:	4618      	mov	r0, r3
34183b20:	370c      	adds	r7, #12
34183b22:	46bd      	mov	sp, r7
34183b24:	f85d 7b04 	ldr.w	r7, [sp], #4
34183b28:	4770      	bx	lr
34183b2a:	bf00      	nop
34183b2c:	56028000 	.word	0x56028000

34183b30 <LL_RCC_GetSAIClockSource>:
{
34183b30:	b580      	push	{r7, lr}
34183b32:	b082      	sub	sp, #8
34183b34:	af00      	add	r7, sp, #0
34183b36:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183b38:	6878      	ldr	r0, [r7, #4]
34183b3a:	f7ff fed7 	bl	341838ec <LL_RCC_GetClockSource>
34183b3e:	4603      	mov	r3, r0
}
34183b40:	4618      	mov	r0, r3
34183b42:	3708      	adds	r7, #8
34183b44:	46bd      	mov	sp, r7
34183b46:	bd80      	pop	{r7, pc}

34183b48 <LL_RCC_GetSDMMCClockSource>:
{
34183b48:	b580      	push	{r7, lr}
34183b4a:	b082      	sub	sp, #8
34183b4c:	af00      	add	r7, sp, #0
34183b4e:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183b50:	6878      	ldr	r0, [r7, #4]
34183b52:	f7ff fecb 	bl	341838ec <LL_RCC_GetClockSource>
34183b56:	4603      	mov	r3, r0
}
34183b58:	4618      	mov	r0, r3
34183b5a:	3708      	adds	r7, #8
34183b5c:	46bd      	mov	sp, r7
34183b5e:	bd80      	pop	{r7, pc}

34183b60 <LL_RCC_GetSPDIFRXClockSource>:
{
34183b60:	b480      	push	{r7}
34183b62:	b083      	sub	sp, #12
34183b64:	af00      	add	r7, sp, #0
34183b66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
34183b68:	4b05      	ldr	r3, [pc, #20]	@ (34183b80 <LL_RCC_GetSPDIFRXClockSource+0x20>)
34183b6a:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34183b6e:	f003 0307 	and.w	r3, r3, #7
}
34183b72:	4618      	mov	r0, r3
34183b74:	370c      	adds	r7, #12
34183b76:	46bd      	mov	sp, r7
34183b78:	f85d 7b04 	ldr.w	r7, [sp], #4
34183b7c:	4770      	bx	lr
34183b7e:	bf00      	nop
34183b80:	56028000 	.word	0x56028000

34183b84 <LL_RCC_GetSPIClockSource>:
{
34183b84:	b580      	push	{r7, lr}
34183b86:	b082      	sub	sp, #8
34183b88:	af00      	add	r7, sp, #0
34183b8a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183b8c:	6878      	ldr	r0, [r7, #4]
34183b8e:	f7ff fead 	bl	341838ec <LL_RCC_GetClockSource>
34183b92:	4603      	mov	r3, r0
}
34183b94:	4618      	mov	r0, r3
34183b96:	3708      	adds	r7, #8
34183b98:	46bd      	mov	sp, r7
34183b9a:	bd80      	pop	{r7, pc}

34183b9c <LL_RCC_GetUSARTClockSource>:
{
34183b9c:	b580      	push	{r7, lr}
34183b9e:	b082      	sub	sp, #8
34183ba0:	af00      	add	r7, sp, #0
34183ba2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183ba4:	6878      	ldr	r0, [r7, #4]
34183ba6:	f7ff fea1 	bl	341838ec <LL_RCC_GetClockSource>
34183baa:	4603      	mov	r3, r0
}
34183bac:	4618      	mov	r0, r3
34183bae:	3708      	adds	r7, #8
34183bb0:	46bd      	mov	sp, r7
34183bb2:	bd80      	pop	{r7, pc}

34183bb4 <LL_RCC_GetUARTClockSource>:
{
34183bb4:	b580      	push	{r7, lr}
34183bb6:	b082      	sub	sp, #8
34183bb8:	af00      	add	r7, sp, #0
34183bba:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183bbc:	6878      	ldr	r0, [r7, #4]
34183bbe:	f7ff fe95 	bl	341838ec <LL_RCC_GetClockSource>
34183bc2:	4603      	mov	r3, r0
}
34183bc4:	4618      	mov	r0, r3
34183bc6:	3708      	adds	r7, #8
34183bc8:	46bd      	mov	sp, r7
34183bca:	bd80      	pop	{r7, pc}

34183bcc <LL_RCC_GetUSBClockSource>:
{
34183bcc:	b580      	push	{r7, lr}
34183bce:	b082      	sub	sp, #8
34183bd0:	af00      	add	r7, sp, #0
34183bd2:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183bd4:	6878      	ldr	r0, [r7, #4]
34183bd6:	f7ff fe89 	bl	341838ec <LL_RCC_GetClockSource>
34183bda:	4603      	mov	r3, r0
}
34183bdc:	4618      	mov	r0, r3
34183bde:	3708      	adds	r7, #8
34183be0:	46bd      	mov	sp, r7
34183be2:	bd80      	pop	{r7, pc}

34183be4 <LL_RCC_GetXSPIClockSource>:
{
34183be4:	b580      	push	{r7, lr}
34183be6:	b082      	sub	sp, #8
34183be8:	af00      	add	r7, sp, #0
34183bea:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
34183bec:	6878      	ldr	r0, [r7, #4]
34183bee:	f7ff fe7d 	bl	341838ec <LL_RCC_GetClockSource>
34183bf2:	4603      	mov	r3, r0
}
34183bf4:	4618      	mov	r0, r3
34183bf6:	3708      	adds	r7, #8
34183bf8:	46bd      	mov	sp, r7
34183bfa:	bd80      	pop	{r7, pc}

34183bfc <LL_RCC_SetRTCClockSource>:
{
34183bfc:	b480      	push	{r7}
34183bfe:	b083      	sub	sp, #12
34183c00:	af00      	add	r7, sp, #0
34183c02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
34183c04:	4b07      	ldr	r3, [pc, #28]	@ (34183c24 <LL_RCC_SetRTCClockSource+0x28>)
34183c06:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183c0a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
34183c0e:	4905      	ldr	r1, [pc, #20]	@ (34183c24 <LL_RCC_SetRTCClockSource+0x28>)
34183c10:	687b      	ldr	r3, [r7, #4]
34183c12:	4313      	orrs	r3, r2
34183c14:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34183c18:	bf00      	nop
34183c1a:	370c      	adds	r7, #12
34183c1c:	46bd      	mov	sp, r7
34183c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c22:	4770      	bx	lr
34183c24:	56028000 	.word	0x56028000

34183c28 <LL_RCC_GetRTCClockSource>:
{
34183c28:	b480      	push	{r7}
34183c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
34183c2c:	4b04      	ldr	r3, [pc, #16]	@ (34183c40 <LL_RCC_GetRTCClockSource+0x18>)
34183c2e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183c32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
34183c36:	4618      	mov	r0, r3
34183c38:	46bd      	mov	sp, r7
34183c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c3e:	4770      	bx	lr
34183c40:	56028000 	.word	0x56028000

34183c44 <LL_RCC_SetRTC_HSEPrescaler>:
{
34183c44:	b480      	push	{r7}
34183c46:	b083      	sub	sp, #12
34183c48:	af00      	add	r7, sp, #0
34183c4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
34183c4c:	4b07      	ldr	r3, [pc, #28]	@ (34183c6c <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34183c4e:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
34183c52:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
34183c56:	4905      	ldr	r1, [pc, #20]	@ (34183c6c <LL_RCC_SetRTC_HSEPrescaler+0x28>)
34183c58:	687b      	ldr	r3, [r7, #4]
34183c5a:	4313      	orrs	r3, r2
34183c5c:	f8c1 315c 	str.w	r3, [r1, #348]	@ 0x15c
}
34183c60:	bf00      	nop
34183c62:	370c      	adds	r7, #12
34183c64:	46bd      	mov	sp, r7
34183c66:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c6a:	4770      	bx	lr
34183c6c:	56028000 	.word	0x56028000

34183c70 <LL_RCC_SetTIMPrescaler>:
{
34183c70:	b480      	push	{r7}
34183c72:	b083      	sub	sp, #12
34183c74:	af00      	add	r7, sp, #0
34183c76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
34183c78:	4b07      	ldr	r3, [pc, #28]	@ (34183c98 <LL_RCC_SetTIMPrescaler+0x28>)
34183c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183c7c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
34183c80:	687b      	ldr	r3, [r7, #4]
34183c82:	061b      	lsls	r3, r3, #24
34183c84:	4904      	ldr	r1, [pc, #16]	@ (34183c98 <LL_RCC_SetTIMPrescaler+0x28>)
34183c86:	4313      	orrs	r3, r2
34183c88:	624b      	str	r3, [r1, #36]	@ 0x24
}
34183c8a:	bf00      	nop
34183c8c:	370c      	adds	r7, #12
34183c8e:	46bd      	mov	sp, r7
34183c90:	f85d 7b04 	ldr.w	r7, [sp], #4
34183c94:	4770      	bx	lr
34183c96:	bf00      	nop
34183c98:	56028000 	.word	0x56028000

34183c9c <LL_RCC_GetTIMPrescaler>:
{
34183c9c:	b480      	push	{r7}
34183c9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34183ca0:	4b04      	ldr	r3, [pc, #16]	@ (34183cb4 <LL_RCC_GetTIMPrescaler+0x18>)
34183ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34183ca4:	0e1b      	lsrs	r3, r3, #24
34183ca6:	f003 0303 	and.w	r3, r3, #3
}
34183caa:	4618      	mov	r0, r3
34183cac:	46bd      	mov	sp, r7
34183cae:	f85d 7b04 	ldr.w	r7, [sp], #4
34183cb2:	4770      	bx	lr
34183cb4:	56028000 	.word	0x56028000

34183cb8 <LL_RCC_PLL1_GetSource>:
{
34183cb8:	b480      	push	{r7}
34183cba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34183cbc:	4b04      	ldr	r3, [pc, #16]	@ (34183cd0 <LL_RCC_PLL1_GetSource+0x18>)
34183cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34183cc2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34183cc6:	4618      	mov	r0, r3
34183cc8:	46bd      	mov	sp, r7
34183cca:	f85d 7b04 	ldr.w	r7, [sp], #4
34183cce:	4770      	bx	lr
34183cd0:	56028000 	.word	0x56028000

34183cd4 <LL_RCC_PLL1_IsReady>:
{
34183cd4:	b480      	push	{r7}
34183cd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34183cd8:	4b07      	ldr	r3, [pc, #28]	@ (34183cf8 <LL_RCC_PLL1_IsReady+0x24>)
34183cda:	685b      	ldr	r3, [r3, #4]
34183cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34183ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34183ce4:	d101      	bne.n	34183cea <LL_RCC_PLL1_IsReady+0x16>
34183ce6:	2301      	movs	r3, #1
34183ce8:	e000      	b.n	34183cec <LL_RCC_PLL1_IsReady+0x18>
34183cea:	2300      	movs	r3, #0
}
34183cec:	4618      	mov	r0, r3
34183cee:	46bd      	mov	sp, r7
34183cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
34183cf4:	4770      	bx	lr
34183cf6:	bf00      	nop
34183cf8:	56028000 	.word	0x56028000

34183cfc <LL_RCC_PLL1_IsEnabledBypass>:
{
34183cfc:	b480      	push	{r7}
34183cfe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34183d00:	4b07      	ldr	r3, [pc, #28]	@ (34183d20 <LL_RCC_PLL1_IsEnabledBypass+0x24>)
34183d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34183d06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34183d0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34183d0e:	d101      	bne.n	34183d14 <LL_RCC_PLL1_IsEnabledBypass+0x18>
34183d10:	2301      	movs	r3, #1
34183d12:	e000      	b.n	34183d16 <LL_RCC_PLL1_IsEnabledBypass+0x1a>
34183d14:	2300      	movs	r3, #0
}
34183d16:	4618      	mov	r0, r3
34183d18:	46bd      	mov	sp, r7
34183d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d1e:	4770      	bx	lr
34183d20:	56028000 	.word	0x56028000

34183d24 <LL_RCC_PLL1_GetN>:
{
34183d24:	b480      	push	{r7}
34183d26:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
34183d28:	4b05      	ldr	r3, [pc, #20]	@ (34183d40 <LL_RCC_PLL1_GetN+0x1c>)
34183d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34183d2e:	0a1b      	lsrs	r3, r3, #8
34183d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34183d34:	4618      	mov	r0, r3
34183d36:	46bd      	mov	sp, r7
34183d38:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d3c:	4770      	bx	lr
34183d3e:	bf00      	nop
34183d40:	56028000 	.word	0x56028000

34183d44 <LL_RCC_PLL1_GetM>:
{
34183d44:	b480      	push	{r7}
34183d46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
34183d48:	4b05      	ldr	r3, [pc, #20]	@ (34183d60 <LL_RCC_PLL1_GetM+0x1c>)
34183d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
34183d4e:	0d1b      	lsrs	r3, r3, #20
34183d50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34183d54:	4618      	mov	r0, r3
34183d56:	46bd      	mov	sp, r7
34183d58:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d5c:	4770      	bx	lr
34183d5e:	bf00      	nop
34183d60:	56028000 	.word	0x56028000

34183d64 <LL_RCC_PLL1_GetP1>:
{
34183d64:	b480      	push	{r7}
34183d66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
34183d68:	4b05      	ldr	r3, [pc, #20]	@ (34183d80 <LL_RCC_PLL1_GetP1+0x1c>)
34183d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34183d6e:	0edb      	lsrs	r3, r3, #27
34183d70:	f003 0307 	and.w	r3, r3, #7
}
34183d74:	4618      	mov	r0, r3
34183d76:	46bd      	mov	sp, r7
34183d78:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d7c:	4770      	bx	lr
34183d7e:	bf00      	nop
34183d80:	56028000 	.word	0x56028000

34183d84 <LL_RCC_PLL1_GetP2>:
{
34183d84:	b480      	push	{r7}
34183d86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34183d88:	4b05      	ldr	r3, [pc, #20]	@ (34183da0 <LL_RCC_PLL1_GetP2+0x1c>)
34183d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34183d8e:	0e1b      	lsrs	r3, r3, #24
34183d90:	f003 0307 	and.w	r3, r3, #7
}
34183d94:	4618      	mov	r0, r3
34183d96:	46bd      	mov	sp, r7
34183d98:	f85d 7b04 	ldr.w	r7, [sp], #4
34183d9c:	4770      	bx	lr
34183d9e:	bf00      	nop
34183da0:	56028000 	.word	0x56028000

34183da4 <LL_RCC_PLL1P_IsEnabled>:
{
34183da4:	b480      	push	{r7}
34183da6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
34183da8:	4b07      	ldr	r3, [pc, #28]	@ (34183dc8 <LL_RCC_PLL1P_IsEnabled+0x24>)
34183daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
34183dae:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34183db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34183db6:	d101      	bne.n	34183dbc <LL_RCC_PLL1P_IsEnabled+0x18>
34183db8:	2301      	movs	r3, #1
34183dba:	e000      	b.n	34183dbe <LL_RCC_PLL1P_IsEnabled+0x1a>
34183dbc:	2300      	movs	r3, #0
}
34183dbe:	4618      	mov	r0, r3
34183dc0:	46bd      	mov	sp, r7
34183dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
34183dc6:	4770      	bx	lr
34183dc8:	56028000 	.word	0x56028000

34183dcc <LL_RCC_PLL1_GetFRACN>:
{
34183dcc:	b480      	push	{r7}
34183dce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
34183dd0:	4b04      	ldr	r3, [pc, #16]	@ (34183de4 <LL_RCC_PLL1_GetFRACN+0x18>)
34183dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34183dd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34183dda:	4618      	mov	r0, r3
34183ddc:	46bd      	mov	sp, r7
34183dde:	f85d 7b04 	ldr.w	r7, [sp], #4
34183de2:	4770      	bx	lr
34183de4:	56028000 	.word	0x56028000

34183de8 <LL_RCC_PLL2_GetSource>:
{
34183de8:	b480      	push	{r7}
34183dea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34183dec:	4b04      	ldr	r3, [pc, #16]	@ (34183e00 <LL_RCC_PLL2_GetSource+0x18>)
34183dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34183df2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34183df6:	4618      	mov	r0, r3
34183df8:	46bd      	mov	sp, r7
34183dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
34183dfe:	4770      	bx	lr
34183e00:	56028000 	.word	0x56028000

34183e04 <LL_RCC_PLL2_IsReady>:
{
34183e04:	b480      	push	{r7}
34183e06:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34183e08:	4b07      	ldr	r3, [pc, #28]	@ (34183e28 <LL_RCC_PLL2_IsReady+0x24>)
34183e0a:	685b      	ldr	r3, [r3, #4]
34183e0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34183e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34183e14:	d101      	bne.n	34183e1a <LL_RCC_PLL2_IsReady+0x16>
34183e16:	2301      	movs	r3, #1
34183e18:	e000      	b.n	34183e1c <LL_RCC_PLL2_IsReady+0x18>
34183e1a:	2300      	movs	r3, #0
}
34183e1c:	4618      	mov	r0, r3
34183e1e:	46bd      	mov	sp, r7
34183e20:	f85d 7b04 	ldr.w	r7, [sp], #4
34183e24:	4770      	bx	lr
34183e26:	bf00      	nop
34183e28:	56028000 	.word	0x56028000

34183e2c <LL_RCC_PLL2_IsEnabledBypass>:
{
34183e2c:	b480      	push	{r7}
34183e2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34183e30:	4b07      	ldr	r3, [pc, #28]	@ (34183e50 <LL_RCC_PLL2_IsEnabledBypass+0x24>)
34183e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34183e36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34183e3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34183e3e:	d101      	bne.n	34183e44 <LL_RCC_PLL2_IsEnabledBypass+0x18>
34183e40:	2301      	movs	r3, #1
34183e42:	e000      	b.n	34183e46 <LL_RCC_PLL2_IsEnabledBypass+0x1a>
34183e44:	2300      	movs	r3, #0
}
34183e46:	4618      	mov	r0, r3
34183e48:	46bd      	mov	sp, r7
34183e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
34183e4e:	4770      	bx	lr
34183e50:	56028000 	.word	0x56028000

34183e54 <LL_RCC_PLL2_GetN>:
{
34183e54:	b480      	push	{r7}
34183e56:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
34183e58:	4b05      	ldr	r3, [pc, #20]	@ (34183e70 <LL_RCC_PLL2_GetN+0x1c>)
34183e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34183e5e:	0a1b      	lsrs	r3, r3, #8
34183e60:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34183e64:	4618      	mov	r0, r3
34183e66:	46bd      	mov	sp, r7
34183e68:	f85d 7b04 	ldr.w	r7, [sp], #4
34183e6c:	4770      	bx	lr
34183e6e:	bf00      	nop
34183e70:	56028000 	.word	0x56028000

34183e74 <LL_RCC_PLL2_GetM>:
{
34183e74:	b480      	push	{r7}
34183e76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
34183e78:	4b05      	ldr	r3, [pc, #20]	@ (34183e90 <LL_RCC_PLL2_GetM+0x1c>)
34183e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
34183e7e:	0d1b      	lsrs	r3, r3, #20
34183e80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34183e84:	4618      	mov	r0, r3
34183e86:	46bd      	mov	sp, r7
34183e88:	f85d 7b04 	ldr.w	r7, [sp], #4
34183e8c:	4770      	bx	lr
34183e8e:	bf00      	nop
34183e90:	56028000 	.word	0x56028000

34183e94 <LL_RCC_PLL2_GetP1>:
{
34183e94:	b480      	push	{r7}
34183e96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
34183e98:	4b05      	ldr	r3, [pc, #20]	@ (34183eb0 <LL_RCC_PLL2_GetP1+0x1c>)
34183e9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34183e9e:	0edb      	lsrs	r3, r3, #27
34183ea0:	f003 0307 	and.w	r3, r3, #7
}
34183ea4:	4618      	mov	r0, r3
34183ea6:	46bd      	mov	sp, r7
34183ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183eac:	4770      	bx	lr
34183eae:	bf00      	nop
34183eb0:	56028000 	.word	0x56028000

34183eb4 <LL_RCC_PLL2_GetP2>:
{
34183eb4:	b480      	push	{r7}
34183eb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
34183eb8:	4b05      	ldr	r3, [pc, #20]	@ (34183ed0 <LL_RCC_PLL2_GetP2+0x1c>)
34183eba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34183ebe:	0e1b      	lsrs	r3, r3, #24
34183ec0:	f003 0307 	and.w	r3, r3, #7
}
34183ec4:	4618      	mov	r0, r3
34183ec6:	46bd      	mov	sp, r7
34183ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183ecc:	4770      	bx	lr
34183ece:	bf00      	nop
34183ed0:	56028000 	.word	0x56028000

34183ed4 <LL_RCC_PLL2P_IsEnabled>:
{
34183ed4:	b480      	push	{r7}
34183ed6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
34183ed8:	4b07      	ldr	r3, [pc, #28]	@ (34183ef8 <LL_RCC_PLL2P_IsEnabled+0x24>)
34183eda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
34183ede:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34183ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34183ee6:	d101      	bne.n	34183eec <LL_RCC_PLL2P_IsEnabled+0x18>
34183ee8:	2301      	movs	r3, #1
34183eea:	e000      	b.n	34183eee <LL_RCC_PLL2P_IsEnabled+0x1a>
34183eec:	2300      	movs	r3, #0
}
34183eee:	4618      	mov	r0, r3
34183ef0:	46bd      	mov	sp, r7
34183ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
34183ef6:	4770      	bx	lr
34183ef8:	56028000 	.word	0x56028000

34183efc <LL_RCC_PLL2_GetFRACN>:
{
34183efc:	b480      	push	{r7}
34183efe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
34183f00:	4b04      	ldr	r3, [pc, #16]	@ (34183f14 <LL_RCC_PLL2_GetFRACN+0x18>)
34183f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34183f06:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
34183f0a:	4618      	mov	r0, r3
34183f0c:	46bd      	mov	sp, r7
34183f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f12:	4770      	bx	lr
34183f14:	56028000 	.word	0x56028000

34183f18 <LL_RCC_PLL3_GetSource>:
{
34183f18:	b480      	push	{r7}
34183f1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34183f1c:	4b04      	ldr	r3, [pc, #16]	@ (34183f30 <LL_RCC_PLL3_GetSource+0x18>)
34183f1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34183f22:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34183f26:	4618      	mov	r0, r3
34183f28:	46bd      	mov	sp, r7
34183f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f2e:	4770      	bx	lr
34183f30:	56028000 	.word	0x56028000

34183f34 <LL_RCC_PLL3_IsReady>:
{
34183f34:	b480      	push	{r7}
34183f36:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
34183f38:	4b07      	ldr	r3, [pc, #28]	@ (34183f58 <LL_RCC_PLL3_IsReady+0x24>)
34183f3a:	685b      	ldr	r3, [r3, #4]
34183f3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34183f40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34183f44:	d101      	bne.n	34183f4a <LL_RCC_PLL3_IsReady+0x16>
34183f46:	2301      	movs	r3, #1
34183f48:	e000      	b.n	34183f4c <LL_RCC_PLL3_IsReady+0x18>
34183f4a:	2300      	movs	r3, #0
}
34183f4c:	4618      	mov	r0, r3
34183f4e:	46bd      	mov	sp, r7
34183f50:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f54:	4770      	bx	lr
34183f56:	bf00      	nop
34183f58:	56028000 	.word	0x56028000

34183f5c <LL_RCC_PLL3_IsEnabledBypass>:
{
34183f5c:	b480      	push	{r7}
34183f5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34183f60:	4b07      	ldr	r3, [pc, #28]	@ (34183f80 <LL_RCC_PLL3_IsEnabledBypass+0x24>)
34183f62:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34183f66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
34183f6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
34183f6e:	d101      	bne.n	34183f74 <LL_RCC_PLL3_IsEnabledBypass+0x18>
34183f70:	2301      	movs	r3, #1
34183f72:	e000      	b.n	34183f76 <LL_RCC_PLL3_IsEnabledBypass+0x1a>
34183f74:	2300      	movs	r3, #0
}
34183f76:	4618      	mov	r0, r3
34183f78:	46bd      	mov	sp, r7
34183f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f7e:	4770      	bx	lr
34183f80:	56028000 	.word	0x56028000

34183f84 <LL_RCC_PLL3_GetN>:
{
34183f84:	b480      	push	{r7}
34183f86:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
34183f88:	4b05      	ldr	r3, [pc, #20]	@ (34183fa0 <LL_RCC_PLL3_GetN+0x1c>)
34183f8a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34183f8e:	0a1b      	lsrs	r3, r3, #8
34183f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
34183f94:	4618      	mov	r0, r3
34183f96:	46bd      	mov	sp, r7
34183f98:	f85d 7b04 	ldr.w	r7, [sp], #4
34183f9c:	4770      	bx	lr
34183f9e:	bf00      	nop
34183fa0:	56028000 	.word	0x56028000

34183fa4 <LL_RCC_PLL3_GetM>:
{
34183fa4:	b480      	push	{r7}
34183fa6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
34183fa8:	4b05      	ldr	r3, [pc, #20]	@ (34183fc0 <LL_RCC_PLL3_GetM+0x1c>)
34183faa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
34183fae:	0d1b      	lsrs	r3, r3, #20
34183fb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
34183fb4:	4618      	mov	r0, r3
34183fb6:	46bd      	mov	sp, r7
34183fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183fbc:	4770      	bx	lr
34183fbe:	bf00      	nop
34183fc0:	56028000 	.word	0x56028000

34183fc4 <LL_RCC_PLL3_GetP1>:
{
34183fc4:	b480      	push	{r7}
34183fc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
34183fc8:	4b05      	ldr	r3, [pc, #20]	@ (34183fe0 <LL_RCC_PLL3_GetP1+0x1c>)
34183fca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34183fce:	0edb      	lsrs	r3, r3, #27
34183fd0:	f003 0307 	and.w	r3, r3, #7
}
34183fd4:	4618      	mov	r0, r3
34183fd6:	46bd      	mov	sp, r7
34183fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183fdc:	4770      	bx	lr
34183fde:	bf00      	nop
34183fe0:	56028000 	.word	0x56028000

34183fe4 <LL_RCC_PLL3_GetP2>:
{
34183fe4:	b480      	push	{r7}
34183fe6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
34183fe8:	4b05      	ldr	r3, [pc, #20]	@ (34184000 <LL_RCC_PLL3_GetP2+0x1c>)
34183fea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34183fee:	0e1b      	lsrs	r3, r3, #24
34183ff0:	f003 0307 	and.w	r3, r3, #7
}
34183ff4:	4618      	mov	r0, r3
34183ff6:	46bd      	mov	sp, r7
34183ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
34183ffc:	4770      	bx	lr
34183ffe:	bf00      	nop
34184000:	56028000 	.word	0x56028000

34184004 <LL_RCC_PLL3P_IsEnabled>:
{
34184004:	b480      	push	{r7}
34184006:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
34184008:	4b07      	ldr	r3, [pc, #28]	@ (34184028 <LL_RCC_PLL3P_IsEnabled+0x24>)
3418400a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
3418400e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34184012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34184016:	d101      	bne.n	3418401c <LL_RCC_PLL3P_IsEnabled+0x18>
34184018:	2301      	movs	r3, #1
3418401a:	e000      	b.n	3418401e <LL_RCC_PLL3P_IsEnabled+0x1a>
3418401c:	2300      	movs	r3, #0
}
3418401e:	4618      	mov	r0, r3
34184020:	46bd      	mov	sp, r7
34184022:	f85d 7b04 	ldr.w	r7, [sp], #4
34184026:	4770      	bx	lr
34184028:	56028000 	.word	0x56028000

3418402c <LL_RCC_PLL3_GetFRACN>:
{
3418402c:	b480      	push	{r7}
3418402e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
34184030:	4b04      	ldr	r3, [pc, #16]	@ (34184044 <LL_RCC_PLL3_GetFRACN+0x18>)
34184032:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34184036:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3418403a:	4618      	mov	r0, r3
3418403c:	46bd      	mov	sp, r7
3418403e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184042:	4770      	bx	lr
34184044:	56028000 	.word	0x56028000

34184048 <LL_RCC_PLL4_GetSource>:
{
34184048:	b480      	push	{r7}
3418404a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
3418404c:	4b04      	ldr	r3, [pc, #16]	@ (34184060 <LL_RCC_PLL4_GetSource+0x18>)
3418404e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34184052:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
34184056:	4618      	mov	r0, r3
34184058:	46bd      	mov	sp, r7
3418405a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418405e:	4770      	bx	lr
34184060:	56028000 	.word	0x56028000

34184064 <LL_RCC_PLL4_IsReady>:
{
34184064:	b480      	push	{r7}
34184066:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34184068:	4b07      	ldr	r3, [pc, #28]	@ (34184088 <LL_RCC_PLL4_IsReady+0x24>)
3418406a:	685b      	ldr	r3, [r3, #4]
3418406c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34184070:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34184074:	d101      	bne.n	3418407a <LL_RCC_PLL4_IsReady+0x16>
34184076:	2301      	movs	r3, #1
34184078:	e000      	b.n	3418407c <LL_RCC_PLL4_IsReady+0x18>
3418407a:	2300      	movs	r3, #0
}
3418407c:	4618      	mov	r0, r3
3418407e:	46bd      	mov	sp, r7
34184080:	f85d 7b04 	ldr.w	r7, [sp], #4
34184084:	4770      	bx	lr
34184086:	bf00      	nop
34184088:	56028000 	.word	0x56028000

3418408c <LL_RCC_PLL4_IsEnabledBypass>:
{
3418408c:	b480      	push	{r7}
3418408e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34184090:	4b07      	ldr	r3, [pc, #28]	@ (341840b0 <LL_RCC_PLL4_IsEnabledBypass+0x24>)
34184092:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34184096:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
3418409a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418409e:	d101      	bne.n	341840a4 <LL_RCC_PLL4_IsEnabledBypass+0x18>
341840a0:	2301      	movs	r3, #1
341840a2:	e000      	b.n	341840a6 <LL_RCC_PLL4_IsEnabledBypass+0x1a>
341840a4:	2300      	movs	r3, #0
}
341840a6:	4618      	mov	r0, r3
341840a8:	46bd      	mov	sp, r7
341840aa:	f85d 7b04 	ldr.w	r7, [sp], #4
341840ae:	4770      	bx	lr
341840b0:	56028000 	.word	0x56028000

341840b4 <LL_RCC_PLL4_GetN>:
{
341840b4:	b480      	push	{r7}
341840b6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
341840b8:	4b05      	ldr	r3, [pc, #20]	@ (341840d0 <LL_RCC_PLL4_GetN+0x1c>)
341840ba:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341840be:	0a1b      	lsrs	r3, r3, #8
341840c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
341840c4:	4618      	mov	r0, r3
341840c6:	46bd      	mov	sp, r7
341840c8:	f85d 7b04 	ldr.w	r7, [sp], #4
341840cc:	4770      	bx	lr
341840ce:	bf00      	nop
341840d0:	56028000 	.word	0x56028000

341840d4 <LL_RCC_PLL4_GetM>:
{
341840d4:	b480      	push	{r7}
341840d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
341840d8:	4b05      	ldr	r3, [pc, #20]	@ (341840f0 <LL_RCC_PLL4_GetM+0x1c>)
341840da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
341840de:	0d1b      	lsrs	r3, r3, #20
341840e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
341840e4:	4618      	mov	r0, r3
341840e6:	46bd      	mov	sp, r7
341840e8:	f85d 7b04 	ldr.w	r7, [sp], #4
341840ec:	4770      	bx	lr
341840ee:	bf00      	nop
341840f0:	56028000 	.word	0x56028000

341840f4 <LL_RCC_PLL4_GetP1>:
{
341840f4:	b480      	push	{r7}
341840f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
341840f8:	4b05      	ldr	r3, [pc, #20]	@ (34184110 <LL_RCC_PLL4_GetP1+0x1c>)
341840fa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
341840fe:	0edb      	lsrs	r3, r3, #27
34184100:	f003 0307 	and.w	r3, r3, #7
}
34184104:	4618      	mov	r0, r3
34184106:	46bd      	mov	sp, r7
34184108:	f85d 7b04 	ldr.w	r7, [sp], #4
3418410c:	4770      	bx	lr
3418410e:	bf00      	nop
34184110:	56028000 	.word	0x56028000

34184114 <LL_RCC_PLL4_GetP2>:
{
34184114:	b480      	push	{r7}
34184116:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
34184118:	4b05      	ldr	r3, [pc, #20]	@ (34184130 <LL_RCC_PLL4_GetP2+0x1c>)
3418411a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418411e:	0e1b      	lsrs	r3, r3, #24
34184120:	f003 0307 	and.w	r3, r3, #7
}
34184124:	4618      	mov	r0, r3
34184126:	46bd      	mov	sp, r7
34184128:	f85d 7b04 	ldr.w	r7, [sp], #4
3418412c:	4770      	bx	lr
3418412e:	bf00      	nop
34184130:	56028000 	.word	0x56028000

34184134 <LL_RCC_PLL4P_IsEnabled>:
{
34184134:	b480      	push	{r7}
34184136:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
34184138:	4b07      	ldr	r3, [pc, #28]	@ (34184158 <LL_RCC_PLL4P_IsEnabled+0x24>)
3418413a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
3418413e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34184142:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
34184146:	d101      	bne.n	3418414c <LL_RCC_PLL4P_IsEnabled+0x18>
34184148:	2301      	movs	r3, #1
3418414a:	e000      	b.n	3418414e <LL_RCC_PLL4P_IsEnabled+0x1a>
3418414c:	2300      	movs	r3, #0
}
3418414e:	4618      	mov	r0, r3
34184150:	46bd      	mov	sp, r7
34184152:	f85d 7b04 	ldr.w	r7, [sp], #4
34184156:	4770      	bx	lr
34184158:	56028000 	.word	0x56028000

3418415c <LL_RCC_PLL4_GetFRACN>:
{
3418415c:	b480      	push	{r7}
3418415e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
34184160:	4b04      	ldr	r3, [pc, #16]	@ (34184174 <LL_RCC_PLL4_GetFRACN+0x18>)
34184162:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34184166:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
3418416a:	4618      	mov	r0, r3
3418416c:	46bd      	mov	sp, r7
3418416e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184172:	4770      	bx	lr
34184174:	56028000 	.word	0x56028000

34184178 <LL_RCC_IC3_Enable>:
{
34184178:	b480      	push	{r7}
3418417a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
3418417c:	4b04      	ldr	r3, [pc, #16]	@ (34184190 <LL_RCC_IC3_Enable+0x18>)
3418417e:	2204      	movs	r2, #4
34184180:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184184:	bf00      	nop
34184186:	46bd      	mov	sp, r7
34184188:	f85d 7b04 	ldr.w	r7, [sp], #4
3418418c:	4770      	bx	lr
3418418e:	bf00      	nop
34184190:	56028000 	.word	0x56028000

34184194 <LL_RCC_IC3_IsEnabled>:
{
34184194:	b480      	push	{r7}
34184196:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34184198:	4b07      	ldr	r3, [pc, #28]	@ (341841b8 <LL_RCC_IC3_IsEnabled+0x24>)
3418419a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418419e:	f003 0304 	and.w	r3, r3, #4
341841a2:	2b04      	cmp	r3, #4
341841a4:	d101      	bne.n	341841aa <LL_RCC_IC3_IsEnabled+0x16>
341841a6:	2301      	movs	r3, #1
341841a8:	e000      	b.n	341841ac <LL_RCC_IC3_IsEnabled+0x18>
341841aa:	2300      	movs	r3, #0
}
341841ac:	4618      	mov	r0, r3
341841ae:	46bd      	mov	sp, r7
341841b0:	f85d 7b04 	ldr.w	r7, [sp], #4
341841b4:	4770      	bx	lr
341841b6:	bf00      	nop
341841b8:	56028000 	.word	0x56028000

341841bc <LL_RCC_IC3_GetSource>:
{
341841bc:	b480      	push	{r7}
341841be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
341841c0:	4b04      	ldr	r3, [pc, #16]	@ (341841d4 <LL_RCC_IC3_GetSource+0x18>)
341841c2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341841c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341841ca:	4618      	mov	r0, r3
341841cc:	46bd      	mov	sp, r7
341841ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341841d2:	4770      	bx	lr
341841d4:	56028000 	.word	0x56028000

341841d8 <LL_RCC_IC3_GetDivider>:
{
341841d8:	b480      	push	{r7}
341841da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
341841dc:	4b05      	ldr	r3, [pc, #20]	@ (341841f4 <LL_RCC_IC3_GetDivider+0x1c>)
341841de:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
341841e2:	0c1b      	lsrs	r3, r3, #16
341841e4:	b2db      	uxtb	r3, r3
341841e6:	3301      	adds	r3, #1
}
341841e8:	4618      	mov	r0, r3
341841ea:	46bd      	mov	sp, r7
341841ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341841f0:	4770      	bx	lr
341841f2:	bf00      	nop
341841f4:	56028000 	.word	0x56028000

341841f8 <LL_RCC_IC4_Enable>:
{
341841f8:	b480      	push	{r7}
341841fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
341841fc:	4b04      	ldr	r3, [pc, #16]	@ (34184210 <LL_RCC_IC4_Enable+0x18>)
341841fe:	2208      	movs	r2, #8
34184200:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184204:	bf00      	nop
34184206:	46bd      	mov	sp, r7
34184208:	f85d 7b04 	ldr.w	r7, [sp], #4
3418420c:	4770      	bx	lr
3418420e:	bf00      	nop
34184210:	56028000 	.word	0x56028000

34184214 <LL_RCC_IC4_IsEnabled>:
{
34184214:	b480      	push	{r7}
34184216:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
34184218:	4b07      	ldr	r3, [pc, #28]	@ (34184238 <LL_RCC_IC4_IsEnabled+0x24>)
3418421a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418421e:	f003 0308 	and.w	r3, r3, #8
34184222:	2b08      	cmp	r3, #8
34184224:	d101      	bne.n	3418422a <LL_RCC_IC4_IsEnabled+0x16>
34184226:	2301      	movs	r3, #1
34184228:	e000      	b.n	3418422c <LL_RCC_IC4_IsEnabled+0x18>
3418422a:	2300      	movs	r3, #0
}
3418422c:	4618      	mov	r0, r3
3418422e:	46bd      	mov	sp, r7
34184230:	f85d 7b04 	ldr.w	r7, [sp], #4
34184234:	4770      	bx	lr
34184236:	bf00      	nop
34184238:	56028000 	.word	0x56028000

3418423c <LL_RCC_IC4_GetSource>:
{
3418423c:	b480      	push	{r7}
3418423e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34184240:	4b04      	ldr	r3, [pc, #16]	@ (34184254 <LL_RCC_IC4_GetSource+0x18>)
34184242:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184246:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418424a:	4618      	mov	r0, r3
3418424c:	46bd      	mov	sp, r7
3418424e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184252:	4770      	bx	lr
34184254:	56028000 	.word	0x56028000

34184258 <LL_RCC_IC4_GetDivider>:
{
34184258:	b480      	push	{r7}
3418425a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
3418425c:	4b05      	ldr	r3, [pc, #20]	@ (34184274 <LL_RCC_IC4_GetDivider+0x1c>)
3418425e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184262:	0c1b      	lsrs	r3, r3, #16
34184264:	b2db      	uxtb	r3, r3
34184266:	3301      	adds	r3, #1
}
34184268:	4618      	mov	r0, r3
3418426a:	46bd      	mov	sp, r7
3418426c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184270:	4770      	bx	lr
34184272:	bf00      	nop
34184274:	56028000 	.word	0x56028000

34184278 <LL_RCC_IC5_Enable>:
{
34184278:	b480      	push	{r7}
3418427a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
3418427c:	4b04      	ldr	r3, [pc, #16]	@ (34184290 <LL_RCC_IC5_Enable+0x18>)
3418427e:	2210      	movs	r2, #16
34184280:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184284:	bf00      	nop
34184286:	46bd      	mov	sp, r7
34184288:	f85d 7b04 	ldr.w	r7, [sp], #4
3418428c:	4770      	bx	lr
3418428e:	bf00      	nop
34184290:	56028000 	.word	0x56028000

34184294 <LL_RCC_IC5_IsEnabled>:
{
34184294:	b480      	push	{r7}
34184296:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34184298:	4b07      	ldr	r3, [pc, #28]	@ (341842b8 <LL_RCC_IC5_IsEnabled+0x24>)
3418429a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418429e:	f003 0310 	and.w	r3, r3, #16
341842a2:	2b10      	cmp	r3, #16
341842a4:	d101      	bne.n	341842aa <LL_RCC_IC5_IsEnabled+0x16>
341842a6:	2301      	movs	r3, #1
341842a8:	e000      	b.n	341842ac <LL_RCC_IC5_IsEnabled+0x18>
341842aa:	2300      	movs	r3, #0
}
341842ac:	4618      	mov	r0, r3
341842ae:	46bd      	mov	sp, r7
341842b0:	f85d 7b04 	ldr.w	r7, [sp], #4
341842b4:	4770      	bx	lr
341842b6:	bf00      	nop
341842b8:	56028000 	.word	0x56028000

341842bc <LL_RCC_IC5_GetSource>:
{
341842bc:	b480      	push	{r7}
341842be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
341842c0:	4b04      	ldr	r3, [pc, #16]	@ (341842d4 <LL_RCC_IC5_GetSource+0x18>)
341842c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341842c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341842ca:	4618      	mov	r0, r3
341842cc:	46bd      	mov	sp, r7
341842ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341842d2:	4770      	bx	lr
341842d4:	56028000 	.word	0x56028000

341842d8 <LL_RCC_IC5_GetDivider>:
{
341842d8:	b480      	push	{r7}
341842da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
341842dc:	4b05      	ldr	r3, [pc, #20]	@ (341842f4 <LL_RCC_IC5_GetDivider+0x1c>)
341842de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341842e2:	0c1b      	lsrs	r3, r3, #16
341842e4:	b2db      	uxtb	r3, r3
341842e6:	3301      	adds	r3, #1
}
341842e8:	4618      	mov	r0, r3
341842ea:	46bd      	mov	sp, r7
341842ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341842f0:	4770      	bx	lr
341842f2:	bf00      	nop
341842f4:	56028000 	.word	0x56028000

341842f8 <LL_RCC_IC7_Enable>:
{
341842f8:	b480      	push	{r7}
341842fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
341842fc:	4b04      	ldr	r3, [pc, #16]	@ (34184310 <LL_RCC_IC7_Enable+0x18>)
341842fe:	2240      	movs	r2, #64	@ 0x40
34184300:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184304:	bf00      	nop
34184306:	46bd      	mov	sp, r7
34184308:	f85d 7b04 	ldr.w	r7, [sp], #4
3418430c:	4770      	bx	lr
3418430e:	bf00      	nop
34184310:	56028000 	.word	0x56028000

34184314 <LL_RCC_IC7_IsEnabled>:
{
34184314:	b480      	push	{r7}
34184316:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
34184318:	4b07      	ldr	r3, [pc, #28]	@ (34184338 <LL_RCC_IC7_IsEnabled+0x24>)
3418431a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418431e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34184322:	2b40      	cmp	r3, #64	@ 0x40
34184324:	d101      	bne.n	3418432a <LL_RCC_IC7_IsEnabled+0x16>
34184326:	2301      	movs	r3, #1
34184328:	e000      	b.n	3418432c <LL_RCC_IC7_IsEnabled+0x18>
3418432a:	2300      	movs	r3, #0
}
3418432c:	4618      	mov	r0, r3
3418432e:	46bd      	mov	sp, r7
34184330:	f85d 7b04 	ldr.w	r7, [sp], #4
34184334:	4770      	bx	lr
34184336:	bf00      	nop
34184338:	56028000 	.word	0x56028000

3418433c <LL_RCC_IC7_GetSource>:
{
3418433c:	b480      	push	{r7}
3418433e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
34184340:	4b04      	ldr	r3, [pc, #16]	@ (34184354 <LL_RCC_IC7_GetSource+0x18>)
34184342:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34184346:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418434a:	4618      	mov	r0, r3
3418434c:	46bd      	mov	sp, r7
3418434e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184352:	4770      	bx	lr
34184354:	56028000 	.word	0x56028000

34184358 <LL_RCC_IC7_GetDivider>:
{
34184358:	b480      	push	{r7}
3418435a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
3418435c:	4b05      	ldr	r3, [pc, #20]	@ (34184374 <LL_RCC_IC7_GetDivider+0x1c>)
3418435e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34184362:	0c1b      	lsrs	r3, r3, #16
34184364:	b2db      	uxtb	r3, r3
34184366:	3301      	adds	r3, #1
}
34184368:	4618      	mov	r0, r3
3418436a:	46bd      	mov	sp, r7
3418436c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184370:	4770      	bx	lr
34184372:	bf00      	nop
34184374:	56028000 	.word	0x56028000

34184378 <LL_RCC_IC8_Enable>:
{
34184378:	b480      	push	{r7}
3418437a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3418437c:	4b04      	ldr	r3, [pc, #16]	@ (34184390 <LL_RCC_IC8_Enable+0x18>)
3418437e:	2280      	movs	r2, #128	@ 0x80
34184380:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184384:	bf00      	nop
34184386:	46bd      	mov	sp, r7
34184388:	f85d 7b04 	ldr.w	r7, [sp], #4
3418438c:	4770      	bx	lr
3418438e:	bf00      	nop
34184390:	56028000 	.word	0x56028000

34184394 <LL_RCC_IC8_IsEnabled>:
{
34184394:	b480      	push	{r7}
34184396:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
34184398:	4b07      	ldr	r3, [pc, #28]	@ (341843b8 <LL_RCC_IC8_IsEnabled+0x24>)
3418439a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418439e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
341843a2:	2b80      	cmp	r3, #128	@ 0x80
341843a4:	d101      	bne.n	341843aa <LL_RCC_IC8_IsEnabled+0x16>
341843a6:	2301      	movs	r3, #1
341843a8:	e000      	b.n	341843ac <LL_RCC_IC8_IsEnabled+0x18>
341843aa:	2300      	movs	r3, #0
}
341843ac:	4618      	mov	r0, r3
341843ae:	46bd      	mov	sp, r7
341843b0:	f85d 7b04 	ldr.w	r7, [sp], #4
341843b4:	4770      	bx	lr
341843b6:	bf00      	nop
341843b8:	56028000 	.word	0x56028000

341843bc <LL_RCC_IC8_GetSource>:
{
341843bc:	b480      	push	{r7}
341843be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
341843c0:	4b04      	ldr	r3, [pc, #16]	@ (341843d4 <LL_RCC_IC8_GetSource+0x18>)
341843c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341843c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341843ca:	4618      	mov	r0, r3
341843cc:	46bd      	mov	sp, r7
341843ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341843d2:	4770      	bx	lr
341843d4:	56028000 	.word	0x56028000

341843d8 <LL_RCC_IC8_GetDivider>:
{
341843d8:	b480      	push	{r7}
341843da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
341843dc:	4b05      	ldr	r3, [pc, #20]	@ (341843f4 <LL_RCC_IC8_GetDivider+0x1c>)
341843de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341843e2:	0c1b      	lsrs	r3, r3, #16
341843e4:	b2db      	uxtb	r3, r3
341843e6:	3301      	adds	r3, #1
}
341843e8:	4618      	mov	r0, r3
341843ea:	46bd      	mov	sp, r7
341843ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341843f0:	4770      	bx	lr
341843f2:	bf00      	nop
341843f4:	56028000 	.word	0x56028000

341843f8 <LL_RCC_IC9_Enable>:
{
341843f8:	b480      	push	{r7}
341843fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
341843fc:	4b04      	ldr	r3, [pc, #16]	@ (34184410 <LL_RCC_IC9_Enable+0x18>)
341843fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
34184402:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184406:	bf00      	nop
34184408:	46bd      	mov	sp, r7
3418440a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418440e:	4770      	bx	lr
34184410:	56028000 	.word	0x56028000

34184414 <LL_RCC_IC9_IsEnabled>:
{
34184414:	b480      	push	{r7}
34184416:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
34184418:	4b07      	ldr	r3, [pc, #28]	@ (34184438 <LL_RCC_IC9_IsEnabled+0x24>)
3418441a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418441e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
34184422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34184426:	d101      	bne.n	3418442c <LL_RCC_IC9_IsEnabled+0x18>
34184428:	2301      	movs	r3, #1
3418442a:	e000      	b.n	3418442e <LL_RCC_IC9_IsEnabled+0x1a>
3418442c:	2300      	movs	r3, #0
}
3418442e:	4618      	mov	r0, r3
34184430:	46bd      	mov	sp, r7
34184432:	f85d 7b04 	ldr.w	r7, [sp], #4
34184436:	4770      	bx	lr
34184438:	56028000 	.word	0x56028000

3418443c <LL_RCC_IC9_GetSource>:
{
3418443c:	b480      	push	{r7}
3418443e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
34184440:	4b04      	ldr	r3, [pc, #16]	@ (34184454 <LL_RCC_IC9_GetSource+0x18>)
34184442:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34184446:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418444a:	4618      	mov	r0, r3
3418444c:	46bd      	mov	sp, r7
3418444e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184452:	4770      	bx	lr
34184454:	56028000 	.word	0x56028000

34184458 <LL_RCC_IC9_GetDivider>:
{
34184458:	b480      	push	{r7}
3418445a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
3418445c:	4b05      	ldr	r3, [pc, #20]	@ (34184474 <LL_RCC_IC9_GetDivider+0x1c>)
3418445e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34184462:	0c1b      	lsrs	r3, r3, #16
34184464:	b2db      	uxtb	r3, r3
34184466:	3301      	adds	r3, #1
}
34184468:	4618      	mov	r0, r3
3418446a:	46bd      	mov	sp, r7
3418446c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184470:	4770      	bx	lr
34184472:	bf00      	nop
34184474:	56028000 	.word	0x56028000

34184478 <LL_RCC_IC10_Enable>:
{
34184478:	b480      	push	{r7}
3418447a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
3418447c:	4b04      	ldr	r3, [pc, #16]	@ (34184490 <LL_RCC_IC10_Enable+0x18>)
3418447e:	f44f 7200 	mov.w	r2, #512	@ 0x200
34184482:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184486:	bf00      	nop
34184488:	46bd      	mov	sp, r7
3418448a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418448e:	4770      	bx	lr
34184490:	56028000 	.word	0x56028000

34184494 <LL_RCC_IC10_IsEnabled>:
{
34184494:	b480      	push	{r7}
34184496:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
34184498:	4b07      	ldr	r3, [pc, #28]	@ (341844b8 <LL_RCC_IC10_IsEnabled+0x24>)
3418449a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418449e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
341844a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341844a6:	d101      	bne.n	341844ac <LL_RCC_IC10_IsEnabled+0x18>
341844a8:	2301      	movs	r3, #1
341844aa:	e000      	b.n	341844ae <LL_RCC_IC10_IsEnabled+0x1a>
341844ac:	2300      	movs	r3, #0
}
341844ae:	4618      	mov	r0, r3
341844b0:	46bd      	mov	sp, r7
341844b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341844b6:	4770      	bx	lr
341844b8:	56028000 	.word	0x56028000

341844bc <LL_RCC_IC10_GetSource>:
{
341844bc:	b480      	push	{r7}
341844be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
341844c0:	4b04      	ldr	r3, [pc, #16]	@ (341844d4 <LL_RCC_IC10_GetSource+0x18>)
341844c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341844c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341844ca:	4618      	mov	r0, r3
341844cc:	46bd      	mov	sp, r7
341844ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341844d2:	4770      	bx	lr
341844d4:	56028000 	.word	0x56028000

341844d8 <LL_RCC_IC10_GetDivider>:
{
341844d8:	b480      	push	{r7}
341844da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
341844dc:	4b05      	ldr	r3, [pc, #20]	@ (341844f4 <LL_RCC_IC10_GetDivider+0x1c>)
341844de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341844e2:	0c1b      	lsrs	r3, r3, #16
341844e4:	b2db      	uxtb	r3, r3
341844e6:	3301      	adds	r3, #1
}
341844e8:	4618      	mov	r0, r3
341844ea:	46bd      	mov	sp, r7
341844ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341844f0:	4770      	bx	lr
341844f2:	bf00      	nop
341844f4:	56028000 	.word	0x56028000

341844f8 <LL_RCC_IC12_Enable>:
  * @brief  Enable IC12
  * @rmtoll DIVENSR       IC12ENS        LL_RCC_IC12_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC12_Enable(void)
{
341844f8:	b480      	push	{r7}
341844fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
341844fc:	4b04      	ldr	r3, [pc, #16]	@ (34184510 <LL_RCC_IC12_Enable+0x18>)
341844fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34184502:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184506:	bf00      	nop
34184508:	46bd      	mov	sp, r7
3418450a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418450e:	4770      	bx	lr
34184510:	56028000 	.word	0x56028000

34184514 <LL_RCC_IC12_IsEnabled>:
  * @brief  Check if IC12 is enabled
  * @rmtoll DIVENR       IC12EN         LL_RCC_IC12_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_IsEnabled(void)
{
34184514:	b480      	push	{r7}
34184516:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
34184518:	4b07      	ldr	r3, [pc, #28]	@ (34184538 <LL_RCC_IC12_IsEnabled+0x24>)
3418451a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418451e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34184522:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
34184526:	d101      	bne.n	3418452c <LL_RCC_IC12_IsEnabled+0x18>
34184528:	2301      	movs	r3, #1
3418452a:	e000      	b.n	3418452e <LL_RCC_IC12_IsEnabled+0x1a>
3418452c:	2300      	movs	r3, #0
}
3418452e:	4618      	mov	r0, r3
34184530:	46bd      	mov	sp, r7
34184532:	f85d 7b04 	ldr.w	r7, [sp], #4
34184536:	4770      	bx	lr
34184538:	56028000 	.word	0x56028000

3418453c <LL_RCC_IC12_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetSource(void)
{
3418453c:	b480      	push	{r7}
3418453e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
34184540:	4b04      	ldr	r3, [pc, #16]	@ (34184554 <LL_RCC_IC12_GetSource+0x18>)
34184542:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34184546:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418454a:	4618      	mov	r0, r3
3418454c:	46bd      	mov	sp, r7
3418454e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184552:	4770      	bx	lr
34184554:	56028000 	.word	0x56028000

34184558 <LL_RCC_IC12_GetDivider>:
  * @brief  Get IC12 divider
  * @rmtoll IC12CFGR      IC12INT        LL_RCC_IC12_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC12_GetDivider(void)
{
34184558:	b480      	push	{r7}
3418455a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
3418455c:	4b05      	ldr	r3, [pc, #20]	@ (34184574 <LL_RCC_IC12_GetDivider+0x1c>)
3418455e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34184562:	0c1b      	lsrs	r3, r3, #16
34184564:	b2db      	uxtb	r3, r3
34184566:	3301      	adds	r3, #1
}
34184568:	4618      	mov	r0, r3
3418456a:	46bd      	mov	sp, r7
3418456c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184570:	4770      	bx	lr
34184572:	bf00      	nop
34184574:	56028000 	.word	0x56028000

34184578 <LL_RCC_IC13_Enable>:
  * @brief  Enable IC13
  * @rmtoll DIVENSR       IC13ENS        LL_RCC_IC13_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC13_Enable(void)
{
34184578:	b480      	push	{r7}
3418457a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
3418457c:	4b04      	ldr	r3, [pc, #16]	@ (34184590 <LL_RCC_IC13_Enable+0x18>)
3418457e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34184582:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184586:	bf00      	nop
34184588:	46bd      	mov	sp, r7
3418458a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418458e:	4770      	bx	lr
34184590:	56028000 	.word	0x56028000

34184594 <LL_RCC_IC13_IsEnabled>:
  * @brief  Check if IC13 is enabled
  * @rmtoll DIVENR       IC13EN         LL_RCC_IC13_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_IsEnabled(void)
{
34184594:	b480      	push	{r7}
34184596:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
34184598:	4b07      	ldr	r3, [pc, #28]	@ (341845b8 <LL_RCC_IC13_IsEnabled+0x24>)
3418459a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418459e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
341845a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
341845a6:	d101      	bne.n	341845ac <LL_RCC_IC13_IsEnabled+0x18>
341845a8:	2301      	movs	r3, #1
341845aa:	e000      	b.n	341845ae <LL_RCC_IC13_IsEnabled+0x1a>
341845ac:	2300      	movs	r3, #0
}
341845ae:	4618      	mov	r0, r3
341845b0:	46bd      	mov	sp, r7
341845b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341845b6:	4770      	bx	lr
341845b8:	56028000 	.word	0x56028000

341845bc <LL_RCC_IC13_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetSource(void)
{
341845bc:	b480      	push	{r7}
341845be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
341845c0:	4b04      	ldr	r3, [pc, #16]	@ (341845d4 <LL_RCC_IC13_GetSource+0x18>)
341845c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
341845c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341845ca:	4618      	mov	r0, r3
341845cc:	46bd      	mov	sp, r7
341845ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341845d2:	4770      	bx	lr
341845d4:	56028000 	.word	0x56028000

341845d8 <LL_RCC_IC13_GetDivider>:
  * @brief  Get IC13 divider
  * @rmtoll IC13CFGR      IC13INT        LL_RCC_IC13_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC13_GetDivider(void)
{
341845d8:	b480      	push	{r7}
341845da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
341845dc:	4b05      	ldr	r3, [pc, #20]	@ (341845f4 <LL_RCC_IC13_GetDivider+0x1c>)
341845de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
341845e2:	0c1b      	lsrs	r3, r3, #16
341845e4:	b2db      	uxtb	r3, r3
341845e6:	3301      	adds	r3, #1
}
341845e8:	4618      	mov	r0, r3
341845ea:	46bd      	mov	sp, r7
341845ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341845f0:	4770      	bx	lr
341845f2:	bf00      	nop
341845f4:	56028000 	.word	0x56028000

341845f8 <LL_RCC_IC14_Enable>:
  * @brief  Enable IC14
  * @rmtoll DIVENSR       IC14ENS        LL_RCC_IC14_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC14_Enable(void)
{
341845f8:	b480      	push	{r7}
341845fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
341845fc:	4b04      	ldr	r3, [pc, #16]	@ (34184610 <LL_RCC_IC14_Enable+0x18>)
341845fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34184602:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184606:	bf00      	nop
34184608:	46bd      	mov	sp, r7
3418460a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418460e:	4770      	bx	lr
34184610:	56028000 	.word	0x56028000

34184614 <LL_RCC_IC14_IsEnabled>:
  * @brief  Check if IC14 is enabled
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
34184614:	b480      	push	{r7}
34184616:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
34184618:	4b07      	ldr	r3, [pc, #28]	@ (34184638 <LL_RCC_IC14_IsEnabled+0x24>)
3418461a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418461e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34184622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34184626:	d101      	bne.n	3418462c <LL_RCC_IC14_IsEnabled+0x18>
34184628:	2301      	movs	r3, #1
3418462a:	e000      	b.n	3418462e <LL_RCC_IC14_IsEnabled+0x1a>
3418462c:	2300      	movs	r3, #0
}
3418462e:	4618      	mov	r0, r3
34184630:	46bd      	mov	sp, r7
34184632:	f85d 7b04 	ldr.w	r7, [sp], #4
34184636:	4770      	bx	lr
34184638:	56028000 	.word	0x56028000

3418463c <LL_RCC_IC14_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetSource(void)
{
3418463c:	b480      	push	{r7}
3418463e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
34184640:	4b04      	ldr	r3, [pc, #16]	@ (34184654 <LL_RCC_IC14_GetSource+0x18>)
34184642:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34184646:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418464a:	4618      	mov	r0, r3
3418464c:	46bd      	mov	sp, r7
3418464e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184652:	4770      	bx	lr
34184654:	56028000 	.word	0x56028000

34184658 <LL_RCC_IC14_GetDivider>:
  * @brief  Get IC14 divider
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
34184658:	b480      	push	{r7}
3418465a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
3418465c:	4b05      	ldr	r3, [pc, #20]	@ (34184674 <LL_RCC_IC14_GetDivider+0x1c>)
3418465e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34184662:	0c1b      	lsrs	r3, r3, #16
34184664:	b2db      	uxtb	r3, r3
34184666:	3301      	adds	r3, #1
}
34184668:	4618      	mov	r0, r3
3418466a:	46bd      	mov	sp, r7
3418466c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184670:	4770      	bx	lr
34184672:	bf00      	nop
34184674:	56028000 	.word	0x56028000

34184678 <LL_RCC_IC15_Enable>:
  * @brief  Enable IC15
  * @rmtoll DIVENSR       IC15ENS        LL_RCC_IC15_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC15_Enable(void)
{
34184678:	b480      	push	{r7}
3418467a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
3418467c:	4b04      	ldr	r3, [pc, #16]	@ (34184690 <LL_RCC_IC15_Enable+0x18>)
3418467e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34184682:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184686:	bf00      	nop
34184688:	46bd      	mov	sp, r7
3418468a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418468e:	4770      	bx	lr
34184690:	56028000 	.word	0x56028000

34184694 <LL_RCC_IC15_IsEnabled>:
  * @brief  Check if IC15 is enabled
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
34184694:	b480      	push	{r7}
34184696:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
34184698:	4b07      	ldr	r3, [pc, #28]	@ (341846b8 <LL_RCC_IC15_IsEnabled+0x24>)
3418469a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418469e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
341846a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
341846a6:	d101      	bne.n	341846ac <LL_RCC_IC15_IsEnabled+0x18>
341846a8:	2301      	movs	r3, #1
341846aa:	e000      	b.n	341846ae <LL_RCC_IC15_IsEnabled+0x1a>
341846ac:	2300      	movs	r3, #0
}
341846ae:	4618      	mov	r0, r3
341846b0:	46bd      	mov	sp, r7
341846b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341846b6:	4770      	bx	lr
341846b8:	56028000 	.word	0x56028000

341846bc <LL_RCC_IC15_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetSource(void)
{
341846bc:	b480      	push	{r7}
341846be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
341846c0:	4b04      	ldr	r3, [pc, #16]	@ (341846d4 <LL_RCC_IC15_GetSource+0x18>)
341846c2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341846c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341846ca:	4618      	mov	r0, r3
341846cc:	46bd      	mov	sp, r7
341846ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341846d2:	4770      	bx	lr
341846d4:	56028000 	.word	0x56028000

341846d8 <LL_RCC_IC15_GetDivider>:
  * @brief  Get IC15 divider
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
341846d8:	b480      	push	{r7}
341846da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
341846dc:	4b05      	ldr	r3, [pc, #20]	@ (341846f4 <LL_RCC_IC15_GetDivider+0x1c>)
341846de:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341846e2:	0c1b      	lsrs	r3, r3, #16
341846e4:	b2db      	uxtb	r3, r3
341846e6:	3301      	adds	r3, #1
}
341846e8:	4618      	mov	r0, r3
341846ea:	46bd      	mov	sp, r7
341846ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341846f0:	4770      	bx	lr
341846f2:	bf00      	nop
341846f4:	56028000 	.word	0x56028000

341846f8 <LL_RCC_IC16_Enable>:
  * @brief  Enable IC16
  * @rmtoll DIVENSR       IC16ENS        LL_RCC_IC16_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC16_Enable(void)
{
341846f8:	b480      	push	{r7}
341846fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
341846fc:	4b04      	ldr	r3, [pc, #16]	@ (34184710 <LL_RCC_IC16_Enable+0x18>)
341846fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34184702:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184706:	bf00      	nop
34184708:	46bd      	mov	sp, r7
3418470a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418470e:	4770      	bx	lr
34184710:	56028000 	.word	0x56028000

34184714 <LL_RCC_IC16_IsEnabled>:
  * @brief  Check if IC16 is enabled
  * @rmtoll DIVENR       IC16EN         LL_RCC_IC16_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_IsEnabled(void)
{
34184714:	b480      	push	{r7}
34184716:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
34184718:	4b07      	ldr	r3, [pc, #28]	@ (34184738 <LL_RCC_IC16_IsEnabled+0x24>)
3418471a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418471e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34184722:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
34184726:	d101      	bne.n	3418472c <LL_RCC_IC16_IsEnabled+0x18>
34184728:	2301      	movs	r3, #1
3418472a:	e000      	b.n	3418472e <LL_RCC_IC16_IsEnabled+0x1a>
3418472c:	2300      	movs	r3, #0
}
3418472e:	4618      	mov	r0, r3
34184730:	46bd      	mov	sp, r7
34184732:	f85d 7b04 	ldr.w	r7, [sp], #4
34184736:	4770      	bx	lr
34184738:	56028000 	.word	0x56028000

3418473c <LL_RCC_IC16_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetSource(void)
{
3418473c:	b480      	push	{r7}
3418473e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
34184740:	4b04      	ldr	r3, [pc, #16]	@ (34184754 <LL_RCC_IC16_GetSource+0x18>)
34184742:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34184746:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418474a:	4618      	mov	r0, r3
3418474c:	46bd      	mov	sp, r7
3418474e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184752:	4770      	bx	lr
34184754:	56028000 	.word	0x56028000

34184758 <LL_RCC_IC16_GetDivider>:
  * @brief  Get IC16 divider
  * @rmtoll IC16CFGR      IC16INT        LL_RCC_IC16_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC16_GetDivider(void)
{
34184758:	b480      	push	{r7}
3418475a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
3418475c:	4b05      	ldr	r3, [pc, #20]	@ (34184774 <LL_RCC_IC16_GetDivider+0x1c>)
3418475e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34184762:	0c1b      	lsrs	r3, r3, #16
34184764:	b2db      	uxtb	r3, r3
34184766:	3301      	adds	r3, #1
}
34184768:	4618      	mov	r0, r3
3418476a:	46bd      	mov	sp, r7
3418476c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184770:	4770      	bx	lr
34184772:	bf00      	nop
34184774:	56028000 	.word	0x56028000

34184778 <LL_RCC_IC17_Enable>:
  * @brief  Enable IC17
  * @rmtoll DIVENSR       IC17ENS        LL_RCC_IC17_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC17_Enable(void)
{
34184778:	b480      	push	{r7}
3418477a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
3418477c:	4b04      	ldr	r3, [pc, #16]	@ (34184790 <LL_RCC_IC17_Enable+0x18>)
3418477e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34184782:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184786:	bf00      	nop
34184788:	46bd      	mov	sp, r7
3418478a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418478e:	4770      	bx	lr
34184790:	56028000 	.word	0x56028000

34184794 <LL_RCC_IC17_IsEnabled>:
  * @brief  Check if IC17 is enabled
  * @rmtoll DIVENR       IC17EN         LL_RCC_IC17_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_IsEnabled(void)
{
34184794:	b480      	push	{r7}
34184796:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
34184798:	4b07      	ldr	r3, [pc, #28]	@ (341847b8 <LL_RCC_IC17_IsEnabled+0x24>)
3418479a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418479e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
341847a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
341847a6:	d101      	bne.n	341847ac <LL_RCC_IC17_IsEnabled+0x18>
341847a8:	2301      	movs	r3, #1
341847aa:	e000      	b.n	341847ae <LL_RCC_IC17_IsEnabled+0x1a>
341847ac:	2300      	movs	r3, #0
}
341847ae:	4618      	mov	r0, r3
341847b0:	46bd      	mov	sp, r7
341847b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341847b6:	4770      	bx	lr
341847b8:	56028000 	.word	0x56028000

341847bc <LL_RCC_IC17_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetSource(void)
{
341847bc:	b480      	push	{r7}
341847be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
341847c0:	4b04      	ldr	r3, [pc, #16]	@ (341847d4 <LL_RCC_IC17_GetSource+0x18>)
341847c2:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
341847c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341847ca:	4618      	mov	r0, r3
341847cc:	46bd      	mov	sp, r7
341847ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341847d2:	4770      	bx	lr
341847d4:	56028000 	.word	0x56028000

341847d8 <LL_RCC_IC17_GetDivider>:
  * @brief  Get IC17 divider
  * @rmtoll IC17CFGR      IC17INT        LL_RCC_IC17_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC17_GetDivider(void)
{
341847d8:	b480      	push	{r7}
341847da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
341847dc:	4b05      	ldr	r3, [pc, #20]	@ (341847f4 <LL_RCC_IC17_GetDivider+0x1c>)
341847de:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
341847e2:	0c1b      	lsrs	r3, r3, #16
341847e4:	b2db      	uxtb	r3, r3
341847e6:	3301      	adds	r3, #1
}
341847e8:	4618      	mov	r0, r3
341847ea:	46bd      	mov	sp, r7
341847ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341847f0:	4770      	bx	lr
341847f2:	bf00      	nop
341847f4:	56028000 	.word	0x56028000

341847f8 <LL_RCC_IC18_Enable>:
  * @brief  Enable IC18
  * @rmtoll DIVENSR       IC18ENS        LL_RCC_IC18_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC18_Enable(void)
{
341847f8:	b480      	push	{r7}
341847fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
341847fc:	4b04      	ldr	r3, [pc, #16]	@ (34184810 <LL_RCC_IC18_Enable+0x18>)
341847fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
34184802:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184806:	bf00      	nop
34184808:	46bd      	mov	sp, r7
3418480a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418480e:	4770      	bx	lr
34184810:	56028000 	.word	0x56028000

34184814 <LL_RCC_IC18_IsEnabled>:
  * @brief  Check if IC18 is enabled
  * @rmtoll DIVENR       IC18EN         LL_RCC_IC18_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_IsEnabled(void)
{
34184814:	b480      	push	{r7}
34184816:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
34184818:	4b07      	ldr	r3, [pc, #28]	@ (34184838 <LL_RCC_IC18_IsEnabled+0x24>)
3418481a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418481e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34184822:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34184826:	d101      	bne.n	3418482c <LL_RCC_IC18_IsEnabled+0x18>
34184828:	2301      	movs	r3, #1
3418482a:	e000      	b.n	3418482e <LL_RCC_IC18_IsEnabled+0x1a>
3418482c:	2300      	movs	r3, #0
}
3418482e:	4618      	mov	r0, r3
34184830:	46bd      	mov	sp, r7
34184832:	f85d 7b04 	ldr.w	r7, [sp], #4
34184836:	4770      	bx	lr
34184838:	56028000 	.word	0x56028000

3418483c <LL_RCC_IC18_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetSource(void)
{
3418483c:	b480      	push	{r7}
3418483e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
34184840:	4b04      	ldr	r3, [pc, #16]	@ (34184854 <LL_RCC_IC18_GetSource+0x18>)
34184842:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34184846:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418484a:	4618      	mov	r0, r3
3418484c:	46bd      	mov	sp, r7
3418484e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184852:	4770      	bx	lr
34184854:	56028000 	.word	0x56028000

34184858 <LL_RCC_IC18_GetDivider>:
  * @brief  Get IC18 divider
  * @rmtoll IC18CFGR      IC18INT        LL_RCC_IC18_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC18_GetDivider(void)
{
34184858:	b480      	push	{r7}
3418485a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
3418485c:	4b05      	ldr	r3, [pc, #20]	@ (34184874 <LL_RCC_IC18_GetDivider+0x1c>)
3418485e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34184862:	0c1b      	lsrs	r3, r3, #16
34184864:	b2db      	uxtb	r3, r3
34184866:	3301      	adds	r3, #1
}
34184868:	4618      	mov	r0, r3
3418486a:	46bd      	mov	sp, r7
3418486c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184870:	4770      	bx	lr
34184872:	bf00      	nop
34184874:	56028000 	.word	0x56028000

34184878 <LL_RCC_IC19_Enable>:
  * @brief  Enable IC19
  * @rmtoll DIVENSR       IC19ENS        LL_RCC_IC19_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC19_Enable(void)
{
34184878:	b480      	push	{r7}
3418487a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
3418487c:	4b04      	ldr	r3, [pc, #16]	@ (34184890 <LL_RCC_IC19_Enable+0x18>)
3418487e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34184882:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184886:	bf00      	nop
34184888:	46bd      	mov	sp, r7
3418488a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418488e:	4770      	bx	lr
34184890:	56028000 	.word	0x56028000

34184894 <LL_RCC_IC19_IsEnabled>:
  * @brief  Check if IC19 is enabled
  * @rmtoll DIVENR       IC19EN         LL_RCC_IC19_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_IsEnabled(void)
{
34184894:	b480      	push	{r7}
34184896:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
34184898:	4b07      	ldr	r3, [pc, #28]	@ (341848b8 <LL_RCC_IC19_IsEnabled+0x24>)
3418489a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418489e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
341848a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
341848a6:	d101      	bne.n	341848ac <LL_RCC_IC19_IsEnabled+0x18>
341848a8:	2301      	movs	r3, #1
341848aa:	e000      	b.n	341848ae <LL_RCC_IC19_IsEnabled+0x1a>
341848ac:	2300      	movs	r3, #0
}
341848ae:	4618      	mov	r0, r3
341848b0:	46bd      	mov	sp, r7
341848b2:	f85d 7b04 	ldr.w	r7, [sp], #4
341848b6:	4770      	bx	lr
341848b8:	56028000 	.word	0x56028000

341848bc <LL_RCC_IC19_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetSource(void)
{
341848bc:	b480      	push	{r7}
341848be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
341848c0:	4b04      	ldr	r3, [pc, #16]	@ (341848d4 <LL_RCC_IC19_GetSource+0x18>)
341848c2:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341848c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
341848ca:	4618      	mov	r0, r3
341848cc:	46bd      	mov	sp, r7
341848ce:	f85d 7b04 	ldr.w	r7, [sp], #4
341848d2:	4770      	bx	lr
341848d4:	56028000 	.word	0x56028000

341848d8 <LL_RCC_IC19_GetDivider>:
  * @brief  Get IC19 divider
  * @rmtoll IC19CFGR      IC19INT        LL_RCC_IC19_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC19_GetDivider(void)
{
341848d8:	b480      	push	{r7}
341848da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
341848dc:	4b05      	ldr	r3, [pc, #20]	@ (341848f4 <LL_RCC_IC19_GetDivider+0x1c>)
341848de:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341848e2:	0c1b      	lsrs	r3, r3, #16
341848e4:	b2db      	uxtb	r3, r3
341848e6:	3301      	adds	r3, #1
}
341848e8:	4618      	mov	r0, r3
341848ea:	46bd      	mov	sp, r7
341848ec:	f85d 7b04 	ldr.w	r7, [sp], #4
341848f0:	4770      	bx	lr
341848f2:	bf00      	nop
341848f4:	56028000 	.word	0x56028000

341848f8 <LL_RCC_IC20_Enable>:
  * @brief  Enable IC20
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
341848f8:	b480      	push	{r7}
341848fa:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
341848fc:	4b04      	ldr	r3, [pc, #16]	@ (34184910 <LL_RCC_IC20_Enable+0x18>)
341848fe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
34184902:	f8c3 2a40 	str.w	r2, [r3, #2624]	@ 0xa40
}
34184906:	bf00      	nop
34184908:	46bd      	mov	sp, r7
3418490a:	f85d 7b04 	ldr.w	r7, [sp], #4
3418490e:	4770      	bx	lr
34184910:	56028000 	.word	0x56028000

34184914 <LL_RCC_IC20_IsEnabled>:
  * @brief  Check if IC20 is enabled
  * @rmtoll DIVENR       IC20EN         LL_RCC_IC20_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_IsEnabled(void)
{
34184914:	b480      	push	{r7}
34184916:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
34184918:	4b07      	ldr	r3, [pc, #28]	@ (34184938 <LL_RCC_IC20_IsEnabled+0x24>)
3418491a:	f8d3 3240 	ldr.w	r3, [r3, #576]	@ 0x240
3418491e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34184922:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
34184926:	d101      	bne.n	3418492c <LL_RCC_IC20_IsEnabled+0x18>
34184928:	2301      	movs	r3, #1
3418492a:	e000      	b.n	3418492e <LL_RCC_IC20_IsEnabled+0x1a>
3418492c:	2300      	movs	r3, #0
}
3418492e:	4618      	mov	r0, r3
34184930:	46bd      	mov	sp, r7
34184932:	f85d 7b04 	ldr.w	r7, [sp], #4
34184936:	4770      	bx	lr
34184938:	56028000 	.word	0x56028000

3418493c <LL_RCC_IC20_GetSource>:
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL2
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetSource(void)
{
3418493c:	b480      	push	{r7}
3418493e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
34184940:	4b04      	ldr	r3, [pc, #16]	@ (34184954 <LL_RCC_IC20_GetSource+0x18>)
34184942:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34184946:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
}
3418494a:	4618      	mov	r0, r3
3418494c:	46bd      	mov	sp, r7
3418494e:	f85d 7b04 	ldr.w	r7, [sp], #4
34184952:	4770      	bx	lr
34184954:	56028000 	.word	0x56028000

34184958 <LL_RCC_IC20_GetDivider>:
  * @brief  Get IC20 divider
  * @rmtoll IC20CFGR      IC20INT        LL_RCC_IC20_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC20_GetDivider(void)
{
34184958:	b480      	push	{r7}
3418495a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
3418495c:	4b05      	ldr	r3, [pc, #20]	@ (34184974 <LL_RCC_IC20_GetDivider+0x1c>)
3418495e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34184962:	0c1b      	lsrs	r3, r3, #16
34184964:	b2db      	uxtb	r3, r3
34184966:	3301      	adds	r3, #1
}
34184968:	4618      	mov	r0, r3
3418496a:	46bd      	mov	sp, r7
3418496c:	f85d 7b04 	ldr.w	r7, [sp], #4
34184970:	4770      	bx	lr
34184972:	bf00      	nop
34184974:	56028000 	.word	0x56028000

34184978 <LL_RCC_CLKP_Enable>:
  * @brief  Enable CLKP
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
34184978:	b480      	push	{r7}
3418497a:	af00      	add	r7, sp, #0
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3418497c:	4b04      	ldr	r3, [pc, #16]	@ (34184990 <LL_RCC_CLKP_Enable+0x18>)
3418497e:	2240      	movs	r2, #64	@ 0x40
34184980:	f8c3 2a48 	str.w	r2, [r3, #2632]	@ 0xa48
}
34184984:	bf00      	nop
34184986:	46bd      	mov	sp, r7
34184988:	f85d 7b04 	ldr.w	r7, [sp], #4
3418498c:	4770      	bx	lr
3418498e:	bf00      	nop
34184990:	56028000 	.word	0x56028000

34184994 <LL_RCC_CLKP_IsEnabled>:
  * @brief  Check if CLKP is enabled
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
34184994:	b480      	push	{r7}
34184996:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
34184998:	4b07      	ldr	r3, [pc, #28]	@ (341849b8 <LL_RCC_CLKP_IsEnabled+0x24>)
3418499a:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
3418499e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
341849a2:	2b40      	cmp	r3, #64	@ 0x40
341849a4:	d101      	bne.n	341849aa <LL_RCC_CLKP_IsEnabled+0x16>
341849a6:	2301      	movs	r3, #1
341849a8:	e000      	b.n	341849ac <LL_RCC_CLKP_IsEnabled+0x18>
341849aa:	2300      	movs	r3, #0
}
341849ac:	4618      	mov	r0, r3
341849ae:	46bd      	mov	sp, r7
341849b0:	f85d 7b04 	ldr.w	r7, [sp], #4
341849b4:	4770      	bx	lr
341849b6:	bf00      	nop
341849b8:	56028000 	.word	0x56028000

341849bc <HAL_RCCEx_PeriphCLKConfig>:
  *         modification indeed impacts all peripherals using this ICx as clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
341849bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
341849c0:	b0f2      	sub	sp, #456	@ 0x1c8
341849c2:	af00      	add	r7, sp, #0
341849c4:	f8c7 01b4 	str.w	r0, [r7, #436]	@ 0x1b4
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
341849c8:	2300      	movs	r3, #0
341849ca:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
341849ce:	2300      	movs	r3, #0
341849d0:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
341849d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341849d8:	e9d3 2300 	ldrd	r2, r3, [r3]
341849dc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
341849e0:	2500      	movs	r5, #0
341849e2:	ea54 0305 	orrs.w	r3, r4, r5
341849e6:	d06c      	beq.n	34184ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = LL_RCC_GetRTCClockSource();
341849e8:	f7ff f91e 	bl	34183c28 <LL_RCC_GetRTCClockSource>
341849ec:	f8c7 01c0 	str.w	r0, [r7, #448]	@ 0x1c0

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
341849f0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
341849f4:	2b00      	cmp	r3, #0
341849f6:	d018      	beq.n	34184a2a <HAL_RCCEx_PeriphCLKConfig+0x6e>
341849f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341849fc:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184a00:	f403 7240 	and.w	r2, r3, #768	@ 0x300
34184a04:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
34184a08:	4293      	cmp	r3, r2
34184a0a:	d00e      	beq.n	34184a2a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
34184a0c:	4bc3      	ldr	r3, [pc, #780]	@ (34184d1c <HAL_RCCEx_PeriphCLKConfig+0x360>)
34184a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34184a10:	4ac2      	ldr	r2, [pc, #776]	@ (34184d1c <HAL_RCCEx_PeriphCLKConfig+0x360>)
34184a12:	f043 0301 	orr.w	r3, r3, #1
34184a16:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
34184a18:	4bc0      	ldr	r3, [pc, #768]	@ (34184d1c <HAL_RCCEx_PeriphCLKConfig+0x360>)
34184a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34184a1c:	f003 0301 	and.w	r3, r3, #1
34184a20:	2b00      	cmp	r3, #0
34184a22:	d102      	bne.n	34184a2a <HAL_RCCEx_PeriphCLKConfig+0x6e>
      {
        ret = HAL_ERROR;
34184a24:	2301      	movs	r3, #1
34184a26:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
        WRITE_REG(RCC->BDCR, tmpreg);
#endif /* #if 0  TO DO */
      }
    }

    if (ret == HAL_OK)
34184a2a:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184a2e:	2b00      	cmp	r3, #0
34184a30:	d143      	bne.n	34184aba <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
34184a32:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184a36:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184a3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34184a3e:	d117      	bne.n	34184a70 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
34184a40:	f7fc fc2c 	bl	3418129c <HAL_GetTick>
34184a44:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() == 0U)
34184a48:	e00d      	b.n	34184a66 <HAL_RCCEx_PeriphCLKConfig+0xaa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34184a4a:	f7fc fc27 	bl	3418129c <HAL_GetTick>
34184a4e:	4602      	mov	r2, r0
34184a50:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
34184a54:	1ad2      	subs	r2, r2, r3
34184a56:	f241 3388 	movw	r3, #5000	@ 0x1388
34184a5a:	429a      	cmp	r2, r3
34184a5c:	d903      	bls.n	34184a66 <HAL_RCCEx_PeriphCLKConfig+0xaa>
          {
            ret = HAL_TIMEOUT;
34184a5e:	2303      	movs	r3, #3
34184a60:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
            break;
34184a64:	e004      	b.n	34184a70 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        while (LL_RCC_LSE_IsReady() == 0U)
34184a66:	f7fe fcf1 	bl	3418344c <LL_RCC_LSE_IsReady>
34184a6a:	4603      	mov	r3, r0
34184a6c:	2b00      	cmp	r3, #0
34184a6e:	d0ec      	beq.n	34184a4a <HAL_RCCEx_PeriphCLKConfig+0x8e>
          }
        }
      }

      if (ret == HAL_OK)
34184a70:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184a74:	2b00      	cmp	r3, #0
34184a76:	d11b      	bne.n	34184ab0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
34184a78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184a7c:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184a80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34184a84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34184a88:	d108      	bne.n	34184a9c <HAL_RCCEx_PeriphCLKConfig+0xe0>
34184a8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184a8e:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184a92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
34184a96:	4618      	mov	r0, r3
34184a98:	f7ff f8d4 	bl	34183c44 <LL_RCC_SetRTC_HSEPrescaler>
34184a9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184aa0:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
34184aa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
34184aa8:	4618      	mov	r0, r3
34184aaa:	f7ff f8a7 	bl	34183bfc <LL_RCC_SetRTCClockSource>
34184aae:	e008      	b.n	34184ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
      else
      {
        /* set overall return value */
        status = ret;
34184ab0:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184ab4:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
34184ab8:	e003      	b.n	34184ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
34184aba:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
34184abe:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
34184ac2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
34184aca:	f002 0804 	and.w	r8, r2, #4
34184ace:	f04f 0900 	mov.w	r9, #0
34184ad2:	ea58 0309 	orrs.w	r3, r8, r9
34184ad6:	f000 809b 	beq.w	34184c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
34184ada:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ade:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184ae2:	2b04      	cmp	r3, #4
34184ae4:	d116      	bne.n	34184b14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34184ae6:	4b8e      	ldr	r3, [pc, #568]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184ae8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34184aec:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184af0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184af4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184af8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34184afa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34184b00:	3b01      	subs	r3, #1
34184b02:	041b      	lsls	r3, r3, #16
34184b04:	4313      	orrs	r3, r2
34184b06:	4a86      	ldr	r2, [pc, #536]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184b08:	430b      	orrs	r3, r1
34184b0a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34184b0e:	f7ff fbb3 	bl	34184278 <LL_RCC_IC5_Enable>
34184b12:	e076      	b.n	34184c02 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC10)
34184b14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184b18:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184b1c:	2b05      	cmp	r3, #5
34184b1e:	d116      	bne.n	34184b4e <HAL_RCCEx_PeriphCLKConfig+0x192>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34184b20:	4b7f      	ldr	r3, [pc, #508]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184b22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34184b26:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184b2a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184b2e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184b32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34184b34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34184b3a:	3b01      	subs	r3, #1
34184b3c:	041b      	lsls	r3, r3, #16
34184b3e:	4313      	orrs	r3, r2
34184b40:	4a77      	ldr	r2, [pc, #476]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184b42:	430b      	orrs	r3, r1
34184b44:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34184b48:	f7ff fc96 	bl	34184478 <LL_RCC_IC10_Enable>
34184b4c:	e059      	b.n	34184c02 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC15)
34184b4e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184b52:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184b56:	2b06      	cmp	r3, #6
34184b58:	d116      	bne.n	34184b88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34184b5a:	4b71      	ldr	r3, [pc, #452]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184b5c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34184b60:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184b64:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184b68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184b6c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34184b6e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184b72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34184b74:	3b01      	subs	r3, #1
34184b76:	041b      	lsls	r3, r3, #16
34184b78:	4313      	orrs	r3, r2
34184b7a:	4a69      	ldr	r2, [pc, #420]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184b7c:	430b      	orrs	r3, r1
34184b7e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34184b82:	f7ff fd79 	bl	34184678 <LL_RCC_IC15_Enable>
34184b86:	e03c      	b.n	34184c02 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC19)
34184b88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184b8c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184b90:	2b03      	cmp	r3, #3
34184b92:	d118      	bne.n	34184bc6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34184b94:	4b62      	ldr	r3, [pc, #392]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184b96:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34184b9a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184b9e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184ba2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ba6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
34184baa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184bae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
34184bb2:	3b01      	subs	r3, #1
34184bb4:	041b      	lsls	r3, r3, #16
34184bb6:	4313      	orrs	r3, r2
34184bb8:	4a59      	ldr	r2, [pc, #356]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184bba:	430b      	orrs	r3, r1
34184bbc:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
34184bc0:	f7ff fe5a 	bl	34184878 <LL_RCC_IC19_Enable>
34184bc4:	e01d      	b.n	34184c02 <HAL_RCCEx_PeriphCLKConfig+0x246>
    }
    else if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC20)
34184bc6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184bca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184bce:	2b07      	cmp	r3, #7
34184bd0:	d117      	bne.n	34184c02 <HAL_RCCEx_PeriphCLKConfig+0x246>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34184bd2:	4b53      	ldr	r3, [pc, #332]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184bd4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34184bd8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184bdc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184be0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184be4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
34184be8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184bec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34184bf0:	3b01      	subs	r3, #1
34184bf2:	041b      	lsls	r3, r3, #16
34184bf4:	4313      	orrs	r3, r2
34184bf6:	4a4a      	ldr	r2, [pc, #296]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184bf8:	430b      	orrs	r3, r1
34184bfa:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
34184bfe:	f7ff fe7b 	bl	341848f8 <LL_RCC_IC20_Enable>
    {
      /* No ICx selected as source */
    }

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
34184c02:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c06:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
34184c0a:	4618      	mov	r0, r3
34184c0c:	f7fe fcd2 	bl	341835b4 <LL_RCC_SetCLKPClockSource>
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
34184c10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c14:	e9d3 2300 	ldrd	r2, r3, [r3]
34184c18:	f04f 0a00 	mov.w	sl, #0
34184c1c:	f403 0b80 	and.w	fp, r3, #4194304	@ 0x400000
34184c20:	ea5a 030b 	orrs.w	r3, sl, fp
34184c24:	d04b      	beq.n	34184cbe <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
34184c26:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c2a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34184c2e:	4b3d      	ldr	r3, [pc, #244]	@ (34184d24 <HAL_RCCEx_PeriphCLKConfig+0x368>)
34184c30:	429a      	cmp	r2, r3
34184c32:	d116      	bne.n	34184c62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34184c34:	4b3a      	ldr	r3, [pc, #232]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184c36:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34184c3a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184c3e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184c42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c46:	699a      	ldr	r2, [r3, #24]
34184c48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c4c:	69db      	ldr	r3, [r3, #28]
34184c4e:	3b01      	subs	r3, #1
34184c50:	041b      	lsls	r3, r3, #16
34184c52:	4313      	orrs	r3, r2
34184c54:	4a32      	ldr	r2, [pc, #200]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184c56:	430b      	orrs	r3, r1
34184c58:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34184c5c:	f7ff fa8c 	bl	34184178 <LL_RCC_IC3_Enable>
34184c60:	e026      	b.n	34184cb0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
34184c62:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c66:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34184c6a:	4b2f      	ldr	r3, [pc, #188]	@ (34184d28 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
34184c6c:	429a      	cmp	r2, r3
34184c6e:	d116      	bne.n	34184c9e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34184c70:	4b2b      	ldr	r3, [pc, #172]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184c72:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184c76:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184c7a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184c7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c82:	6a1a      	ldr	r2, [r3, #32]
34184c84:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184c8a:	3b01      	subs	r3, #1
34184c8c:	041b      	lsls	r3, r3, #16
34184c8e:	4313      	orrs	r3, r2
34184c90:	4a23      	ldr	r2, [pc, #140]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184c92:	430b      	orrs	r3, r1
34184c94:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34184c98:	f7ff faae 	bl	341841f8 <LL_RCC_IC4_Enable>
34184c9c:	e008      	b.n	34184cb0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    }
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
34184c9e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ca2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
34184ca6:	4b21      	ldr	r3, [pc, #132]	@ (34184d2c <HAL_RCCEx_PeriphCLKConfig+0x370>)
34184ca8:	429a      	cmp	r2, r3
34184caa:	d101      	bne.n	34184cb0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      LL_RCC_CLKP_Enable();
34184cac:	f7ff fe64 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI1 clock source */
    __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
34184cb0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184cb4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
34184cb8:	4618      	mov	r0, r3
34184cba:	f7fe fe0b 	bl	341838d4 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
34184cbe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
34184cc6:	2100      	movs	r1, #0
34184cc8:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
34184ccc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
34184cd0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
34184cd4:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
34184cd8:	4603      	mov	r3, r0
34184cda:	460a      	mov	r2, r1
34184cdc:	4313      	orrs	r3, r2
34184cde:	d057      	beq.n	34184d90 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
34184ce0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ce4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34184ce8:	4b11      	ldr	r3, [pc, #68]	@ (34184d30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
34184cea:	429a      	cmp	r2, r3
34184cec:	d122      	bne.n	34184d34 <HAL_RCCEx_PeriphCLKConfig+0x378>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34184cee:	4b0c      	ldr	r3, [pc, #48]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184cf0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34184cf4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184cf8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184cfc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d00:	699a      	ldr	r2, [r3, #24]
34184d02:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d06:	69db      	ldr	r3, [r3, #28]
34184d08:	3b01      	subs	r3, #1
34184d0a:	041b      	lsls	r3, r3, #16
34184d0c:	4313      	orrs	r3, r2
34184d0e:	4a04      	ldr	r2, [pc, #16]	@ (34184d20 <HAL_RCCEx_PeriphCLKConfig+0x364>)
34184d10:	430b      	orrs	r3, r1
34184d12:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34184d16:	f7ff fa2f 	bl	34184178 <LL_RCC_IC3_Enable>
34184d1a:	e032      	b.n	34184d82 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
34184d1c:	56024800 	.word	0x56024800
34184d20:	56028000 	.word	0x56028000
34184d24:	03020014 	.word	0x03020014
34184d28:	03030014 	.word	0x03030014
34184d2c:	03010014 	.word	0x03010014
34184d30:	03020414 	.word	0x03020414
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
34184d34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d38:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34184d3c:	4bc5      	ldr	r3, [pc, #788]	@ (34185054 <HAL_RCCEx_PeriphCLKConfig+0x698>)
34184d3e:	429a      	cmp	r2, r3
34184d40:	d116      	bne.n	34184d70 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34184d42:	4bc5      	ldr	r3, [pc, #788]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184d44:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184d48:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184d4c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184d50:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d54:	6a1a      	ldr	r2, [r3, #32]
34184d56:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184d5c:	3b01      	subs	r3, #1
34184d5e:	041b      	lsls	r3, r3, #16
34184d60:	4313      	orrs	r3, r2
34184d62:	4abd      	ldr	r2, [pc, #756]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184d64:	430b      	orrs	r3, r1
34184d66:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34184d6a:	f7ff fa45 	bl	341841f8 <LL_RCC_IC4_Enable>
34184d6e:	e008      	b.n	34184d82 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    }
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
34184d70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d74:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34184d78:	4bb8      	ldr	r3, [pc, #736]	@ (3418505c <HAL_RCCEx_PeriphCLKConfig+0x6a0>)
34184d7a:	429a      	cmp	r2, r3
34184d7c:	d101      	bne.n	34184d82 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
    {
      LL_RCC_CLKP_Enable();
34184d7e:	f7ff fdfb 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI2 clock source */
    __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
34184d82:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d86:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
34184d8a:	4618      	mov	r0, r3
34184d8c:	f7fe fda2 	bl	341838d4 <LL_RCC_SetXSPIClockSource>
  }

  /*-------------------------- XSPI3 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
34184d90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184d94:	e9d3 2300 	ldrd	r2, r3, [r3]
34184d98:	2100      	movs	r1, #0
34184d9a:	f8c7 11a0 	str.w	r1, [r7, #416]	@ 0x1a0
34184d9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
34184da2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
34184da6:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
34184daa:	4603      	mov	r3, r0
34184dac:	460a      	mov	r2, r1
34184dae:	4313      	orrs	r3, r2
34184db0:	d04b      	beq.n	34184e4a <HAL_RCCEx_PeriphCLKConfig+0x48e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));

    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
34184db2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184db6:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34184dba:	4ba9      	ldr	r3, [pc, #676]	@ (34185060 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
34184dbc:	429a      	cmp	r2, r3
34184dbe:	d116      	bne.n	34184dee <HAL_RCCEx_PeriphCLKConfig+0x432>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34184dc0:	4ba5      	ldr	r3, [pc, #660]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184dc2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34184dc6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184dca:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184dce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184dd2:	699a      	ldr	r2, [r3, #24]
34184dd4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184dd8:	69db      	ldr	r3, [r3, #28]
34184dda:	3b01      	subs	r3, #1
34184ddc:	041b      	lsls	r3, r3, #16
34184dde:	4313      	orrs	r3, r2
34184de0:	4a9d      	ldr	r2, [pc, #628]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184de2:	430b      	orrs	r3, r1
34184de4:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34184de8:	f7ff f9c6 	bl	34184178 <LL_RCC_IC3_Enable>
34184dec:	e026      	b.n	34184e3c <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
34184dee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184df2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34184df6:	4b9b      	ldr	r3, [pc, #620]	@ (34185064 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
34184df8:	429a      	cmp	r2, r3
34184dfa:	d116      	bne.n	34184e2a <HAL_RCCEx_PeriphCLKConfig+0x46e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34184dfc:	4b96      	ldr	r3, [pc, #600]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184dfe:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184e02:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184e06:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184e0a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e0e:	6a1a      	ldr	r2, [r3, #32]
34184e10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184e16:	3b01      	subs	r3, #1
34184e18:	041b      	lsls	r3, r3, #16
34184e1a:	4313      	orrs	r3, r2
34184e1c:	4a8e      	ldr	r2, [pc, #568]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184e1e:	430b      	orrs	r3, r1
34184e20:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34184e24:	f7ff f9e8 	bl	341841f8 <LL_RCC_IC4_Enable>
34184e28:	e008      	b.n	34184e3c <HAL_RCCEx_PeriphCLKConfig+0x480>
    }
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
34184e2a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e2e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
34184e32:	4b8d      	ldr	r3, [pc, #564]	@ (34185068 <HAL_RCCEx_PeriphCLKConfig+0x6ac>)
34184e34:	429a      	cmp	r2, r3
34184e36:	d101      	bne.n	34184e3c <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      LL_RCC_CLKP_Enable();
34184e38:	f7ff fd9e 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the XSPI3 clock source */
    __HAL_RCC_XSPI3_CONFIG(PeriphClkInit->Xspi3ClockSelection);
34184e3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
34184e44:	4618      	mov	r0, r3
34184e46:	f7fe fd45 	bl	341838d4 <LL_RCC_SetXSPIClockSource>
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
34184e4a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
34184e52:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
34184e56:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
34184e5a:	2300      	movs	r3, #0
34184e5c:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
34184e60:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	@ 0x198
34184e64:	4603      	mov	r3, r0
34184e66:	460a      	mov	r2, r1
34184e68:	4313      	orrs	r3, r2
34184e6a:	d048      	beq.n	34184efe <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
34184e6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e70:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34184e74:	2b20      	cmp	r3, #32
34184e76:	d116      	bne.n	34184ea6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));

      /* Set IC3 configuration */
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34184e78:	4b77      	ldr	r3, [pc, #476]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184e7a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34184e7e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184e82:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184e86:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e8a:	699a      	ldr	r2, [r3, #24]
34184e8c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184e90:	69db      	ldr	r3, [r3, #28]
34184e92:	3b01      	subs	r3, #1
34184e94:	041b      	lsls	r3, r3, #16
34184e96:	4313      	orrs	r3, r2
34184e98:	4a6f      	ldr	r2, [pc, #444]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184e9a:	430b      	orrs	r3, r1
34184e9c:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
                 PeriphClkInit->ICSelection[RCC_IC3].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC3].ClockDivider - 1U) << RCC_IC3CFGR_IC3INT_Pos));

      LL_RCC_IC3_Enable();
34184ea0:	f7ff f96a 	bl	34184178 <LL_RCC_IC3_Enable>
34184ea4:	e024      	b.n	34184ef0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
34184ea6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184eaa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34184eae:	2b30      	cmp	r3, #48	@ 0x30
34184eb0:	d116      	bne.n	34184ee0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34184eb2:	4b69      	ldr	r3, [pc, #420]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184eb4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184eb8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184ebc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184ec0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ec4:	6a1a      	ldr	r2, [r3, #32]
34184ec6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184ecc:	3b01      	subs	r3, #1
34184ece:	041b      	lsls	r3, r3, #16
34184ed0:	4313      	orrs	r3, r2
34184ed2:	4a61      	ldr	r2, [pc, #388]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184ed4:	430b      	orrs	r3, r1
34184ed6:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34184eda:	f7ff f98d 	bl	341841f8 <LL_RCC_IC4_Enable>
34184ede:	e007      	b.n	34184ef0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    }
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
34184ee0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ee4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34184ee8:	2b10      	cmp	r3, #16
34184eea:	d101      	bne.n	34184ef0 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      LL_RCC_CLKP_Enable();
34184eec:	f7ff fd44 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FMC kernel clock*/
    __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
34184ef0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ef4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
34184ef8:	4618      	mov	r0, r3
34184efa:	f7fe fc03 	bl	34183704 <LL_RCC_SetFMCClockSource>
  }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
34184efe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f02:	e9d3 2300 	ldrd	r2, r3, [r3]
34184f06:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
34184f0a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
34184f0e:	2300      	movs	r3, #0
34184f10:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
34184f14:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
34184f18:	4603      	mov	r3, r0
34184f1a:	460a      	mov	r2, r1
34184f1c:	4313      	orrs	r3, r2
34184f1e:	d04b      	beq.n	34184fb8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
34184f20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f24:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34184f28:	4b50      	ldr	r3, [pc, #320]	@ (3418506c <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
34184f2a:	429a      	cmp	r2, r3
34184f2c:	d116      	bne.n	34184f5c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34184f2e:	4b4a      	ldr	r3, [pc, #296]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184f30:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184f34:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184f38:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184f3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f40:	6a1a      	ldr	r2, [r3, #32]
34184f42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34184f48:	3b01      	subs	r3, #1
34184f4a:	041b      	lsls	r3, r3, #16
34184f4c:	4313      	orrs	r3, r2
34184f4e:	4a42      	ldr	r2, [pc, #264]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184f50:	430b      	orrs	r3, r1
34184f52:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34184f56:	f7ff f94f 	bl	341841f8 <LL_RCC_IC4_Enable>
34184f5a:	e026      	b.n	34184faa <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
34184f5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f60:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34184f64:	4b42      	ldr	r3, [pc, #264]	@ (34185070 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
34184f66:	429a      	cmp	r2, r3
34184f68:	d116      	bne.n	34184f98 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34184f6a:	4b3b      	ldr	r3, [pc, #236]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184f6c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
34184f70:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184f74:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184f78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34184f7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
34184f84:	3b01      	subs	r3, #1
34184f86:	041b      	lsls	r3, r3, #16
34184f88:	4313      	orrs	r3, r2
34184f8a:	4a33      	ldr	r2, [pc, #204]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184f8c:	430b      	orrs	r3, r1
34184f8e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
34184f92:	f7ff f971 	bl	34184278 <LL_RCC_IC5_Enable>
34184f96:	e008      	b.n	34184faa <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
34184f98:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184f9c:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
34184fa0:	4b34      	ldr	r3, [pc, #208]	@ (34185074 <HAL_RCCEx_PeriphCLKConfig+0x6b8>)
34184fa2:	429a      	cmp	r2, r3
34184fa4:	d101      	bne.n	34184faa <HAL_RCCEx_PeriphCLKConfig+0x5ee>
    {
      LL_RCC_CLKP_Enable();
34184fa6:	f7ff fce7 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC1 clock*/
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
34184faa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184fae:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
34184fb2:	4618      	mov	r0, r3
34184fb4:	f7fe fc57 	bl	34183866 <LL_RCC_SetSDMMCClockSource>
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
34184fb8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
34184fc0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
34184fc4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
34184fc8:	2300      	movs	r3, #0
34184fca:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
34184fce:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
34184fd2:	4603      	mov	r3, r0
34184fd4:	460a      	mov	r2, r1
34184fd6:	4313      	orrs	r3, r2
34184fd8:	d062      	beq.n	341850a0 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
34184fda:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184fde:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34184fe2:	4b25      	ldr	r3, [pc, #148]	@ (34185078 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
34184fe4:	429a      	cmp	r2, r3
34184fe6:	d116      	bne.n	34185016 <HAL_RCCEx_PeriphCLKConfig+0x65a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));

      /* Set IC4 configuration */
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34184fe8:	4b1b      	ldr	r3, [pc, #108]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34184fea:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
34184fee:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34184ff2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34184ff6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34184ffa:	6a1a      	ldr	r2, [r3, #32]
34184ffc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34185002:	3b01      	subs	r3, #1
34185004:	041b      	lsls	r3, r3, #16
34185006:	4313      	orrs	r3, r2
34185008:	4a13      	ldr	r2, [pc, #76]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
3418500a:	430b      	orrs	r3, r1
3418500c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                 PeriphClkInit->ICSelection[RCC_IC4].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC4].ClockDivider - 1U) << RCC_IC4CFGR_IC4INT_Pos));

      LL_RCC_IC4_Enable();
34185010:	f7ff f8f2 	bl	341841f8 <LL_RCC_IC4_Enable>
34185014:	e03d      	b.n	34185092 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
34185016:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418501a:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
3418501e:	4b17      	ldr	r3, [pc, #92]	@ (3418507c <HAL_RCCEx_PeriphCLKConfig+0x6c0>)
34185020:	429a      	cmp	r2, r3
34185022:	d12d      	bne.n	34185080 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));

      /* Set IC5 configuration */
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34185024:	4b0c      	ldr	r3, [pc, #48]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185026:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
3418502a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418502e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185032:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185036:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
34185038:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418503c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418503e:	3b01      	subs	r3, #1
34185040:	041b      	lsls	r3, r3, #16
34185042:	4313      	orrs	r3, r2
34185044:	4a04      	ldr	r2, [pc, #16]	@ (34185058 <HAL_RCCEx_PeriphCLKConfig+0x69c>)
34185046:	430b      	orrs	r3, r1
34185048:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
                 PeriphClkInit->ICSelection[RCC_IC5].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC5].ClockDivider - 1U) << RCC_IC5CFGR_IC5INT_Pos));

      LL_RCC_IC5_Enable();
3418504c:	f7ff f914 	bl	34184278 <LL_RCC_IC5_Enable>
34185050:	e01f      	b.n	34185092 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
34185052:	bf00      	nop
34185054:	03030414 	.word	0x03030414
34185058:	56028000 	.word	0x56028000
3418505c:	03010414 	.word	0x03010414
34185060:	03020814 	.word	0x03020814
34185064:	03030814 	.word	0x03030814
34185068:	03010814 	.word	0x03010814
3418506c:	0302001c 	.word	0x0302001c
34185070:	0303001c 	.word	0x0303001c
34185074:	0301001c 	.word	0x0301001c
34185078:	0302041c 	.word	0x0302041c
3418507c:	0303041c 	.word	0x0303041c
    }
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
34185080:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185084:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
34185088:	4bb3      	ldr	r3, [pc, #716]	@ (34185358 <HAL_RCCEx_PeriphCLKConfig+0x99c>)
3418508a:	429a      	cmp	r2, r3
3418508c:	d101      	bne.n	34185092 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      LL_RCC_CLKP_Enable();
3418508e:	f7ff fc73 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SDMMC2 clock*/
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
34185092:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185096:	f8d3 3130 	ldr.w	r3, [r3, #304]	@ 0x130
3418509a:	4618      	mov	r0, r3
3418509c:	f7fe fbe3 	bl	34183866 <LL_RCC_SetSDMMCClockSource>
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
341850a0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850a4:	e9d3 2300 	ldrd	r2, r3, [r3]
341850a8:	f002 0301 	and.w	r3, r2, #1
341850ac:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
341850b0:	2300      	movs	r3, #0
341850b2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
341850b6:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
341850ba:	4603      	mov	r3, r0
341850bc:	460a      	mov	r2, r1
341850be:	4313      	orrs	r3, r2
341850c0:	d057      	beq.n	34185172 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
341850c2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850c6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
341850ca:	2b20      	cmp	r3, #32
341850cc:	d116      	bne.n	341850fc <HAL_RCCEx_PeriphCLKConfig+0x740>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341850ce:	4ba3      	ldr	r3, [pc, #652]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341850d0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341850d4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341850d8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341850dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341850e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341850e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341850e8:	3b01      	subs	r3, #1
341850ea:	041b      	lsls	r3, r3, #16
341850ec:	4313      	orrs	r3, r2
341850ee:	4a9b      	ldr	r2, [pc, #620]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341850f0:	430b      	orrs	r3, r1
341850f2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341850f6:	f7ff f8ff 	bl	341842f8 <LL_RCC_IC7_Enable>
341850fa:	e024      	b.n	34185146 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
341850fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185100:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34185104:	2b30      	cmp	r3, #48	@ 0x30
34185106:	d116      	bne.n	34185136 <HAL_RCCEx_PeriphCLKConfig+0x77a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34185108:	4b94      	ldr	r3, [pc, #592]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418510a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418510e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185112:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185116:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418511a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418511c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185122:	3b01      	subs	r3, #1
34185124:	041b      	lsls	r3, r3, #16
34185126:	4313      	orrs	r3, r2
34185128:	4a8c      	ldr	r2, [pc, #560]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418512a:	430b      	orrs	r3, r1
3418512c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34185130:	f7ff f922 	bl	34184378 <LL_RCC_IC8_Enable>
34185134:	e007      	b.n	34185146 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    }
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
34185136:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418513a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
3418513e:	2b10      	cmp	r3, #16
34185140:	d101      	bne.n	34185146 <HAL_RCCEx_PeriphCLKConfig+0x78a>
    {
      LL_RCC_CLKP_Enable();
34185142:	f7ff fc19 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ADC clock source and divider */
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
34185146:	4b85      	ldr	r3, [pc, #532]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
34185148:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
3418514c:	f423 417f 	bic.w	r1, r3, #65280	@ 0xff00
34185150:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
34185154:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185158:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
3418515c:	3b01      	subs	r3, #1
3418515e:	021a      	lsls	r2, r3, #8
34185160:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185164:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
34185168:	4313      	orrs	r3, r2
3418516a:	4a7c      	ldr	r2, [pc, #496]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418516c:	430b      	orrs	r3, r1
3418516e:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
               (((PeriphClkInit->AdcDivider - 1U) << RCC_CCIPR1_ADCPRE_Pos) | (PeriphClkInit->AdcClockSelection)));
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
34185172:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185176:	e9d3 2300 	ldrd	r2, r3, [r3]
3418517a:	f002 0302 	and.w	r3, r2, #2
3418517e:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
34185182:	2300      	movs	r3, #0
34185184:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
34185188:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
3418518c:	4603      	mov	r3, r0
3418518e:	460a      	mov	r2, r1
34185190:	4313      	orrs	r3, r2
34185192:	d048      	beq.n	34185226 <HAL_RCCEx_PeriphCLKConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
34185194:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185198:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
3418519c:	2b02      	cmp	r3, #2
3418519e:	d116      	bne.n	341851ce <HAL_RCCEx_PeriphCLKConfig+0x812>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
341851a0:	4b6e      	ldr	r3, [pc, #440]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341851a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
341851a6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341851aa:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341851ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
341851b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341851ba:	3b01      	subs	r3, #1
341851bc:	041b      	lsls	r3, r3, #16
341851be:	4313      	orrs	r3, r2
341851c0:	4a66      	ldr	r2, [pc, #408]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341851c2:	430b      	orrs	r3, r1
341851c4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341851c8:	f7ff f896 	bl	341842f8 <LL_RCC_IC7_Enable>
341851cc:	e024      	b.n	34185218 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
341851ce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
341851d6:	2b03      	cmp	r3, #3
341851d8:	d116      	bne.n	34185208 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341851da:	4b60      	ldr	r3, [pc, #384]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341851dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341851e0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341851e4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341851e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341851ee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341851f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341851f4:	3b01      	subs	r3, #1
341851f6:	041b      	lsls	r3, r3, #16
341851f8:	4313      	orrs	r3, r2
341851fa:	4a58      	ldr	r2, [pc, #352]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341851fc:	430b      	orrs	r3, r1
341851fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34185202:	f7ff f8b9 	bl	34184378 <LL_RCC_IC8_Enable>
34185206:	e007      	b.n	34185218 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    }
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
34185208:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418520c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34185210:	2b01      	cmp	r3, #1
34185212:	d101      	bne.n	34185218 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      LL_RCC_CLKP_Enable();
34185214:	f7ff fbb0 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of ADF1 clock*/
    __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
34185218:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418521c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
34185220:	4618      	mov	r0, r3
34185222:	f7fe f9b1 	bl	34183588 <LL_RCC_SetADFClockSource>
  }

  /*------------------------------------ CSI configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
34185226:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418522a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418522e:	f002 0308 	and.w	r3, r2, #8
34185232:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
34185236:	2300      	movs	r3, #0
34185238:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
3418523c:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
34185240:	4603      	mov	r3, r0
34185242:	460a      	mov	r2, r1
34185244:	4313      	orrs	r3, r2
34185246:	d017      	beq.n	34185278 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
    /* Check the parameters */
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));

    /* Set IC18 configuration */
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
34185248:	4b44      	ldr	r3, [pc, #272]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418524a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418524e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185252:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185256:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418525a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
3418525e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185262:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
34185266:	3b01      	subs	r3, #1
34185268:	041b      	lsls	r3, r3, #16
3418526a:	4313      	orrs	r3, r2
3418526c:	4a3b      	ldr	r2, [pc, #236]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418526e:	430b      	orrs	r3, r1
34185270:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
               PeriphClkInit->ICSelection[RCC_IC18].ClockSelection | \
               ((PeriphClkInit->ICSelection[RCC_IC18].ClockDivider - 1U) << RCC_IC18CFGR_IC18INT_Pos));

    LL_RCC_IC18_Enable();
34185274:	f7ff fac0 	bl	341847f8 <LL_RCC_IC18_Enable>
  }

  /*---------------------- DCMIPP configuration ------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
34185278:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418527c:	e9d3 2300 	ldrd	r2, r3, [r3]
34185280:	f002 0310 	and.w	r3, r2, #16
34185284:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
34185288:	2300      	movs	r3, #0
3418528a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
3418528e:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
34185292:	4603      	mov	r3, r0
34185294:	460a      	mov	r2, r1
34185296:	4313      	orrs	r3, r2
34185298:	d02f      	beq.n	341852fa <HAL_RCCEx_PeriphCLKConfig+0x93e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));

    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
3418529a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418529e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
341852a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341852a6:	d118      	bne.n	341852da <HAL_RCCEx_PeriphCLKConfig+0x91e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));

      /* Set IC17 configuration */
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
341852a8:	4b2c      	ldr	r3, [pc, #176]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341852aa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
341852ae:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341852b2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341852b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
341852be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
341852c6:	3b01      	subs	r3, #1
341852c8:	041b      	lsls	r3, r3, #16
341852ca:	4313      	orrs	r3, r2
341852cc:	4a23      	ldr	r2, [pc, #140]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
341852ce:	430b      	orrs	r3, r1
341852d0:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
                 PeriphClkInit->ICSelection[RCC_IC17].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC17].ClockDivider - 1U) << RCC_IC17CFGR_IC17INT_Pos));

      LL_RCC_IC17_Enable();
341852d4:	f7ff fa50 	bl	34184778 <LL_RCC_IC17_Enable>
341852d8:	e008      	b.n	341852ec <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
341852da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852de:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
341852e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341852e6:	d101      	bne.n	341852ec <HAL_RCCEx_PeriphCLKConfig+0x930>
    {
      LL_RCC_CLKP_Enable();
341852e8:	f7ff fb46 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the CEC clock source */
    __HAL_RCC_DCMIPP_CONFIG(PeriphClkInit->DcmippClockSelection);
341852ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852f0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
341852f4:	4618      	mov	r0, r3
341852f6:	f7fe f973 	bl	341835e0 <LL_RCC_SetDCMIPPClockSource>
  }

  /*---------------------- ETH1 configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
341852fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341852fe:	e9d3 2300 	ldrd	r2, r3, [r3]
34185302:	f002 0320 	and.w	r3, r2, #32
34185306:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
3418530a:	2300      	movs	r3, #0
3418530c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
34185310:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
34185314:	4603      	mov	r3, r0
34185316:	460a      	mov	r2, r1
34185318:	4313      	orrs	r3, r2
3418531a:	d031      	beq.n	34185380 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));

    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
3418531c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185320:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34185324:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34185328:	d11a      	bne.n	34185360 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));

      /* Set IC12 configuration */
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
3418532a:	4b0c      	ldr	r3, [pc, #48]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418532c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
34185330:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185334:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185338:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418533c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
3418533e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185342:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
34185344:	3b01      	subs	r3, #1
34185346:	041b      	lsls	r3, r3, #16
34185348:	4313      	orrs	r3, r2
3418534a:	4a04      	ldr	r2, [pc, #16]	@ (3418535c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
3418534c:	430b      	orrs	r3, r1
3418534e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
                 PeriphClkInit->ICSelection[RCC_IC12].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC12].ClockDivider - 1U) << RCC_IC12CFGR_IC12INT_Pos));

      LL_RCC_IC12_Enable();
34185352:	f7ff f8d1 	bl	341844f8 <LL_RCC_IC12_Enable>
34185356:	e00c      	b.n	34185372 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
34185358:	0301041c 	.word	0x0301041c
3418535c:	56028000 	.word	0x56028000
    }
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
34185360:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185364:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
34185368:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418536c:	d101      	bne.n	34185372 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      LL_RCC_CLKP_Enable();
3418536e:	f7ff fb03 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 clock source */
    __HAL_RCC_ETH1_CONFIG(PeriphClkInit->Eth1ClockSelection);
34185372:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185376:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
3418537a:	4618      	mov	r0, r3
3418537c:	f7fe f946 	bl	3418360c <LL_RCC_SetETHClockSource>
  }

  /*---------------------- ETH1PHY configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
34185380:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185384:	e9d3 2300 	ldrd	r2, r3, [r3]
34185388:	f002 0340 	and.w	r3, r2, #64	@ 0x40
3418538c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
34185390:	2300      	movs	r3, #0
34185392:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
34185396:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
3418539a:	4603      	mov	r3, r0
3418539c:	460a      	mov	r2, r1
3418539e:	4313      	orrs	r3, r2
341853a0:	d006      	beq.n	341853b0 <HAL_RCCEx_PeriphCLKConfig+0x9f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));

    /* Configure the source of ETH1 PHY interface */
    __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyInterfaceSelection);
341853a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853a6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
341853aa:	4618      	mov	r0, r3
341853ac:	f7fe f944 	bl	34183638 <LL_RCC_SetETHPHYInterface>
  }

  /*---------------------- ETH1 RX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
341853b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853b4:	e9d3 2300 	ldrd	r2, r3, [r3]
341853b8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
341853bc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
341853c0:	2300      	movs	r3, #0
341853c2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
341853c6:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
341853ca:	4603      	mov	r3, r0
341853cc:	460a      	mov	r2, r1
341853ce:	4313      	orrs	r3, r2
341853d0:	d006      	beq.n	341853e0 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));

    /* Configure the ETH1 RX clock source */
    __HAL_RCC_ETH1RX_CONFIG(PeriphClkInit->Eth1RxClockSelection);
341853d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853d6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
341853da:	4618      	mov	r0, r3
341853dc:	f7fe f950 	bl	34183680 <LL_RCC_SetETHREFRXClockSource>
  }

  /*---------------------- ETH1 TX configuration -----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
341853e0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341853e4:	e9d3 2300 	ldrd	r2, r3, [r3]
341853e8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
341853ec:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
341853f0:	2300      	movs	r3, #0
341853f2:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
341853f6:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
341853fa:	4603      	mov	r3, r0
341853fc:	460a      	mov	r2, r1
341853fe:	4313      	orrs	r3, r2
34185400:	d006      	beq.n	34185410 <HAL_RCCEx_PeriphCLKConfig+0xa54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));

    /* Configure the ETH1 TX clock source */
    __HAL_RCC_ETH1TX_CONFIG(PeriphClkInit->Eth1TxClockSelection);
34185402:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185406:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
3418540a:	4618      	mov	r0, r3
3418540c:	f7fe f94e 	bl	341836ac <LL_RCC_SetETHREFTXClockSource>
  }

  /*---------------------- ETH1 PTP configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
34185410:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185414:	e9d3 2300 	ldrd	r2, r3, [r3]
34185418:	f402 7300 	and.w	r3, r2, #512	@ 0x200
3418541c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
34185420:	2300      	movs	r3, #0
34185422:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
34185426:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
3418542a:	4603      	mov	r3, r0
3418542c:	460a      	mov	r2, r1
3418542e:	4313      	orrs	r3, r2
34185430:	d038      	beq.n	341854a4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));

    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
34185432:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185436:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418543a:	2b02      	cmp	r3, #2
3418543c:	d116      	bne.n	3418546c <HAL_RCCEx_PeriphCLKConfig+0xab0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));

      /* Set IC13 configuration */
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
3418543e:	4bbc      	ldr	r3, [pc, #752]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185440:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34185444:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185448:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418544c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185450:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
34185452:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185456:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
34185458:	3b01      	subs	r3, #1
3418545a:	041b      	lsls	r3, r3, #16
3418545c:	4313      	orrs	r3, r2
3418545e:	4ab4      	ldr	r2, [pc, #720]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185460:	430b      	orrs	r3, r1
34185462:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
                 PeriphClkInit->ICSelection[RCC_IC13].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC13].ClockDivider - 1U) << RCC_IC13CFGR_IC13INT_Pos));

      LL_RCC_IC13_Enable();
34185466:	f7ff f887 	bl	34184578 <LL_RCC_IC13_Enable>
3418546a:	e007      	b.n	3418547c <HAL_RCCEx_PeriphCLKConfig+0xac0>
    }
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
3418546c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185470:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34185474:	2b01      	cmp	r3, #1
34185476:	d101      	bne.n	3418547c <HAL_RCCEx_PeriphCLKConfig+0xac0>
    {
      LL_RCC_CLKP_Enable();
34185478:	f7ff fa7e 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Configure the ETH1 PTP clock source and divider */
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
3418547c:	4bac      	ldr	r3, [pc, #688]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418547e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
34185482:	f023 01f3 	bic.w	r1, r3, #243	@ 0xf3
34185486:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418548a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418548e:	3b01      	subs	r3, #1
34185490:	011a      	lsls	r2, r3, #4
34185492:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185496:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418549a:	4313      	orrs	r3, r2
3418549c:	4aa4      	ldr	r2, [pc, #656]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418549e:	430b      	orrs	r3, r1
341854a0:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
               (((PeriphClkInit->Eth1PtpDivider - 1U) << RCC_CCIPR2_ETH1PTPDIV_Pos) | \
                PeriphClkInit->Eth1PtpClockSelection));
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
341854a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854a8:	e9d3 2300 	ldrd	r2, r3, [r3]
341854ac:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
341854b0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
341854b4:	2300      	movs	r3, #0
341854b6:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
341854ba:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
341854be:	4603      	mov	r3, r0
341854c0:	460a      	mov	r2, r1
341854c2:	4313      	orrs	r3, r2
341854c4:	d02d      	beq.n	34185522 <HAL_RCCEx_PeriphCLKConfig+0xb66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
341854c6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341854ce:	2b02      	cmp	r3, #2
341854d0:	d118      	bne.n	34185504 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));

      /* Set IC19 configuration */
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
341854d2:	4b97      	ldr	r3, [pc, #604]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341854d4:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
341854d8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341854dc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341854e0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854e4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
341854e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341854ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
341854f0:	3b01      	subs	r3, #1
341854f2:	041b      	lsls	r3, r3, #16
341854f4:	4313      	orrs	r3, r2
341854f6:	4a8e      	ldr	r2, [pc, #568]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341854f8:	430b      	orrs	r3, r1
341854fa:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
                 PeriphClkInit->ICSelection[RCC_IC19].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC19].ClockDivider - 1U) << RCC_IC19CFGR_IC19INT_Pos));

      LL_RCC_IC19_Enable();
341854fe:	f7ff f9bb 	bl	34184878 <LL_RCC_IC19_Enable>
34185502:	e007      	b.n	34185514 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    }
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
34185504:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185508:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418550c:	2b01      	cmp	r3, #1
3418550e:	d101      	bne.n	34185514 <HAL_RCCEx_PeriphCLKConfig+0xb58>
    {
      LL_RCC_CLKP_Enable();
34185510:	f7ff fa32 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of FDCAN clock*/
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
34185514:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185518:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418551c:	4618      	mov	r0, r3
3418551e:	f7fe f8db 	bl	341836d8 <LL_RCC_SetFDCANClockSource>
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
34185522:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185526:	e9d3 2300 	ldrd	r2, r3, [r3]
3418552a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
3418552e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
34185532:	2300      	movs	r3, #0
34185534:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
34185538:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
3418553c:	4603      	mov	r3, r0
3418553e:	460a      	mov	r2, r1
34185540:	4313      	orrs	r3, r2
34185542:	d04b      	beq.n	341855dc <HAL_RCCEx_PeriphCLKConfig+0xc20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
34185544:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185548:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
3418554c:	4b79      	ldr	r3, [pc, #484]	@ (34185734 <HAL_RCCEx_PeriphCLKConfig+0xd78>)
3418554e:	429a      	cmp	r2, r3
34185550:	d116      	bne.n	34185580 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34185552:	4b77      	ldr	r3, [pc, #476]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185554:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185558:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418555c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185560:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185564:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185566:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418556a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418556c:	3b01      	subs	r3, #1
3418556e:	041b      	lsls	r3, r3, #16
34185570:	4313      	orrs	r3, r2
34185572:	4a6f      	ldr	r2, [pc, #444]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185574:	430b      	orrs	r3, r1
34185576:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
3418557a:	f7fe ff7d 	bl	34184478 <LL_RCC_IC10_Enable>
3418557e:	e026      	b.n	341855ce <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
34185580:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185584:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
34185588:	4b6b      	ldr	r3, [pc, #428]	@ (34185738 <HAL_RCCEx_PeriphCLKConfig+0xd7c>)
3418558a:	429a      	cmp	r2, r3
3418558c:	d116      	bne.n	341855bc <HAL_RCCEx_PeriphCLKConfig+0xc00>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418558e:	4b68      	ldr	r3, [pc, #416]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185590:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185594:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185598:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418559c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855a0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341855a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341855a8:	3b01      	subs	r3, #1
341855aa:	041b      	lsls	r3, r3, #16
341855ac:	4313      	orrs	r3, r2
341855ae:	4a60      	ldr	r2, [pc, #384]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341855b0:	430b      	orrs	r3, r1
341855b2:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341855b6:	f7ff f85f 	bl	34184678 <LL_RCC_IC15_Enable>
341855ba:	e008      	b.n	341855ce <HAL_RCCEx_PeriphCLKConfig+0xc12>
    }
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
341855bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855c0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
341855c4:	4b5d      	ldr	r3, [pc, #372]	@ (3418573c <HAL_RCCEx_PeriphCLKConfig+0xd80>)
341855c6:	429a      	cmp	r2, r3
341855c8:	d101      	bne.n	341855ce <HAL_RCCEx_PeriphCLKConfig+0xc12>
    {
      LL_RCC_CLKP_Enable();
341855ca:	f7ff f9d5 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C1 clock*/
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
341855ce:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341855d6:	4618      	mov	r0, r3
341855d8:	f7fe f8aa 	bl	34183730 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
341855dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341855e0:	e9d3 2300 	ldrd	r2, r3, [r3]
341855e4:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
341855e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
341855ec:	2300      	movs	r3, #0
341855ee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
341855f2:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
341855f6:	4603      	mov	r3, r0
341855f8:	460a      	mov	r2, r1
341855fa:	4313      	orrs	r3, r2
341855fc:	d04b      	beq.n	34185696 <HAL_RCCEx_PeriphCLKConfig+0xcda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
341855fe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185602:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34185606:	4b4e      	ldr	r3, [pc, #312]	@ (34185740 <HAL_RCCEx_PeriphCLKConfig+0xd84>)
34185608:	429a      	cmp	r2, r3
3418560a:	d116      	bne.n	3418563a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3418560c:	4b48      	ldr	r3, [pc, #288]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418560e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185612:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185616:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418561a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418561e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185620:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185624:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185626:	3b01      	subs	r3, #1
34185628:	041b      	lsls	r3, r3, #16
3418562a:	4313      	orrs	r3, r2
3418562c:	4a40      	ldr	r2, [pc, #256]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418562e:	430b      	orrs	r3, r1
34185630:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185634:	f7fe ff20 	bl	34184478 <LL_RCC_IC10_Enable>
34185638:	e026      	b.n	34185688 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
3418563a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418563e:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
34185642:	4b40      	ldr	r3, [pc, #256]	@ (34185744 <HAL_RCCEx_PeriphCLKConfig+0xd88>)
34185644:	429a      	cmp	r2, r3
34185646:	d116      	bne.n	34185676 <HAL_RCCEx_PeriphCLKConfig+0xcba>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185648:	4b39      	ldr	r3, [pc, #228]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418564a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418564e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185652:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185656:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418565a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
3418565c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185660:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185662:	3b01      	subs	r3, #1
34185664:	041b      	lsls	r3, r3, #16
34185666:	4313      	orrs	r3, r2
34185668:	4a31      	ldr	r2, [pc, #196]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
3418566a:	430b      	orrs	r3, r1
3418566c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185670:	f7ff f802 	bl	34184678 <LL_RCC_IC15_Enable>
34185674:	e008      	b.n	34185688 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    }
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
34185676:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418567a:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
3418567e:	4b32      	ldr	r3, [pc, #200]	@ (34185748 <HAL_RCCEx_PeriphCLKConfig+0xd8c>)
34185680:	429a      	cmp	r2, r3
34185682:	d101      	bne.n	34185688 <HAL_RCCEx_PeriphCLKConfig+0xccc>
    {
      LL_RCC_CLKP_Enable();
34185684:	f7ff f978 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C2 clock*/
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
34185688:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418568c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34185690:	4618      	mov	r0, r3
34185692:	f7fe f84d 	bl	34183730 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C3 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
34185696:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418569a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418569e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
341856a2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
341856a6:	2300      	movs	r3, #0
341856a8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
341856ac:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
341856b0:	4603      	mov	r3, r0
341856b2:	460a      	mov	r2, r1
341856b4:	4313      	orrs	r3, r2
341856b6:	d05d      	beq.n	34185774 <HAL_RCCEx_PeriphCLKConfig+0xdb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
341856b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856bc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
341856c0:	4b22      	ldr	r3, [pc, #136]	@ (3418574c <HAL_RCCEx_PeriphCLKConfig+0xd90>)
341856c2:	429a      	cmp	r2, r3
341856c4:	d116      	bne.n	341856f4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
341856c6:	4b1a      	ldr	r3, [pc, #104]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341856c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341856cc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341856d0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341856d4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
341856da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341856e0:	3b01      	subs	r3, #1
341856e2:	041b      	lsls	r3, r3, #16
341856e4:	4313      	orrs	r3, r2
341856e6:	4a12      	ldr	r2, [pc, #72]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
341856e8:	430b      	orrs	r3, r1
341856ea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341856ee:	f7fe fec3 	bl	34184478 <LL_RCC_IC10_Enable>
341856f2:	e038      	b.n	34185766 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
341856f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341856f8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
341856fc:	4b14      	ldr	r3, [pc, #80]	@ (34185750 <HAL_RCCEx_PeriphCLKConfig+0xd94>)
341856fe:	429a      	cmp	r2, r3
34185700:	d128      	bne.n	34185754 <HAL_RCCEx_PeriphCLKConfig+0xd98>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185702:	4b0b      	ldr	r3, [pc, #44]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185704:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185708:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418570c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185710:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185714:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185716:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418571a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418571c:	3b01      	subs	r3, #1
3418571e:	041b      	lsls	r3, r3, #16
34185720:	4313      	orrs	r3, r2
34185722:	4a03      	ldr	r2, [pc, #12]	@ (34185730 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
34185724:	430b      	orrs	r3, r1
34185726:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418572a:	f7fe ffa5 	bl	34184678 <LL_RCC_IC15_Enable>
3418572e:	e01a      	b.n	34185766 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
34185730:	56028000 	.word	0x56028000
34185734:	0702000c 	.word	0x0702000c
34185738:	0703000c 	.word	0x0703000c
3418573c:	0701000c 	.word	0x0701000c
34185740:	0702040c 	.word	0x0702040c
34185744:	0703040c 	.word	0x0703040c
34185748:	0701040c 	.word	0x0701040c
3418574c:	0702080c 	.word	0x0702080c
34185750:	0703080c 	.word	0x0703080c
    }
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
34185754:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185758:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
3418575c:	4bc8      	ldr	r3, [pc, #800]	@ (34185a80 <HAL_RCCEx_PeriphCLKConfig+0x10c4>)
3418575e:	429a      	cmp	r2, r3
34185760:	d101      	bne.n	34185766 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      LL_RCC_CLKP_Enable();
34185762:	f7ff f909 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C3 clock*/
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
34185766:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418576a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
3418576e:	4618      	mov	r0, r3
34185770:	f7fd ffde 	bl	34183730 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
34185774:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185778:	e9d3 2300 	ldrd	r2, r3, [r3]
3418577c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
34185780:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
34185784:	2300      	movs	r3, #0
34185786:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
3418578a:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
3418578e:	4603      	mov	r3, r0
34185790:	460a      	mov	r2, r1
34185792:	4313      	orrs	r3, r2
34185794:	d04b      	beq.n	3418582e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
34185796:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418579a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
3418579e:	4bb9      	ldr	r3, [pc, #740]	@ (34185a84 <HAL_RCCEx_PeriphCLKConfig+0x10c8>)
341857a0:	429a      	cmp	r2, r3
341857a2:	d116      	bne.n	341857d2 <HAL_RCCEx_PeriphCLKConfig+0xe16>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
341857a4:	4bb8      	ldr	r3, [pc, #736]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341857a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
341857aa:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341857ae:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341857b2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857b6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
341857b8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
341857be:	3b01      	subs	r3, #1
341857c0:	041b      	lsls	r3, r3, #16
341857c2:	4313      	orrs	r3, r2
341857c4:	4ab0      	ldr	r2, [pc, #704]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341857c6:	430b      	orrs	r3, r1
341857c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
341857cc:	f7fe fe54 	bl	34184478 <LL_RCC_IC10_Enable>
341857d0:	e026      	b.n	34185820 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
341857d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857d6:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
341857da:	4bac      	ldr	r3, [pc, #688]	@ (34185a8c <HAL_RCCEx_PeriphCLKConfig+0x10d0>)
341857dc:	429a      	cmp	r2, r3
341857de:	d116      	bne.n	3418580e <HAL_RCCEx_PeriphCLKConfig+0xe52>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341857e0:	4ba9      	ldr	r3, [pc, #676]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341857e2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341857e6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341857ea:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341857ee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857f2:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341857f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341857f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341857fa:	3b01      	subs	r3, #1
341857fc:	041b      	lsls	r3, r3, #16
341857fe:	4313      	orrs	r3, r2
34185800:	4aa1      	ldr	r2, [pc, #644]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185802:	430b      	orrs	r3, r1
34185804:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185808:	f7fe ff36 	bl	34184678 <LL_RCC_IC15_Enable>
3418580c:	e008      	b.n	34185820 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    }
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
3418580e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185812:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
34185816:	4b9e      	ldr	r3, [pc, #632]	@ (34185a90 <HAL_RCCEx_PeriphCLKConfig+0x10d4>)
34185818:	429a      	cmp	r2, r3
3418581a:	d101      	bne.n	34185820 <HAL_RCCEx_PeriphCLKConfig+0xe64>
    {
      LL_RCC_CLKP_Enable();
3418581c:	f7ff f8ac 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I2C4 clock*/
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
34185820:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185824:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
34185828:	4618      	mov	r0, r3
3418582a:	f7fd ff81 	bl	34183730 <LL_RCC_SetI2CClockSource>
  }

  /*------------------------------ I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
3418582e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185832:	e9d3 2300 	ldrd	r2, r3, [r3]
34185836:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
3418583a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
3418583e:	2300      	movs	r3, #0
34185840:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
34185844:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
34185848:	4603      	mov	r3, r0
3418584a:	460a      	mov	r2, r1
3418584c:	4313      	orrs	r3, r2
3418584e:	d04b      	beq.n	341858e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));

    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
34185850:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185854:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34185858:	4b8e      	ldr	r3, [pc, #568]	@ (34185a94 <HAL_RCCEx_PeriphCLKConfig+0x10d8>)
3418585a:	429a      	cmp	r2, r3
3418585c:	d116      	bne.n	3418588c <HAL_RCCEx_PeriphCLKConfig+0xed0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
3418585e:	4b8a      	ldr	r3, [pc, #552]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185860:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
34185864:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185868:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418586c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185870:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
34185872:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185878:	3b01      	subs	r3, #1
3418587a:	041b      	lsls	r3, r3, #16
3418587c:	4313      	orrs	r3, r2
3418587e:	4a82      	ldr	r2, [pc, #520]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185880:	430b      	orrs	r3, r1
34185882:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185886:	f7fe fdf7 	bl	34184478 <LL_RCC_IC10_Enable>
3418588a:	e026      	b.n	341858da <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
3418588c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185890:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
34185894:	4b80      	ldr	r3, [pc, #512]	@ (34185a98 <HAL_RCCEx_PeriphCLKConfig+0x10dc>)
34185896:	429a      	cmp	r2, r3
34185898:	d116      	bne.n	341858c8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3418589a:	4b7b      	ldr	r3, [pc, #492]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418589c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341858a0:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341858a4:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341858a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858ac:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341858ae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341858b4:	3b01      	subs	r3, #1
341858b6:	041b      	lsls	r3, r3, #16
341858b8:	4313      	orrs	r3, r2
341858ba:	4a73      	ldr	r2, [pc, #460]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341858bc:	430b      	orrs	r3, r1
341858be:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341858c2:	f7fe fed9 	bl	34184678 <LL_RCC_IC15_Enable>
341858c6:	e008      	b.n	341858da <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    }
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
341858c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858cc:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
341858d0:	4b72      	ldr	r3, [pc, #456]	@ (34185a9c <HAL_RCCEx_PeriphCLKConfig+0x10e0>)
341858d2:	429a      	cmp	r2, r3
341858d4:	d101      	bne.n	341858da <HAL_RCCEx_PeriphCLKConfig+0xf1e>
    {
      LL_RCC_CLKP_Enable();
341858d6:	f7ff f84f 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C1 clock*/
    __HAL_RCC_I3C1_CONFIG(PeriphClkInit->I3c1ClockSelection);
341858da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858de:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341858e2:	4618      	mov	r0, r3
341858e4:	f7fd ff2f 	bl	34183746 <LL_RCC_SetI3CClockSource>
  }

  /*------------------------------ I3C2 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
341858e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341858ec:	e9d3 2300 	ldrd	r2, r3, [r3]
341858f0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
341858f4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
341858f8:	2300      	movs	r3, #0
341858fa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
341858fe:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
34185902:	4603      	mov	r3, r0
34185904:	460a      	mov	r2, r1
34185906:	4313      	orrs	r3, r2
34185908:	d04b      	beq.n	341859a2 <HAL_RCCEx_PeriphCLKConfig+0xfe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));

    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
3418590a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418590e:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
34185912:	4b63      	ldr	r3, [pc, #396]	@ (34185aa0 <HAL_RCCEx_PeriphCLKConfig+0x10e4>)
34185914:	429a      	cmp	r2, r3
34185916:	d116      	bne.n	34185946 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));

      /* Set IC10 configuration */
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34185918:	4b5b      	ldr	r3, [pc, #364]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418591a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
3418591e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185922:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185926:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418592a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3418592c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
34185932:	3b01      	subs	r3, #1
34185934:	041b      	lsls	r3, r3, #16
34185936:	4313      	orrs	r3, r2
34185938:	4a53      	ldr	r2, [pc, #332]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
3418593a:	430b      	orrs	r3, r1
3418593c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
                 PeriphClkInit->ICSelection[RCC_IC10].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC10].ClockDivider - 1U) << RCC_IC10CFGR_IC10INT_Pos));

      LL_RCC_IC10_Enable();
34185940:	f7fe fd9a 	bl	34184478 <LL_RCC_IC10_Enable>
34185944:	e026      	b.n	34185994 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
34185946:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418594a:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3418594e:	4b55      	ldr	r3, [pc, #340]	@ (34185aa4 <HAL_RCCEx_PeriphCLKConfig+0x10e8>)
34185950:	429a      	cmp	r2, r3
34185952:	d116      	bne.n	34185982 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185954:	4b4c      	ldr	r3, [pc, #304]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185956:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418595a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418595e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185962:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185966:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185968:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418596c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
3418596e:	3b01      	subs	r3, #1
34185970:	041b      	lsls	r3, r3, #16
34185972:	4313      	orrs	r3, r2
34185974:	4a44      	ldr	r2, [pc, #272]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185976:	430b      	orrs	r3, r1
34185978:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
3418597c:	f7fe fe7c 	bl	34184678 <LL_RCC_IC15_Enable>
34185980:	e008      	b.n	34185994 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    }
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
34185982:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185986:	f8d3 20fc 	ldr.w	r2, [r3, #252]	@ 0xfc
3418598a:	4b47      	ldr	r3, [pc, #284]	@ (34185aa8 <HAL_RCCEx_PeriphCLKConfig+0x10ec>)
3418598c:	429a      	cmp	r2, r3
3418598e:	d101      	bne.n	34185994 <HAL_RCCEx_PeriphCLKConfig+0xfd8>
    {
      LL_RCC_CLKP_Enable();
34185990:	f7fe fff2 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of I3C2 clock*/
    __HAL_RCC_I3C2_CONFIG(PeriphClkInit->I3c2ClockSelection);
34185994:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185998:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
3418599c:	4618      	mov	r0, r3
3418599e:	f7fd fed2 	bl	34183746 <LL_RCC_SetI3CClockSource>
  }

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
341859a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859a6:	e9d3 2300 	ldrd	r2, r3, [r3]
341859aa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
341859ae:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
341859b2:	2300      	movs	r3, #0
341859b4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
341859b8:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
341859bc:	4603      	mov	r3, r0
341859be:	460a      	mov	r2, r1
341859c0:	4313      	orrs	r3, r2
341859c2:	d02d      	beq.n	34185a20 <HAL_RCCEx_PeriphCLKConfig+0x1064>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
341859c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859c8:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
341859cc:	4b37      	ldr	r3, [pc, #220]	@ (34185aac <HAL_RCCEx_PeriphCLKConfig+0x10f0>)
341859ce:	429a      	cmp	r2, r3
341859d0:	d116      	bne.n	34185a00 <HAL_RCCEx_PeriphCLKConfig+0x1044>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
341859d2:	4b2d      	ldr	r3, [pc, #180]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341859d4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
341859d8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341859dc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341859e0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859e4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
341859e6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341859ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
341859ec:	3b01      	subs	r3, #1
341859ee:	041b      	lsls	r3, r3, #16
341859f0:	4313      	orrs	r3, r2
341859f2:	4a25      	ldr	r2, [pc, #148]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
341859f4:	430b      	orrs	r3, r1
341859f6:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
341859fa:	f7fe fe3d 	bl	34184678 <LL_RCC_IC15_Enable>
341859fe:	e008      	b.n	34185a12 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    }
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
34185a00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a04:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
34185a08:	4b29      	ldr	r3, [pc, #164]	@ (34185ab0 <HAL_RCCEx_PeriphCLKConfig+0x10f4>)
34185a0a:	429a      	cmp	r2, r3
34185a0c:	d101      	bne.n	34185a12 <HAL_RCCEx_PeriphCLKConfig+0x1056>
    {
      LL_RCC_CLKP_Enable();
34185a0e:	f7fe ffb3 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM1 clock*/
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
34185a12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a16:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34185a1a:	4618      	mov	r0, r3
34185a1c:	f7fd fe9e 	bl	3418375c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM2 configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
34185a20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a24:	e9d3 2300 	ldrd	r2, r3, [r3]
34185a28:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
34185a2c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
34185a30:	2300      	movs	r3, #0
34185a32:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
34185a36:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
34185a3a:	4603      	mov	r3, r0
34185a3c:	460a      	mov	r2, r1
34185a3e:	4313      	orrs	r3, r2
34185a40:	d04a      	beq.n	34185ad8 <HAL_RCCEx_PeriphCLKConfig+0x111c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
34185a42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a46:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34185a4a:	4b1a      	ldr	r3, [pc, #104]	@ (34185ab4 <HAL_RCCEx_PeriphCLKConfig+0x10f8>)
34185a4c:	429a      	cmp	r2, r3
34185a4e:	d133      	bne.n	34185ab8 <HAL_RCCEx_PeriphCLKConfig+0x10fc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185a50:	4b0d      	ldr	r3, [pc, #52]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185a52:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185a56:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185a5a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185a5e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a62:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185a64:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185a68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185a6a:	3b01      	subs	r3, #1
34185a6c:	041b      	lsls	r3, r3, #16
34185a6e:	4313      	orrs	r3, r2
34185a70:	4a05      	ldr	r2, [pc, #20]	@ (34185a88 <HAL_RCCEx_PeriphCLKConfig+0x10cc>)
34185a72:	430b      	orrs	r3, r1
34185a74:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185a78:	f7fe fdfe 	bl	34184678 <LL_RCC_IC15_Enable>
34185a7c:	e025      	b.n	34185aca <HAL_RCCEx_PeriphCLKConfig+0x110e>
34185a7e:	bf00      	nop
34185a80:	0701080c 	.word	0x0701080c
34185a84:	07020c0c 	.word	0x07020c0c
34185a88:	56028000 	.word	0x56028000
34185a8c:	07030c0c 	.word	0x07030c0c
34185a90:	07010c0c 	.word	0x07010c0c
34185a94:	0702100c 	.word	0x0702100c
34185a98:	0703100c 	.word	0x0703100c
34185a9c:	0701100c 	.word	0x0701100c
34185aa0:	0702140c 	.word	0x0702140c
34185aa4:	0703140c 	.word	0x0703140c
34185aa8:	0701140c 	.word	0x0701140c
34185aac:	0702082c 	.word	0x0702082c
34185ab0:	0701082c 	.word	0x0701082c
34185ab4:	07020c2c 	.word	0x07020c2c
    }
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
34185ab8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185abc:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
34185ac0:	4bca      	ldr	r3, [pc, #808]	@ (34185dec <HAL_RCCEx_PeriphCLKConfig+0x1430>)
34185ac2:	429a      	cmp	r2, r3
34185ac4:	d101      	bne.n	34185aca <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      LL_RCC_CLKP_Enable();
34185ac6:	f7fe ff57 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM2 clock*/
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
34185aca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ace:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
34185ad2:	4618      	mov	r0, r3
34185ad4:	f7fd fe42 	bl	3418375c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
34185ad8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185adc:	e9d3 2300 	ldrd	r2, r3, [r3]
34185ae0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
34185ae4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
34185ae8:	2300      	movs	r3, #0
34185aea:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
34185aee:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
34185af2:	4603      	mov	r3, r0
34185af4:	460a      	mov	r2, r1
34185af6:	4313      	orrs	r3, r2
34185af8:	d02d      	beq.n	34185b56 <HAL_RCCEx_PeriphCLKConfig+0x119a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
34185afa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185afe:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34185b02:	4bbb      	ldr	r3, [pc, #748]	@ (34185df0 <HAL_RCCEx_PeriphCLKConfig+0x1434>)
34185b04:	429a      	cmp	r2, r3
34185b06:	d116      	bne.n	34185b36 <HAL_RCCEx_PeriphCLKConfig+0x117a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185b08:	4bba      	ldr	r3, [pc, #744]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185b0a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185b0e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185b12:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185b16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b1a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185b1c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185b22:	3b01      	subs	r3, #1
34185b24:	041b      	lsls	r3, r3, #16
34185b26:	4313      	orrs	r3, r2
34185b28:	4ab2      	ldr	r2, [pc, #712]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185b2a:	430b      	orrs	r3, r1
34185b2c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185b30:	f7fe fda2 	bl	34184678 <LL_RCC_IC15_Enable>
34185b34:	e008      	b.n	34185b48 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    }
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
34185b36:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b3a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
34185b3e:	4bae      	ldr	r3, [pc, #696]	@ (34185df8 <HAL_RCCEx_PeriphCLKConfig+0x143c>)
34185b40:	429a      	cmp	r2, r3
34185b42:	d101      	bne.n	34185b48 <HAL_RCCEx_PeriphCLKConfig+0x118c>
    {
      LL_RCC_CLKP_Enable();
34185b44:	f7fe ff18 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM3 clock */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
34185b48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b4c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
34185b50:	4618      	mov	r0, r3
34185b52:	f7fd fe03 	bl	3418375c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM4 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
34185b56:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
34185b5e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
34185b62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
34185b66:	2300      	movs	r3, #0
34185b68:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
34185b6c:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
34185b70:	4603      	mov	r3, r0
34185b72:	460a      	mov	r2, r1
34185b74:	4313      	orrs	r3, r2
34185b76:	d02d      	beq.n	34185bd4 <HAL_RCCEx_PeriphCLKConfig+0x1218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));

    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
34185b78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b7c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
34185b80:	4b9e      	ldr	r3, [pc, #632]	@ (34185dfc <HAL_RCCEx_PeriphCLKConfig+0x1440>)
34185b82:	429a      	cmp	r2, r3
34185b84:	d116      	bne.n	34185bb4 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185b86:	4b9b      	ldr	r3, [pc, #620]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185b88:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185b8c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185b90:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185b94:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b98:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185b9a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185b9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185ba0:	3b01      	subs	r3, #1
34185ba2:	041b      	lsls	r3, r3, #16
34185ba4:	4313      	orrs	r3, r2
34185ba6:	4a93      	ldr	r2, [pc, #588]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185ba8:	430b      	orrs	r3, r1
34185baa:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185bae:	f7fe fd63 	bl	34184678 <LL_RCC_IC15_Enable>
34185bb2:	e008      	b.n	34185bc6 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    }
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
34185bb4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bb8:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
34185bbc:	4b90      	ldr	r3, [pc, #576]	@ (34185e00 <HAL_RCCEx_PeriphCLKConfig+0x1444>)
34185bbe:	429a      	cmp	r2, r3
34185bc0:	d101      	bne.n	34185bc6 <HAL_RCCEx_PeriphCLKConfig+0x120a>
    {
      LL_RCC_CLKP_Enable();
34185bc2:	f7fe fed9 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM4 clock */
    __HAL_RCC_LPTIM4_CONFIG(PeriphClkInit->Lptim4ClockSelection);
34185bc6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bca:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
34185bce:	4618      	mov	r0, r3
34185bd0:	f7fd fdc4 	bl	3418375c <LL_RCC_SetLPTIMClockSource>
  }

  /*---------------------------- LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
34185bd4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
34185bdc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
34185be0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
34185be4:	2300      	movs	r3, #0
34185be6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
34185bea:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
34185bee:	4603      	mov	r3, r0
34185bf0:	460a      	mov	r2, r1
34185bf2:	4313      	orrs	r3, r2
34185bf4:	d02d      	beq.n	34185c52 <HAL_RCCEx_PeriphCLKConfig+0x1296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));

    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
34185bf6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185bfa:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
34185bfe:	4b81      	ldr	r3, [pc, #516]	@ (34185e04 <HAL_RCCEx_PeriphCLKConfig+0x1448>)
34185c00:	429a      	cmp	r2, r3
34185c02:	d116      	bne.n	34185c32 <HAL_RCCEx_PeriphCLKConfig+0x1276>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34185c04:	4b7b      	ldr	r3, [pc, #492]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185c06:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34185c0a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185c0e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185c12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c16:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
34185c18:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
34185c1e:	3b01      	subs	r3, #1
34185c20:	041b      	lsls	r3, r3, #16
34185c22:	4313      	orrs	r3, r2
34185c24:	4a73      	ldr	r2, [pc, #460]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185c26:	430b      	orrs	r3, r1
34185c28:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34185c2c:	f7fe fd24 	bl	34184678 <LL_RCC_IC15_Enable>
34185c30:	e008      	b.n	34185c44 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    }
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
34185c32:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c36:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
34185c3a:	4b73      	ldr	r3, [pc, #460]	@ (34185e08 <HAL_RCCEx_PeriphCLKConfig+0x144c>)
34185c3c:	429a      	cmp	r2, r3
34185c3e:	d101      	bne.n	34185c44 <HAL_RCCEx_PeriphCLKConfig+0x1288>
    {
      LL_RCC_CLKP_Enable();
34185c40:	f7fe fe9a 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPTIM5 clock */
    __HAL_RCC_LPTIM5_CONFIG(PeriphClkInit->Lptim5ClockSelection);
34185c44:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c48:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34185c4c:	4618      	mov	r0, r3
34185c4e:	f7fd fd85 	bl	3418375c <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
34185c52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c56:	e9d3 2300 	ldrd	r2, r3, [r3]
34185c5a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
34185c5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
34185c62:	2300      	movs	r3, #0
34185c64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
34185c68:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
34185c6c:	4603      	mov	r3, r0
34185c6e:	460a      	mov	r2, r1
34185c70:	4313      	orrs	r3, r2
34185c72:	d04b      	beq.n	34185d0c <HAL_RCCEx_PeriphCLKConfig+0x1350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
34185c74:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c78:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34185c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
34185c80:	d116      	bne.n	34185cb0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34185c82:	4b5c      	ldr	r3, [pc, #368]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185c84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34185c88:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185c8c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185c90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34185c96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34185c9c:	3b01      	subs	r3, #1
34185c9e:	041b      	lsls	r3, r3, #16
34185ca0:	4313      	orrs	r3, r2
34185ca2:	4a54      	ldr	r2, [pc, #336]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185ca4:	430b      	orrs	r3, r1
34185ca6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34185caa:	f7fe fba5 	bl	341843f8 <LL_RCC_IC9_Enable>
34185cae:	e026      	b.n	34185cfe <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
34185cb0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cb4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34185cb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34185cbc:	d116      	bne.n	34185cec <HAL_RCCEx_PeriphCLKConfig+0x1330>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34185cbe:	4b4d      	ldr	r3, [pc, #308]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185cc0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34185cc4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185cc8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185ccc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cd0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34185cd2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34185cd8:	3b01      	subs	r3, #1
34185cda:	041b      	lsls	r3, r3, #16
34185cdc:	4313      	orrs	r3, r2
34185cde:	4a45      	ldr	r2, [pc, #276]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185ce0:	430b      	orrs	r3, r1
34185ce2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34185ce6:	f7fe fc87 	bl	341845f8 <LL_RCC_IC14_Enable>
34185cea:	e008      	b.n	34185cfe <HAL_RCCEx_PeriphCLKConfig+0x1342>
    }
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
34185cec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185cf0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34185cf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
34185cf8:	d101      	bne.n	34185cfe <HAL_RCCEx_PeriphCLKConfig+0x1342>
    {
      LL_RCC_CLKP_Enable();
34185cfa:	f7fe fe3d 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LPUART1 clock */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
34185cfe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d02:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
34185d06:	4618      	mov	r0, r3
34185d08:	f7fd fd34 	bl	34183774 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
34185d0c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d10:	e9d3 2300 	ldrd	r2, r3, [r3]
34185d14:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
34185d18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
34185d1c:	2300      	movs	r3, #0
34185d1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
34185d22:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
34185d26:	4603      	mov	r3, r0
34185d28:	460a      	mov	r2, r1
34185d2a:	4313      	orrs	r3, r2
34185d2c:	d02f      	beq.n	34185d8e <HAL_RCCEx_PeriphCLKConfig+0x13d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
34185d2e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d32:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34185d36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34185d3a:	d118      	bne.n	34185d6e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));

      /* Set IC16 configuration */
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
34185d3c:	4b2d      	ldr	r3, [pc, #180]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185d3e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
34185d42:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185d46:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185d4a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34185d52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
34185d5a:	3b01      	subs	r3, #1
34185d5c:	041b      	lsls	r3, r3, #16
34185d5e:	4313      	orrs	r3, r2
34185d60:	4a24      	ldr	r2, [pc, #144]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185d62:	430b      	orrs	r3, r1
34185d64:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
                 PeriphClkInit->ICSelection[RCC_IC16].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC16].ClockDivider - 1U) << RCC_IC16CFGR_IC16INT_Pos));

      LL_RCC_IC16_Enable();
34185d68:	f7fe fcc6 	bl	341846f8 <LL_RCC_IC16_Enable>
34185d6c:	e008      	b.n	34185d80 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    }
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
34185d6e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d72:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34185d76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34185d7a:	d101      	bne.n	34185d80 <HAL_RCCEx_PeriphCLKConfig+0x13c4>
    {
      LL_RCC_CLKP_Enable();
34185d7c:	f7fe fdfc 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of LTDC clock */
    __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
34185d80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d84:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
34185d88:	4618      	mov	r0, r3
34185d8a:	f7fd fd09 	bl	341837a0 <LL_RCC_SetLTDCClockSource>
  }

  /*---------------------------- MDF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
34185d8e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185d92:	e9d3 2300 	ldrd	r2, r3, [r3]
34185d96:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
34185d9a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
34185d9e:	2300      	movs	r3, #0
34185da0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
34185da4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
34185da8:	4603      	mov	r3, r0
34185daa:	460a      	mov	r2, r1
34185dac:	4313      	orrs	r3, r2
34185dae:	d05b      	beq.n	34185e68 <HAL_RCCEx_PeriphCLKConfig+0x14ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));

    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
34185db0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185db4:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34185db8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34185dbc:	d126      	bne.n	34185e0c <HAL_RCCEx_PeriphCLKConfig+0x1450>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34185dbe:	4b0d      	ldr	r3, [pc, #52]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185dc0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34185dc4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185dc8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185dcc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185dd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34185dd2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34185dd8:	3b01      	subs	r3, #1
34185dda:	041b      	lsls	r3, r3, #16
34185ddc:	4313      	orrs	r3, r2
34185dde:	4a05      	ldr	r2, [pc, #20]	@ (34185df4 <HAL_RCCEx_PeriphCLKConfig+0x1438>)
34185de0:	430b      	orrs	r3, r1
34185de2:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34185de6:	f7fe fa87 	bl	341842f8 <LL_RCC_IC7_Enable>
34185dea:	e036      	b.n	34185e5a <HAL_RCCEx_PeriphCLKConfig+0x149e>
34185dec:	07010c2c 	.word	0x07010c2c
34185df0:	0702102c 	.word	0x0702102c
34185df4:	56028000 	.word	0x56028000
34185df8:	0701102c 	.word	0x0701102c
34185dfc:	0702142c 	.word	0x0702142c
34185e00:	0701142c 	.word	0x0701142c
34185e04:	0702182c 	.word	0x0702182c
34185e08:	0701182c 	.word	0x0701182c
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
34185e0c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e10:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34185e14:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34185e18:	d116      	bne.n	34185e48 <HAL_RCCEx_PeriphCLKConfig+0x148c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34185e1a:	4bb5      	ldr	r3, [pc, #724]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34185e20:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185e24:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185e28:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34185e2e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185e34:	3b01      	subs	r3, #1
34185e36:	041b      	lsls	r3, r3, #16
34185e38:	4313      	orrs	r3, r2
34185e3a:	4aad      	ldr	r2, [pc, #692]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185e3c:	430b      	orrs	r3, r1
34185e3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34185e42:	f7fe fa99 	bl	34184378 <LL_RCC_IC8_Enable>
34185e46:	e008      	b.n	34185e5a <HAL_RCCEx_PeriphCLKConfig+0x149e>
    }
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
34185e48:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e4c:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34185e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34185e54:	d101      	bne.n	34185e5a <HAL_RCCEx_PeriphCLKConfig+0x149e>
    {
      LL_RCC_CLKP_Enable();
34185e56:	f7fe fd8f 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of MDF1 clock*/
    __HAL_RCC_MDF1_CONFIG(PeriphClkInit->Mdf1ClockSelection);
34185e5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e5e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
34185e62:	4618      	mov	r0, r3
34185e64:	f7fd fcb2 	bl	341837cc <LL_RCC_SetMDFClockSource>
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
34185e68:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
34185e70:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
34185e74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
34185e78:	2300      	movs	r3, #0
34185e7a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
34185e7e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
34185e82:	4603      	mov	r3, r0
34185e84:	460a      	mov	r2, r1
34185e86:	4313      	orrs	r3, r2
34185e88:	d02d      	beq.n	34185ee6 <HAL_RCCEx_PeriphCLKConfig+0x152a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
34185e8a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185e8e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34185e92:	2b20      	cmp	r3, #32
34185e94:	d118      	bne.n	34185ec8 <HAL_RCCEx_PeriphCLKConfig+0x150c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));

      /* Set IC20 configuration */
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34185e96:	4b96      	ldr	r3, [pc, #600]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185e98:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
34185e9c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185ea0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185ea4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ea8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
34185eac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185eb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
34185eb4:	3b01      	subs	r3, #1
34185eb6:	041b      	lsls	r3, r3, #16
34185eb8:	4313      	orrs	r3, r2
34185eba:	4a8d      	ldr	r2, [pc, #564]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185ebc:	430b      	orrs	r3, r1
34185ebe:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
                 PeriphClkInit->ICSelection[RCC_IC20].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC20].ClockDivider - 1U) << RCC_IC20CFGR_IC20INT_Pos));

      LL_RCC_IC20_Enable();
34185ec2:	f7fe fd19 	bl	341848f8 <LL_RCC_IC20_Enable>
34185ec6:	e007      	b.n	34185ed8 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    }
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
34185ec8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185ecc:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34185ed0:	2b10      	cmp	r3, #16
34185ed2:	d101      	bne.n	34185ed8 <HAL_RCCEx_PeriphCLKConfig+0x151c>
    {
      LL_RCC_CLKP_Enable();
34185ed4:	f7fe fd50 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of PSSI clock*/
    __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
34185ed8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185edc:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
34185ee0:	4618      	mov	r0, r3
34185ee2:	f7fd fc9f 	bl	34183824 <LL_RCC_SetPSSIClockSource>
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
34185ee6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185eea:	e9d3 2300 	ldrd	r2, r3, [r3]
34185eee:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
34185ef2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
34185ef6:	2300      	movs	r3, #0
34185ef8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
34185efc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
34185f00:	4603      	mov	r3, r0
34185f02:	460a      	mov	r2, r1
34185f04:	4313      	orrs	r3, r2
34185f06:	d04b      	beq.n	34185fa0 <HAL_RCCEx_PeriphCLKConfig+0x15e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
34185f08:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f0c:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34185f10:	4b78      	ldr	r3, [pc, #480]	@ (341860f4 <HAL_RCCEx_PeriphCLKConfig+0x1738>)
34185f12:	429a      	cmp	r2, r3
34185f14:	d116      	bne.n	34185f44 <HAL_RCCEx_PeriphCLKConfig+0x1588>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34185f16:	4b76      	ldr	r3, [pc, #472]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185f18:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34185f1c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185f20:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185f24:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34185f2a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34185f30:	3b01      	subs	r3, #1
34185f32:	041b      	lsls	r3, r3, #16
34185f34:	4313      	orrs	r3, r2
34185f36:	4a6e      	ldr	r2, [pc, #440]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185f38:	430b      	orrs	r3, r1
34185f3a:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34185f3e:	f7fe f9db 	bl	341842f8 <LL_RCC_IC7_Enable>
34185f42:	e026      	b.n	34185f92 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
34185f44:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f48:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34185f4c:	4b6a      	ldr	r3, [pc, #424]	@ (341860f8 <HAL_RCCEx_PeriphCLKConfig+0x173c>)
34185f4e:	429a      	cmp	r2, r3
34185f50:	d116      	bne.n	34185f80 <HAL_RCCEx_PeriphCLKConfig+0x15c4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34185f52:	4b67      	ldr	r3, [pc, #412]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185f54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34185f58:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185f5c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185f60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34185f66:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34185f6c:	3b01      	subs	r3, #1
34185f6e:	041b      	lsls	r3, r3, #16
34185f70:	4313      	orrs	r3, r2
34185f72:	4a5f      	ldr	r2, [pc, #380]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185f74:	430b      	orrs	r3, r1
34185f76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34185f7a:	f7fe f9fd 	bl	34184378 <LL_RCC_IC8_Enable>
34185f7e:	e008      	b.n	34185f92 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    }
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
34185f80:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f84:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
34185f88:	4b5c      	ldr	r3, [pc, #368]	@ (341860fc <HAL_RCCEx_PeriphCLKConfig+0x1740>)
34185f8a:	429a      	cmp	r2, r3
34185f8c:	d101      	bne.n	34185f92 <HAL_RCCEx_PeriphCLKConfig+0x15d6>
    {
      LL_RCC_CLKP_Enable();
34185f8e:	f7fe fcf3 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI1 clock*/
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
34185f92:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185f96:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
34185f9a:	4618      	mov	r0, r3
34185f9c:	f7fd fc58 	bl	34183850 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
34185fa0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
34185fa8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
34185fac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
34185fb0:	2300      	movs	r3, #0
34185fb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
34185fb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
34185fba:	4603      	mov	r3, r0
34185fbc:	460a      	mov	r2, r1
34185fbe:	4313      	orrs	r3, r2
34185fc0:	d04b      	beq.n	3418605a <HAL_RCCEx_PeriphCLKConfig+0x169e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
34185fc2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fc6:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34185fca:	4b4d      	ldr	r3, [pc, #308]	@ (34186100 <HAL_RCCEx_PeriphCLKConfig+0x1744>)
34185fcc:	429a      	cmp	r2, r3
34185fce:	d116      	bne.n	34185ffe <HAL_RCCEx_PeriphCLKConfig+0x1642>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34185fd0:	4b47      	ldr	r3, [pc, #284]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185fd2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
34185fd6:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34185fda:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34185fde:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fe2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
34185fe4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34185fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
34185fea:	3b01      	subs	r3, #1
34185fec:	041b      	lsls	r3, r3, #16
34185fee:	4313      	orrs	r3, r2
34185ff0:	4a3f      	ldr	r2, [pc, #252]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
34185ff2:	430b      	orrs	r3, r1
34185ff4:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
34185ff8:	f7fe f97e 	bl	341842f8 <LL_RCC_IC7_Enable>
34185ffc:	e026      	b.n	3418604c <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
34185ffe:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186002:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34186006:	4b3f      	ldr	r3, [pc, #252]	@ (34186104 <HAL_RCCEx_PeriphCLKConfig+0x1748>)
34186008:	429a      	cmp	r2, r3
3418600a:	d116      	bne.n	3418603a <HAL_RCCEx_PeriphCLKConfig+0x167e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418600c:	4b38      	ldr	r3, [pc, #224]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418600e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186012:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186016:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418601a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418601e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34186020:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34186026:	3b01      	subs	r3, #1
34186028:	041b      	lsls	r3, r3, #16
3418602a:	4313      	orrs	r3, r2
3418602c:	4a30      	ldr	r2, [pc, #192]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418602e:	430b      	orrs	r3, r1
34186030:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186034:	f7fe f9a0 	bl	34184378 <LL_RCC_IC8_Enable>
34186038:	e008      	b.n	3418604c <HAL_RCCEx_PeriphCLKConfig+0x1690>
    }
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
3418603a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418603e:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
34186042:	4b31      	ldr	r3, [pc, #196]	@ (34186108 <HAL_RCCEx_PeriphCLKConfig+0x174c>)
34186044:	429a      	cmp	r2, r3
34186046:	d101      	bne.n	3418604c <HAL_RCCEx_PeriphCLKConfig+0x1690>
    {
      LL_RCC_CLKP_Enable();
34186048:	f7fe fc96 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SAI2 clock*/
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
3418604c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186050:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
34186054:	4618      	mov	r0, r3
34186056:	f7fd fbfb 	bl	34183850 <LL_RCC_SetSAIClockSource>
  }

  /*---------------------------- SPDIFRX1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
3418605a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418605e:	e9d3 2300 	ldrd	r2, r3, [r3]
34186062:	2100      	movs	r1, #0
34186064:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
34186068:	f003 0301 	and.w	r3, r3, #1
3418606c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
34186070:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
34186074:	4603      	mov	r3, r0
34186076:	460a      	mov	r2, r1
34186078:	4313      	orrs	r3, r2
3418607a:	d056      	beq.n	3418612a <HAL_RCCEx_PeriphCLKConfig+0x176e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));

    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
3418607c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186080:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34186084:	2b02      	cmp	r3, #2
34186086:	d116      	bne.n	341860b6 <HAL_RCCEx_PeriphCLKConfig+0x16fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));

      /* Set IC7 configuration */
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34186088:	4b19      	ldr	r3, [pc, #100]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
3418608a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
3418608e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186092:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186096:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418609a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
3418609c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
341860a2:	3b01      	subs	r3, #1
341860a4:	041b      	lsls	r3, r3, #16
341860a6:	4313      	orrs	r3, r2
341860a8:	4a11      	ldr	r2, [pc, #68]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341860aa:	430b      	orrs	r3, r1
341860ac:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
                 PeriphClkInit->ICSelection[RCC_IC7].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC7].ClockDivider - 1U) << RCC_IC7CFGR_IC7INT_Pos));

      LL_RCC_IC7_Enable();
341860b0:	f7fe f922 	bl	341842f8 <LL_RCC_IC7_Enable>
341860b4:	e032      	b.n	3418611c <HAL_RCCEx_PeriphCLKConfig+0x1760>
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
341860b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860ba:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
341860be:	2b03      	cmp	r3, #3
341860c0:	d124      	bne.n	3418610c <HAL_RCCEx_PeriphCLKConfig+0x1750>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341860c2:	4b0b      	ldr	r3, [pc, #44]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341860c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341860c8:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341860cc:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341860d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341860d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341860da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341860dc:	3b01      	subs	r3, #1
341860de:	041b      	lsls	r3, r3, #16
341860e0:	4313      	orrs	r3, r2
341860e2:	4a03      	ldr	r2, [pc, #12]	@ (341860f0 <HAL_RCCEx_PeriphCLKConfig+0x1734>)
341860e4:	430b      	orrs	r3, r1
341860e6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341860ea:	f7fe f945 	bl	34184378 <LL_RCC_IC8_Enable>
341860ee:	e015      	b.n	3418611c <HAL_RCCEx_PeriphCLKConfig+0x1760>
341860f0:	56028000 	.word	0x56028000
341860f4:	07021418 	.word	0x07021418
341860f8:	07031418 	.word	0x07031418
341860fc:	07011418 	.word	0x07011418
34186100:	07021818 	.word	0x07021818
34186104:	07031818 	.word	0x07031818
34186108:	07011818 	.word	0x07011818
    }
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
3418610c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186110:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34186114:	2b01      	cmp	r3, #1
34186116:	d101      	bne.n	3418611c <HAL_RCCEx_PeriphCLKConfig+0x1760>
    {
      LL_RCC_CLKP_Enable();
34186118:	f7fe fc2e 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPDIFRX1 clock */
    __HAL_RCC_SPDIFRX1_CONFIG(PeriphClkInit->Spdifrx1ClockSelection);
3418611c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186120:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
34186124:	4618      	mov	r0, r3
34186126:	f7fd fba9 	bl	3418387c <LL_RCC_SetSPDIFRXClockSource>
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
3418612a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418612e:	e9d3 2300 	ldrd	r2, r3, [r3]
34186132:	2100      	movs	r1, #0
34186134:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
34186138:	f003 0302 	and.w	r3, r3, #2
3418613c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
34186140:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
34186144:	4603      	mov	r3, r0
34186146:	460a      	mov	r2, r1
34186148:	4313      	orrs	r3, r2
3418614a:	d04b      	beq.n	341861e4 <HAL_RCCEx_PeriphCLKConfig+0x1828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
3418614c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186150:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34186154:	4bc6      	ldr	r3, [pc, #792]	@ (34186470 <HAL_RCCEx_PeriphCLKConfig+0x1ab4>)
34186156:	429a      	cmp	r2, r3
34186158:	d116      	bne.n	34186188 <HAL_RCCEx_PeriphCLKConfig+0x17cc>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
3418615a:	4bc6      	ldr	r3, [pc, #792]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418615c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186160:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186164:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186168:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418616c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3418616e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
34186174:	3b01      	subs	r3, #1
34186176:	041b      	lsls	r3, r3, #16
34186178:	4313      	orrs	r3, r2
3418617a:	4abe      	ldr	r2, [pc, #760]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418617c:	430b      	orrs	r3, r1
3418617e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186182:	f7fe f8f9 	bl	34184378 <LL_RCC_IC8_Enable>
34186186:	e026      	b.n	341861d6 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
34186188:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418618c:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
34186190:	4bb9      	ldr	r3, [pc, #740]	@ (34186478 <HAL_RCCEx_PeriphCLKConfig+0x1abc>)
34186192:	429a      	cmp	r2, r3
34186194:	d116      	bne.n	341861c4 <HAL_RCCEx_PeriphCLKConfig+0x1808>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186196:	4bb7      	ldr	r3, [pc, #732]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186198:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418619c:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341861a0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341861a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341861aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341861b0:	3b01      	subs	r3, #1
341861b2:	041b      	lsls	r3, r3, #16
341861b4:	4313      	orrs	r3, r2
341861b6:	4aaf      	ldr	r2, [pc, #700]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341861b8:	430b      	orrs	r3, r1
341861ba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341861be:	f7fe f91b 	bl	341843f8 <LL_RCC_IC9_Enable>
341861c2:	e008      	b.n	341861d6 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    }
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
341861c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861c8:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
341861cc:	4bab      	ldr	r3, [pc, #684]	@ (3418647c <HAL_RCCEx_PeriphCLKConfig+0x1ac0>)
341861ce:	429a      	cmp	r2, r3
341861d0:	d101      	bne.n	341861d6 <HAL_RCCEx_PeriphCLKConfig+0x181a>
    {
      LL_RCC_CLKP_Enable();
341861d2:	f7fe fbd1 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI1 clock*/
    __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
341861d6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861da:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
341861de:	4618      	mov	r0, r3
341861e0:	f7fd fb62 	bl	341838a8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI2 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
341861e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341861e8:	e9d3 2300 	ldrd	r2, r3, [r3]
341861ec:	2100      	movs	r1, #0
341861ee:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
341861f2:	f003 0304 	and.w	r3, r3, #4
341861f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
341861fa:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
341861fe:	4603      	mov	r3, r0
34186200:	460a      	mov	r2, r1
34186202:	4313      	orrs	r3, r2
34186204:	d04b      	beq.n	3418629e <HAL_RCCEx_PeriphCLKConfig+0x18e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));

    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
34186206:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418620a:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3418620e:	4b9c      	ldr	r3, [pc, #624]	@ (34186480 <HAL_RCCEx_PeriphCLKConfig+0x1ac4>)
34186210:	429a      	cmp	r2, r3
34186212:	d116      	bne.n	34186242 <HAL_RCCEx_PeriphCLKConfig+0x1886>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34186214:	4b97      	ldr	r3, [pc, #604]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186216:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
3418621a:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418621e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186222:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186226:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34186228:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418622c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418622e:	3b01      	subs	r3, #1
34186230:	041b      	lsls	r3, r3, #16
34186232:	4313      	orrs	r3, r2
34186234:	4a8f      	ldr	r2, [pc, #572]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186236:	430b      	orrs	r3, r1
34186238:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
3418623c:	f7fe f89c 	bl	34184378 <LL_RCC_IC8_Enable>
34186240:	e026      	b.n	34186290 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
34186242:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186246:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
3418624a:	4b8e      	ldr	r3, [pc, #568]	@ (34186484 <HAL_RCCEx_PeriphCLKConfig+0x1ac8>)
3418624c:	429a      	cmp	r2, r3
3418624e:	d116      	bne.n	3418627e <HAL_RCCEx_PeriphCLKConfig+0x18c2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186250:	4b88      	ldr	r3, [pc, #544]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186252:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186256:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418625a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418625e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186262:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186264:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418626a:	3b01      	subs	r3, #1
3418626c:	041b      	lsls	r3, r3, #16
3418626e:	4313      	orrs	r3, r2
34186270:	4a80      	ldr	r2, [pc, #512]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186272:	430b      	orrs	r3, r1
34186274:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186278:	f7fe f8be 	bl	341843f8 <LL_RCC_IC9_Enable>
3418627c:	e008      	b.n	34186290 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    }
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
3418627e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186282:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
34186286:	4b80      	ldr	r3, [pc, #512]	@ (34186488 <HAL_RCCEx_PeriphCLKConfig+0x1acc>)
34186288:	429a      	cmp	r2, r3
3418628a:	d101      	bne.n	34186290 <HAL_RCCEx_PeriphCLKConfig+0x18d4>
    {
      LL_RCC_CLKP_Enable();
3418628c:	f7fe fb74 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI2 clock*/
    __HAL_RCC_SPI2_CONFIG(PeriphClkInit->Spi2ClockSelection);
34186290:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186294:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
34186298:	4618      	mov	r0, r3
3418629a:	f7fd fb05 	bl	341838a8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
3418629e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862a2:	e9d3 2300 	ldrd	r2, r3, [r3]
341862a6:	2100      	movs	r1, #0
341862a8:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
341862ac:	f003 0308 	and.w	r3, r3, #8
341862b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
341862b4:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
341862b8:	4603      	mov	r3, r0
341862ba:	460a      	mov	r2, r1
341862bc:	4313      	orrs	r3, r2
341862be:	d04b      	beq.n	34186358 <HAL_RCCEx_PeriphCLKConfig+0x199c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));

    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
341862c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862c4:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
341862c8:	4b70      	ldr	r3, [pc, #448]	@ (3418648c <HAL_RCCEx_PeriphCLKConfig+0x1ad0>)
341862ca:	429a      	cmp	r2, r3
341862cc:	d116      	bne.n	341862fc <HAL_RCCEx_PeriphCLKConfig+0x1940>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
341862ce:	4b69      	ldr	r3, [pc, #420]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341862d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
341862d4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341862d8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341862dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
341862e2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341862e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
341862e8:	3b01      	subs	r3, #1
341862ea:	041b      	lsls	r3, r3, #16
341862ec:	4313      	orrs	r3, r2
341862ee:	4a61      	ldr	r2, [pc, #388]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341862f0:	430b      	orrs	r3, r1
341862f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
341862f6:	f7fe f83f 	bl	34184378 <LL_RCC_IC8_Enable>
341862fa:	e026      	b.n	3418634a <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
341862fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186300:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34186304:	4b62      	ldr	r3, [pc, #392]	@ (34186490 <HAL_RCCEx_PeriphCLKConfig+0x1ad4>)
34186306:	429a      	cmp	r2, r3
34186308:	d116      	bne.n	34186338 <HAL_RCCEx_PeriphCLKConfig+0x197c>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418630a:	4b5a      	ldr	r3, [pc, #360]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418630c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186310:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186314:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186318:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418631c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418631e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186324:	3b01      	subs	r3, #1
34186326:	041b      	lsls	r3, r3, #16
34186328:	4313      	orrs	r3, r2
3418632a:	4a52      	ldr	r2, [pc, #328]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418632c:	430b      	orrs	r3, r1
3418632e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186332:	f7fe f861 	bl	341843f8 <LL_RCC_IC9_Enable>
34186336:	e008      	b.n	3418634a <HAL_RCCEx_PeriphCLKConfig+0x198e>
    }
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
34186338:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418633c:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
34186340:	4b54      	ldr	r3, [pc, #336]	@ (34186494 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>)
34186342:	429a      	cmp	r2, r3
34186344:	d101      	bne.n	3418634a <HAL_RCCEx_PeriphCLKConfig+0x198e>
    {
      LL_RCC_CLKP_Enable();
34186346:	f7fe fb17 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI3 clock*/
    __HAL_RCC_SPI3_CONFIG(PeriphClkInit->Spi3ClockSelection);
3418634a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418634e:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
34186352:	4618      	mov	r0, r3
34186354:	f7fd faa8 	bl	341838a8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI4 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
34186358:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418635c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186360:	2100      	movs	r1, #0
34186362:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
34186366:	f003 0310 	and.w	r3, r3, #16
3418636a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
3418636e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
34186372:	4603      	mov	r3, r0
34186374:	460a      	mov	r2, r1
34186376:	4313      	orrs	r3, r2
34186378:	d04b      	beq.n	34186412 <HAL_RCCEx_PeriphCLKConfig+0x1a56>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));

    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
3418637a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418637e:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
34186382:	4b45      	ldr	r3, [pc, #276]	@ (34186498 <HAL_RCCEx_PeriphCLKConfig+0x1adc>)
34186384:	429a      	cmp	r2, r3
34186386:	d116      	bne.n	341863b6 <HAL_RCCEx_PeriphCLKConfig+0x19fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186388:	4b3a      	ldr	r3, [pc, #232]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
3418638a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3418638e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186392:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186396:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418639a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418639c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341863a2:	3b01      	subs	r3, #1
341863a4:	041b      	lsls	r3, r3, #16
341863a6:	4313      	orrs	r3, r2
341863a8:	4a32      	ldr	r2, [pc, #200]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341863aa:	430b      	orrs	r3, r1
341863ac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341863b0:	f7fe f822 	bl	341843f8 <LL_RCC_IC9_Enable>
341863b4:	e026      	b.n	34186404 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
341863b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863ba:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
341863be:	4b37      	ldr	r3, [pc, #220]	@ (3418649c <HAL_RCCEx_PeriphCLKConfig+0x1ae0>)
341863c0:	429a      	cmp	r2, r3
341863c2:	d116      	bne.n	341863f2 <HAL_RCCEx_PeriphCLKConfig+0x1a36>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341863c4:	4b2b      	ldr	r3, [pc, #172]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341863c6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341863ca:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341863ce:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341863d2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341863d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341863de:	3b01      	subs	r3, #1
341863e0:	041b      	lsls	r3, r3, #16
341863e2:	4313      	orrs	r3, r2
341863e4:	4a23      	ldr	r2, [pc, #140]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
341863e6:	430b      	orrs	r3, r1
341863e8:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341863ec:	f7fe f904 	bl	341845f8 <LL_RCC_IC14_Enable>
341863f0:	e008      	b.n	34186404 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    }
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
341863f2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341863f6:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
341863fa:	4b29      	ldr	r3, [pc, #164]	@ (341864a0 <HAL_RCCEx_PeriphCLKConfig+0x1ae4>)
341863fc:	429a      	cmp	r2, r3
341863fe:	d101      	bne.n	34186404 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
    {
      LL_RCC_CLKP_Enable();
34186400:	f7fe faba 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI4 clock */
    __HAL_RCC_SPI4_CONFIG(PeriphClkInit->Spi4ClockSelection);
34186404:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186408:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
3418640c:	4618      	mov	r0, r3
3418640e:	f7fd fa4b 	bl	341838a8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
34186412:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186416:	e9d3 2300 	ldrd	r2, r3, [r3]
3418641a:	2100      	movs	r1, #0
3418641c:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
34186420:	f003 0320 	and.w	r3, r3, #32
34186424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
34186428:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
3418642c:	4603      	mov	r3, r0
3418642e:	460a      	mov	r2, r1
34186430:	4313      	orrs	r3, r2
34186432:	d067      	beq.n	34186504 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));

    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
34186434:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186438:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
3418643c:	4b19      	ldr	r3, [pc, #100]	@ (341864a4 <HAL_RCCEx_PeriphCLKConfig+0x1ae8>)
3418643e:	429a      	cmp	r2, r3
34186440:	d132      	bne.n	341864a8 <HAL_RCCEx_PeriphCLKConfig+0x1aec>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186442:	4b0c      	ldr	r3, [pc, #48]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186444:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186448:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418644c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186450:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186454:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186456:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418645a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418645c:	3b01      	subs	r3, #1
3418645e:	041b      	lsls	r3, r3, #16
34186460:	4313      	orrs	r3, r2
34186462:	4a04      	ldr	r2, [pc, #16]	@ (34186474 <HAL_RCCEx_PeriphCLKConfig+0x1ab8>)
34186464:	430b      	orrs	r3, r1
34186466:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418646a:	f7fd ffc5 	bl	341843f8 <LL_RCC_IC9_Enable>
3418646e:	e042      	b.n	341864f6 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
34186470:	07020420 	.word	0x07020420
34186474:	56028000 	.word	0x56028000
34186478:	07030420 	.word	0x07030420
3418647c:	07010420 	.word	0x07010420
34186480:	07020820 	.word	0x07020820
34186484:	07030820 	.word	0x07030820
34186488:	07010820 	.word	0x07010820
3418648c:	07020c20 	.word	0x07020c20
34186490:	07030c20 	.word	0x07030c20
34186494:	07010c20 	.word	0x07010c20
34186498:	07021020 	.word	0x07021020
3418649c:	07031020 	.word	0x07031020
341864a0:	07011020 	.word	0x07011020
341864a4:	07021420 	.word	0x07021420
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
341864a8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864ac:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
341864b0:	4bc2      	ldr	r3, [pc, #776]	@ (341867bc <HAL_RCCEx_PeriphCLKConfig+0x1e00>)
341864b2:	429a      	cmp	r2, r3
341864b4:	d116      	bne.n	341864e4 <HAL_RCCEx_PeriphCLKConfig+0x1b28>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341864b6:	4bc2      	ldr	r3, [pc, #776]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341864b8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341864bc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341864c0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341864c4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864c8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341864ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341864d0:	3b01      	subs	r3, #1
341864d2:	041b      	lsls	r3, r3, #16
341864d4:	4313      	orrs	r3, r2
341864d6:	4aba      	ldr	r2, [pc, #744]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341864d8:	430b      	orrs	r3, r1
341864da:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341864de:	f7fe f88b 	bl	341845f8 <LL_RCC_IC14_Enable>
341864e2:	e008      	b.n	341864f6 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    }
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
341864e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864e8:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
341864ec:	4bb5      	ldr	r3, [pc, #724]	@ (341867c4 <HAL_RCCEx_PeriphCLKConfig+0x1e08>)
341864ee:	429a      	cmp	r2, r3
341864f0:	d101      	bne.n	341864f6 <HAL_RCCEx_PeriphCLKConfig+0x1b3a>
    {
      LL_RCC_CLKP_Enable();
341864f2:	f7fe fa41 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI5 clock */
    __HAL_RCC_SPI5_CONFIG(PeriphClkInit->Spi5ClockSelection);
341864f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341864fa:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
341864fe:	4618      	mov	r0, r3
34186500:	f7fd f9d2 	bl	341838a8 <LL_RCC_SetSPIClockSource>
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
34186504:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186508:	e9d3 2300 	ldrd	r2, r3, [r3]
3418650c:	2100      	movs	r1, #0
3418650e:	67b9      	str	r1, [r7, #120]	@ 0x78
34186510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
34186514:	67fb      	str	r3, [r7, #124]	@ 0x7c
34186516:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
3418651a:	4603      	mov	r3, r0
3418651c:	460a      	mov	r2, r1
3418651e:	4313      	orrs	r3, r2
34186520:	d04b      	beq.n	341865ba <HAL_RCCEx_PeriphCLKConfig+0x1bfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
34186522:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186526:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
3418652a:	4ba7      	ldr	r3, [pc, #668]	@ (341867c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>)
3418652c:	429a      	cmp	r2, r3
3418652e:	d116      	bne.n	3418655e <HAL_RCCEx_PeriphCLKConfig+0x1ba2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));

      /* Set IC8 configuration */
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34186530:	4ba3      	ldr	r3, [pc, #652]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34186536:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418653a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418653e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186542:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
34186544:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418654a:	3b01      	subs	r3, #1
3418654c:	041b      	lsls	r3, r3, #16
3418654e:	4313      	orrs	r3, r2
34186550:	4a9b      	ldr	r2, [pc, #620]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186552:	430b      	orrs	r3, r1
34186554:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                 PeriphClkInit->ICSelection[RCC_IC8].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC8].ClockDivider - 1U) << RCC_IC8CFGR_IC8INT_Pos));

      LL_RCC_IC8_Enable();
34186558:	f7fd ff0e 	bl	34184378 <LL_RCC_IC8_Enable>
3418655c:	e026      	b.n	341865ac <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
3418655e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186562:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
34186566:	4b99      	ldr	r3, [pc, #612]	@ (341867cc <HAL_RCCEx_PeriphCLKConfig+0x1e10>)
34186568:	429a      	cmp	r2, r3
3418656a:	d116      	bne.n	3418659a <HAL_RCCEx_PeriphCLKConfig+0x1bde>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418656c:	4b94      	ldr	r3, [pc, #592]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418656e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186572:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186576:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418657a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418657e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186580:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186586:	3b01      	subs	r3, #1
34186588:	041b      	lsls	r3, r3, #16
3418658a:	4313      	orrs	r3, r2
3418658c:	4a8c      	ldr	r2, [pc, #560]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418658e:	430b      	orrs	r3, r1
34186590:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186594:	f7fd ff30 	bl	341843f8 <LL_RCC_IC9_Enable>
34186598:	e008      	b.n	341865ac <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    }
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
3418659a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418659e:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
341865a2:	4b8b      	ldr	r3, [pc, #556]	@ (341867d0 <HAL_RCCEx_PeriphCLKConfig+0x1e14>)
341865a4:	429a      	cmp	r2, r3
341865a6:	d101      	bne.n	341865ac <HAL_RCCEx_PeriphCLKConfig+0x1bf0>
    {
      LL_RCC_CLKP_Enable();
341865a8:	f7fe f9e6 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of SPI6 clock*/
    __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
341865ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865b0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
341865b4:	4618      	mov	r0, r3
341865b6:	f7fd f977 	bl	341838a8 <LL_RCC_SetSPIClockSource>
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
341865ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865be:	e9d3 2300 	ldrd	r2, r3, [r3]
341865c2:	2100      	movs	r1, #0
341865c4:	6739      	str	r1, [r7, #112]	@ 0x70
341865c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
341865ca:	677b      	str	r3, [r7, #116]	@ 0x74
341865cc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
341865d0:	4603      	mov	r3, r0
341865d2:	460a      	mov	r2, r1
341865d4:	4313      	orrs	r3, r2
341865d6:	d04b      	beq.n	34186670 <HAL_RCCEx_PeriphCLKConfig+0x1cb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
341865d8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865dc:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
341865e0:	4b7c      	ldr	r3, [pc, #496]	@ (341867d4 <HAL_RCCEx_PeriphCLKConfig+0x1e18>)
341865e2:	429a      	cmp	r2, r3
341865e4:	d116      	bne.n	34186614 <HAL_RCCEx_PeriphCLKConfig+0x1c58>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341865e6:	4b76      	ldr	r3, [pc, #472]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341865e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341865ec:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341865f0:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341865f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341865fa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341865fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186600:	3b01      	subs	r3, #1
34186602:	041b      	lsls	r3, r3, #16
34186604:	4313      	orrs	r3, r2
34186606:	4a6e      	ldr	r2, [pc, #440]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186608:	430b      	orrs	r3, r1
3418660a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418660e:	f7fd fef3 	bl	341843f8 <LL_RCC_IC9_Enable>
34186612:	e026      	b.n	34186662 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
34186614:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186618:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
3418661c:	4b6e      	ldr	r3, [pc, #440]	@ (341867d8 <HAL_RCCEx_PeriphCLKConfig+0x1e1c>)
3418661e:	429a      	cmp	r2, r3
34186620:	d116      	bne.n	34186650 <HAL_RCCEx_PeriphCLKConfig+0x1c94>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186622:	4b67      	ldr	r3, [pc, #412]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186624:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186628:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418662c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186630:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186634:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186636:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418663a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418663c:	3b01      	subs	r3, #1
3418663e:	041b      	lsls	r3, r3, #16
34186640:	4313      	orrs	r3, r2
34186642:	4a5f      	ldr	r2, [pc, #380]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186644:	430b      	orrs	r3, r1
34186646:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418664a:	f7fd ffd5 	bl	341845f8 <LL_RCC_IC14_Enable>
3418664e:	e008      	b.n	34186662 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    }
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
34186650:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186654:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
34186658:	4b60      	ldr	r3, [pc, #384]	@ (341867dc <HAL_RCCEx_PeriphCLKConfig+0x1e20>)
3418665a:	429a      	cmp	r2, r3
3418665c:	d101      	bne.n	34186662 <HAL_RCCEx_PeriphCLKConfig+0x1ca6>
    {
      LL_RCC_CLKP_Enable();
3418665e:	f7fe f98b 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART1 clock */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
34186662:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186666:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
3418666a:	4618      	mov	r0, r3
3418666c:	f7fd f927 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
34186670:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186674:	e9d3 2300 	ldrd	r2, r3, [r3]
34186678:	2100      	movs	r1, #0
3418667a:	66b9      	str	r1, [r7, #104]	@ 0x68
3418667c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
34186680:	66fb      	str	r3, [r7, #108]	@ 0x6c
34186682:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
34186686:	4603      	mov	r3, r0
34186688:	460a      	mov	r2, r1
3418668a:	4313      	orrs	r3, r2
3418668c:	d04b      	beq.n	34186726 <HAL_RCCEx_PeriphCLKConfig+0x1d6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
3418668e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186692:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
34186696:	4b52      	ldr	r3, [pc, #328]	@ (341867e0 <HAL_RCCEx_PeriphCLKConfig+0x1e24>)
34186698:	429a      	cmp	r2, r3
3418669a:	d116      	bne.n	341866ca <HAL_RCCEx_PeriphCLKConfig+0x1d0e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3418669c:	4b48      	ldr	r3, [pc, #288]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
3418669e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341866a2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341866a6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341866aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341866b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341866b6:	3b01      	subs	r3, #1
341866b8:	041b      	lsls	r3, r3, #16
341866ba:	4313      	orrs	r3, r2
341866bc:	4a40      	ldr	r2, [pc, #256]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341866be:	430b      	orrs	r3, r1
341866c0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341866c4:	f7fd fe98 	bl	341843f8 <LL_RCC_IC9_Enable>
341866c8:	e026      	b.n	34186718 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
341866ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866ce:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
341866d2:	4b44      	ldr	r3, [pc, #272]	@ (341867e4 <HAL_RCCEx_PeriphCLKConfig+0x1e28>)
341866d4:	429a      	cmp	r2, r3
341866d6:	d116      	bne.n	34186706 <HAL_RCCEx_PeriphCLKConfig+0x1d4a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341866d8:	4b39      	ldr	r3, [pc, #228]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341866da:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341866de:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341866e2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341866e6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341866ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341866f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341866f2:	3b01      	subs	r3, #1
341866f4:	041b      	lsls	r3, r3, #16
341866f6:	4313      	orrs	r3, r2
341866f8:	4a31      	ldr	r2, [pc, #196]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341866fa:	430b      	orrs	r3, r1
341866fc:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186700:	f7fd ff7a 	bl	341845f8 <LL_RCC_IC14_Enable>
34186704:	e008      	b.n	34186718 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    }
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
34186706:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418670a:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
3418670e:	4b36      	ldr	r3, [pc, #216]	@ (341867e8 <HAL_RCCEx_PeriphCLKConfig+0x1e2c>)
34186710:	429a      	cmp	r2, r3
34186712:	d101      	bne.n	34186718 <HAL_RCCEx_PeriphCLKConfig+0x1d5c>
    {
      LL_RCC_CLKP_Enable();
34186714:	f7fe f930 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART2 clock */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
34186718:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418671c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
34186720:	4618      	mov	r0, r3
34186722:	f7fd f8cc 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART3 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
34186726:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418672a:	e9d3 2300 	ldrd	r2, r3, [r3]
3418672e:	2100      	movs	r1, #0
34186730:	6639      	str	r1, [r7, #96]	@ 0x60
34186732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
34186736:	667b      	str	r3, [r7, #100]	@ 0x64
34186738:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
3418673c:	4603      	mov	r3, r0
3418673e:	460a      	mov	r2, r1
34186740:	4313      	orrs	r3, r2
34186742:	d067      	beq.n	34186814 <HAL_RCCEx_PeriphCLKConfig+0x1e58>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
34186744:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186748:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
3418674c:	4b27      	ldr	r3, [pc, #156]	@ (341867ec <HAL_RCCEx_PeriphCLKConfig+0x1e30>)
3418674e:	429a      	cmp	r2, r3
34186750:	d116      	bne.n	34186780 <HAL_RCCEx_PeriphCLKConfig+0x1dc4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186752:	4b1b      	ldr	r3, [pc, #108]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186754:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186758:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418675c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186760:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186764:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186766:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418676a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418676c:	3b01      	subs	r3, #1
3418676e:	041b      	lsls	r3, r3, #16
34186770:	4313      	orrs	r3, r2
34186772:	4a13      	ldr	r2, [pc, #76]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186774:	430b      	orrs	r3, r1
34186776:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418677a:	f7fd fe3d 	bl	341843f8 <LL_RCC_IC9_Enable>
3418677e:	e042      	b.n	34186806 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
34186780:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186784:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
34186788:	4b19      	ldr	r3, [pc, #100]	@ (341867f0 <HAL_RCCEx_PeriphCLKConfig+0x1e34>)
3418678a:	429a      	cmp	r2, r3
3418678c:	d132      	bne.n	341867f4 <HAL_RCCEx_PeriphCLKConfig+0x1e38>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418678e:	4b0c      	ldr	r3, [pc, #48]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
34186790:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186794:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186798:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418679c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867a0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341867a2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
341867a8:	3b01      	subs	r3, #1
341867aa:	041b      	lsls	r3, r3, #16
341867ac:	4313      	orrs	r3, r2
341867ae:	4a04      	ldr	r2, [pc, #16]	@ (341867c0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>)
341867b0:	430b      	orrs	r3, r1
341867b2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341867b6:	f7fd ff1f 	bl	341845f8 <LL_RCC_IC14_Enable>
341867ba:	e024      	b.n	34186806 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
341867bc:	07031420 	.word	0x07031420
341867c0:	56028000 	.word	0x56028000
341867c4:	07011420 	.word	0x07011420
341867c8:	07021820 	.word	0x07021820
341867cc:	07031820 	.word	0x07031820
341867d0:	07011820 	.word	0x07011820
341867d4:	07020030 	.word	0x07020030
341867d8:	07030030 	.word	0x07030030
341867dc:	07010030 	.word	0x07010030
341867e0:	07020430 	.word	0x07020430
341867e4:	07030430 	.word	0x07030430
341867e8:	07010430 	.word	0x07010430
341867ec:	07020830 	.word	0x07020830
341867f0:	07030830 	.word	0x07030830
    }
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
341867f4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341867f8:	f8d3 2158 	ldr.w	r2, [r3, #344]	@ 0x158
341867fc:	4bb3      	ldr	r3, [pc, #716]	@ (34186acc <HAL_RCCEx_PeriphCLKConfig+0x2110>)
341867fe:	429a      	cmp	r2, r3
34186800:	d101      	bne.n	34186806 <HAL_RCCEx_PeriphCLKConfig+0x1e4a>
    {
      LL_RCC_CLKP_Enable();
34186802:	f7fe f8b9 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART3 clock */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
34186806:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418680a:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
3418680e:	4618      	mov	r0, r3
34186810:	f7fd f855 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART4 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
34186814:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186818:	e9d3 2300 	ldrd	r2, r3, [r3]
3418681c:	2100      	movs	r1, #0
3418681e:	65b9      	str	r1, [r7, #88]	@ 0x58
34186820:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34186824:	65fb      	str	r3, [r7, #92]	@ 0x5c
34186826:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
3418682a:	4603      	mov	r3, r0
3418682c:	460a      	mov	r2, r1
3418682e:	4313      	orrs	r3, r2
34186830:	d04b      	beq.n	341868ca <HAL_RCCEx_PeriphCLKConfig+0x1f0e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
34186832:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186836:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3418683a:	4ba5      	ldr	r3, [pc, #660]	@ (34186ad0 <HAL_RCCEx_PeriphCLKConfig+0x2114>)
3418683c:	429a      	cmp	r2, r3
3418683e:	d116      	bne.n	3418686e <HAL_RCCEx_PeriphCLKConfig+0x1eb2>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186840:	4ba4      	ldr	r3, [pc, #656]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186842:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186846:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418684a:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418684e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186852:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186854:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418685a:	3b01      	subs	r3, #1
3418685c:	041b      	lsls	r3, r3, #16
3418685e:	4313      	orrs	r3, r2
34186860:	4a9c      	ldr	r2, [pc, #624]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186862:	430b      	orrs	r3, r1
34186864:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186868:	f7fd fdc6 	bl	341843f8 <LL_RCC_IC9_Enable>
3418686c:	e026      	b.n	341868bc <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
3418686e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186872:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
34186876:	4b98      	ldr	r3, [pc, #608]	@ (34186ad8 <HAL_RCCEx_PeriphCLKConfig+0x211c>)
34186878:	429a      	cmp	r2, r3
3418687a:	d116      	bne.n	341868aa <HAL_RCCEx_PeriphCLKConfig+0x1eee>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3418687c:	4b95      	ldr	r3, [pc, #596]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418687e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186882:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186886:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
3418688a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418688e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186890:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186894:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186896:	3b01      	subs	r3, #1
34186898:	041b      	lsls	r3, r3, #16
3418689a:	4313      	orrs	r3, r2
3418689c:	4a8d      	ldr	r2, [pc, #564]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
3418689e:	430b      	orrs	r3, r1
341868a0:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
341868a4:	f7fd fea8 	bl	341845f8 <LL_RCC_IC14_Enable>
341868a8:	e008      	b.n	341868bc <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    }
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
341868aa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868ae:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
341868b2:	4b8a      	ldr	r3, [pc, #552]	@ (34186adc <HAL_RCCEx_PeriphCLKConfig+0x2120>)
341868b4:	429a      	cmp	r2, r3
341868b6:	d101      	bne.n	341868bc <HAL_RCCEx_PeriphCLKConfig+0x1f00>
    {
      LL_RCC_CLKP_Enable();
341868b8:	f7fe f85e 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART4 clock */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
341868bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868c0:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341868c4:	4618      	mov	r0, r3
341868c6:	f7fc fffa 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART5 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
341868ca:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868ce:	e9d3 2300 	ldrd	r2, r3, [r3]
341868d2:	2100      	movs	r1, #0
341868d4:	6539      	str	r1, [r7, #80]	@ 0x50
341868d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
341868da:	657b      	str	r3, [r7, #84]	@ 0x54
341868dc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
341868e0:	4603      	mov	r3, r0
341868e2:	460a      	mov	r2, r1
341868e4:	4313      	orrs	r3, r2
341868e6:	d04b      	beq.n	34186980 <HAL_RCCEx_PeriphCLKConfig+0x1fc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
341868e8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341868ec:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
341868f0:	4b7b      	ldr	r3, [pc, #492]	@ (34186ae0 <HAL_RCCEx_PeriphCLKConfig+0x2124>)
341868f2:	429a      	cmp	r2, r3
341868f4:	d116      	bne.n	34186924 <HAL_RCCEx_PeriphCLKConfig+0x1f68>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341868f6:	4b77      	ldr	r3, [pc, #476]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341868f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341868fc:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186900:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186904:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186908:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418690a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418690e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186910:	3b01      	subs	r3, #1
34186912:	041b      	lsls	r3, r3, #16
34186914:	4313      	orrs	r3, r2
34186916:	4a6f      	ldr	r2, [pc, #444]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186918:	430b      	orrs	r3, r1
3418691a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
3418691e:	f7fd fd6b 	bl	341843f8 <LL_RCC_IC9_Enable>
34186922:	e026      	b.n	34186972 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
34186924:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186928:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
3418692c:	4b6d      	ldr	r3, [pc, #436]	@ (34186ae4 <HAL_RCCEx_PeriphCLKConfig+0x2128>)
3418692e:	429a      	cmp	r2, r3
34186930:	d116      	bne.n	34186960 <HAL_RCCEx_PeriphCLKConfig+0x1fa4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186932:	4b68      	ldr	r3, [pc, #416]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186934:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186938:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
3418693c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186940:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186944:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186946:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
3418694a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
3418694c:	3b01      	subs	r3, #1
3418694e:	041b      	lsls	r3, r3, #16
34186950:	4313      	orrs	r3, r2
34186952:	4a60      	ldr	r2, [pc, #384]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186954:	430b      	orrs	r3, r1
34186956:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
3418695a:	f7fd fe4d 	bl	341845f8 <LL_RCC_IC14_Enable>
3418695e:	e008      	b.n	34186972 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    }
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
34186960:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186964:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
34186968:	4b5f      	ldr	r3, [pc, #380]	@ (34186ae8 <HAL_RCCEx_PeriphCLKConfig+0x212c>)
3418696a:	429a      	cmp	r2, r3
3418696c:	d101      	bne.n	34186972 <HAL_RCCEx_PeriphCLKConfig+0x1fb6>
    {
      LL_RCC_CLKP_Enable();
3418696e:	f7fe f803 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART5 clock */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
34186972:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186976:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
3418697a:	4618      	mov	r0, r3
3418697c:	f7fc ff9f 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
34186980:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186984:	e9d3 2300 	ldrd	r2, r3, [r3]
34186988:	2100      	movs	r1, #0
3418698a:	64b9      	str	r1, [r7, #72]	@ 0x48
3418698c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34186990:	64fb      	str	r3, [r7, #76]	@ 0x4c
34186992:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
34186996:	4603      	mov	r3, r0
34186998:	460a      	mov	r2, r1
3418699a:	4313      	orrs	r3, r2
3418699c:	d04b      	beq.n	34186a36 <HAL_RCCEx_PeriphCLKConfig+0x207a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
3418699e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869a2:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
341869a6:	4b51      	ldr	r3, [pc, #324]	@ (34186aec <HAL_RCCEx_PeriphCLKConfig+0x2130>)
341869a8:	429a      	cmp	r2, r3
341869aa:	d116      	bne.n	341869da <HAL_RCCEx_PeriphCLKConfig+0x201e>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
341869ac:	4b49      	ldr	r3, [pc, #292]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341869ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
341869b2:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341869b6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341869ba:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
341869c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
341869c6:	3b01      	subs	r3, #1
341869c8:	041b      	lsls	r3, r3, #16
341869ca:	4313      	orrs	r3, r2
341869cc:	4a41      	ldr	r2, [pc, #260]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341869ce:	430b      	orrs	r3, r1
341869d0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
341869d4:	f7fd fd10 	bl	341843f8 <LL_RCC_IC9_Enable>
341869d8:	e026      	b.n	34186a28 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
341869da:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869de:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
341869e2:	4b43      	ldr	r3, [pc, #268]	@ (34186af0 <HAL_RCCEx_PeriphCLKConfig+0x2134>)
341869e4:	429a      	cmp	r2, r3
341869e6:	d116      	bne.n	34186a16 <HAL_RCCEx_PeriphCLKConfig+0x205a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
341869e8:	4b3a      	ldr	r3, [pc, #232]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
341869ea:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
341869ee:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
341869f2:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
341869f6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
341869fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
341869fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186a02:	3b01      	subs	r3, #1
34186a04:	041b      	lsls	r3, r3, #16
34186a06:	4313      	orrs	r3, r2
34186a08:	4a32      	ldr	r2, [pc, #200]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186a0a:	430b      	orrs	r3, r1
34186a0c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186a10:	f7fd fdf2 	bl	341845f8 <LL_RCC_IC14_Enable>
34186a14:	e008      	b.n	34186a28 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    }
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
34186a16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a1a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
34186a1e:	4b35      	ldr	r3, [pc, #212]	@ (34186af4 <HAL_RCCEx_PeriphCLKConfig+0x2138>)
34186a20:	429a      	cmp	r2, r3
34186a22:	d101      	bne.n	34186a28 <HAL_RCCEx_PeriphCLKConfig+0x206c>
    {
      LL_RCC_CLKP_Enable();
34186a24:	f7fd ffa8 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART6 clock */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
34186a28:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a2c:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
34186a30:	4618      	mov	r0, r3
34186a32:	f7fc ff44 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART7 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
34186a36:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
34186a3e:	2100      	movs	r1, #0
34186a40:	6439      	str	r1, [r7, #64]	@ 0x40
34186a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
34186a46:	647b      	str	r3, [r7, #68]	@ 0x44
34186a48:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
34186a4c:	4603      	mov	r3, r0
34186a4e:	460a      	mov	r2, r1
34186a50:	4313      	orrs	r3, r2
34186a52:	d065      	beq.n	34186b20 <HAL_RCCEx_PeriphCLKConfig+0x2164>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
34186a54:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a58:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34186a5c:	4b26      	ldr	r3, [pc, #152]	@ (34186af8 <HAL_RCCEx_PeriphCLKConfig+0x213c>)
34186a5e:	429a      	cmp	r2, r3
34186a60:	d116      	bne.n	34186a90 <HAL_RCCEx_PeriphCLKConfig+0x20d4>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186a62:	4b1c      	ldr	r3, [pc, #112]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186a64:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186a68:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186a6c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186a70:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186a76:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186a7c:	3b01      	subs	r3, #1
34186a7e:	041b      	lsls	r3, r3, #16
34186a80:	4313      	orrs	r3, r2
34186a82:	4a14      	ldr	r2, [pc, #80]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186a84:	430b      	orrs	r3, r1
34186a86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186a8a:	f7fd fcb5 	bl	341843f8 <LL_RCC_IC9_Enable>
34186a8e:	e040      	b.n	34186b12 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
34186a90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186a94:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34186a98:	4b18      	ldr	r3, [pc, #96]	@ (34186afc <HAL_RCCEx_PeriphCLKConfig+0x2140>)
34186a9a:	429a      	cmp	r2, r3
34186a9c:	d130      	bne.n	34186b00 <HAL_RCCEx_PeriphCLKConfig+0x2144>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186a9e:	4b0d      	ldr	r3, [pc, #52]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186aa0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186aa4:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186aa8:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186aac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ab0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186ab2:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ab6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186ab8:	3b01      	subs	r3, #1
34186aba:	041b      	lsls	r3, r3, #16
34186abc:	4313      	orrs	r3, r2
34186abe:	4a05      	ldr	r2, [pc, #20]	@ (34186ad4 <HAL_RCCEx_PeriphCLKConfig+0x2118>)
34186ac0:	430b      	orrs	r3, r1
34186ac2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186ac6:	f7fd fd97 	bl	341845f8 <LL_RCC_IC14_Enable>
34186aca:	e022      	b.n	34186b12 <HAL_RCCEx_PeriphCLKConfig+0x2156>
34186acc:	07010830 	.word	0x07010830
34186ad0:	07020c30 	.word	0x07020c30
34186ad4:	56028000 	.word	0x56028000
34186ad8:	07030c30 	.word	0x07030c30
34186adc:	07010c30 	.word	0x07010c30
34186ae0:	07021030 	.word	0x07021030
34186ae4:	07031030 	.word	0x07031030
34186ae8:	07011030 	.word	0x07011030
34186aec:	07021430 	.word	0x07021430
34186af0:	07031430 	.word	0x07031430
34186af4:	07011430 	.word	0x07011430
34186af8:	07021830 	.word	0x07021830
34186afc:	07031830 	.word	0x07031830
    }
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
34186b00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b04:	f8d3 2168 	ldr.w	r2, [r3, #360]	@ 0x168
34186b08:	4bca      	ldr	r3, [pc, #808]	@ (34186e34 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
34186b0a:	429a      	cmp	r2, r3
34186b0c:	d101      	bne.n	34186b12 <HAL_RCCEx_PeriphCLKConfig+0x2156>
    {
      LL_RCC_CLKP_Enable();
34186b0e:	f7fd ff33 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART7 clock */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
34186b12:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b16:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
34186b1a:	4618      	mov	r0, r3
34186b1c:	f7fc fecf 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART8 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
34186b20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b24:	e9d3 2300 	ldrd	r2, r3, [r3]
34186b28:	2100      	movs	r1, #0
34186b2a:	63b9      	str	r1, [r7, #56]	@ 0x38
34186b2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
34186b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
34186b32:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
34186b36:	4603      	mov	r3, r0
34186b38:	460a      	mov	r2, r1
34186b3a:	4313      	orrs	r3, r2
34186b3c:	d04b      	beq.n	34186bd6 <HAL_RCCEx_PeriphCLKConfig+0x221a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
34186b3e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b42:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34186b46:	4bbc      	ldr	r3, [pc, #752]	@ (34186e38 <HAL_RCCEx_PeriphCLKConfig+0x247c>)
34186b48:	429a      	cmp	r2, r3
34186b4a:	d116      	bne.n	34186b7a <HAL_RCCEx_PeriphCLKConfig+0x21be>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186b4c:	4bbb      	ldr	r3, [pc, #748]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186b4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186b52:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186b56:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186b5a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186b60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186b66:	3b01      	subs	r3, #1
34186b68:	041b      	lsls	r3, r3, #16
34186b6a:	4313      	orrs	r3, r2
34186b6c:	4ab3      	ldr	r2, [pc, #716]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186b6e:	430b      	orrs	r3, r1
34186b70:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186b74:	f7fd fc40 	bl	341843f8 <LL_RCC_IC9_Enable>
34186b78:	e026      	b.n	34186bc8 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
34186b7a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b7e:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34186b82:	4baf      	ldr	r3, [pc, #700]	@ (34186e40 <HAL_RCCEx_PeriphCLKConfig+0x2484>)
34186b84:	429a      	cmp	r2, r3
34186b86:	d116      	bne.n	34186bb6 <HAL_RCCEx_PeriphCLKConfig+0x21fa>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186b88:	4bac      	ldr	r3, [pc, #688]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186b8a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186b8e:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186b92:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186b96:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186b9a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186b9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186ba2:	3b01      	subs	r3, #1
34186ba4:	041b      	lsls	r3, r3, #16
34186ba6:	4313      	orrs	r3, r2
34186ba8:	4aa4      	ldr	r2, [pc, #656]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186baa:	430b      	orrs	r3, r1
34186bac:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186bb0:	f7fd fd22 	bl	341845f8 <LL_RCC_IC14_Enable>
34186bb4:	e008      	b.n	34186bc8 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    }
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
34186bb6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bba:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
34186bbe:	4ba1      	ldr	r3, [pc, #644]	@ (34186e44 <HAL_RCCEx_PeriphCLKConfig+0x2488>)
34186bc0:	429a      	cmp	r2, r3
34186bc2:	d101      	bne.n	34186bc8 <HAL_RCCEx_PeriphCLKConfig+0x220c>
    {
      LL_RCC_CLKP_Enable();
34186bc4:	f7fd fed8 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART8 clock */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
34186bc8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bcc:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
34186bd0:	4618      	mov	r0, r3
34186bd2:	f7fc fe74 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- UART9 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
34186bd6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bda:	e9d3 2300 	ldrd	r2, r3, [r3]
34186bde:	2100      	movs	r1, #0
34186be0:	6339      	str	r1, [r7, #48]	@ 0x30
34186be2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
34186be6:	637b      	str	r3, [r7, #52]	@ 0x34
34186be8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
34186bec:	4603      	mov	r3, r0
34186bee:	460a      	mov	r2, r1
34186bf0:	4313      	orrs	r3, r2
34186bf2:	d04b      	beq.n	34186c8c <HAL_RCCEx_PeriphCLKConfig+0x22d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));

    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
34186bf4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186bf8:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186bfc:	4a92      	ldr	r2, [pc, #584]	@ (34186e48 <HAL_RCCEx_PeriphCLKConfig+0x248c>)
34186bfe:	4293      	cmp	r3, r2
34186c00:	d116      	bne.n	34186c30 <HAL_RCCEx_PeriphCLKConfig+0x2274>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186c02:	4b8e      	ldr	r3, [pc, #568]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186c04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186c08:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186c0c:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186c10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
34186c16:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
34186c1c:	3b01      	subs	r3, #1
34186c1e:	041b      	lsls	r3, r3, #16
34186c20:	4313      	orrs	r3, r2
34186c22:	4a86      	ldr	r2, [pc, #536]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186c24:	430b      	orrs	r3, r1
34186c26:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186c2a:	f7fd fbe5 	bl	341843f8 <LL_RCC_IC9_Enable>
34186c2e:	e026      	b.n	34186c7e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
34186c30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c34:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186c38:	4a84      	ldr	r2, [pc, #528]	@ (34186e4c <HAL_RCCEx_PeriphCLKConfig+0x2490>)
34186c3a:	4293      	cmp	r3, r2
34186c3c:	d116      	bne.n	34186c6c <HAL_RCCEx_PeriphCLKConfig+0x22b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186c3e:	4b7f      	ldr	r3, [pc, #508]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186c40:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186c44:	f023 5143 	bic.w	r1, r3, #817889280	@ 0x30c00000
34186c48:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
34186c4c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c50:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
34186c52:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
34186c58:	3b01      	subs	r3, #1
34186c5a:	041b      	lsls	r3, r3, #16
34186c5c:	4313      	orrs	r3, r2
34186c5e:	4a77      	ldr	r2, [pc, #476]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186c60:	430b      	orrs	r3, r1
34186c62:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186c66:	f7fd fcc7 	bl	341845f8 <LL_RCC_IC14_Enable>
34186c6a:	e008      	b.n	34186c7e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    }
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
34186c6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c70:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186c74:	4a76      	ldr	r2, [pc, #472]	@ (34186e50 <HAL_RCCEx_PeriphCLKConfig+0x2494>)
34186c76:	4293      	cmp	r3, r2
34186c78:	d101      	bne.n	34186c7e <HAL_RCCEx_PeriphCLKConfig+0x22c2>
    {
      LL_RCC_CLKP_Enable();
34186c7a:	f7fd fe7d 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of UART9 clock */
    __HAL_RCC_UART9_CONFIG(PeriphClkInit->Uart9ClockSelection);
34186c7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c82:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
34186c86:	4618      	mov	r0, r3
34186c88:	f7fc fe19 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------------- USART10 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
34186c8c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186c90:	e9d3 2300 	ldrd	r2, r3, [r3]
34186c94:	2100      	movs	r1, #0
34186c96:	62b9      	str	r1, [r7, #40]	@ 0x28
34186c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
34186c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
34186c9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
34186ca2:	4603      	mov	r3, r0
34186ca4:	460a      	mov	r2, r1
34186ca6:	4313      	orrs	r3, r2
34186ca8:	d04b      	beq.n	34186d42 <HAL_RCCEx_PeriphCLKConfig+0x2386>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));

    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
34186caa:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cae:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34186cb2:	4a68      	ldr	r2, [pc, #416]	@ (34186e54 <HAL_RCCEx_PeriphCLKConfig+0x2498>)
34186cb4:	4293      	cmp	r3, r2
34186cb6:	d116      	bne.n	34186ce6 <HAL_RCCEx_PeriphCLKConfig+0x232a>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));

      /* Set IC9 configuration */
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34186cb8:	4b60      	ldr	r3, [pc, #384]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186cba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
34186cbe:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34186cc2:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34186cc6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186cca:	6c91      	ldr	r1, [r2, #72]	@ 0x48
34186ccc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186cd0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
34186cd2:	3a01      	subs	r2, #1
34186cd4:	0412      	lsls	r2, r2, #16
34186cd6:	430a      	orrs	r2, r1
34186cd8:	4958      	ldr	r1, [pc, #352]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186cda:	4313      	orrs	r3, r2
34186cdc:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
                 PeriphClkInit->ICSelection[RCC_IC9].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC9].ClockDivider - 1U) << RCC_IC9CFGR_IC9INT_Pos));

      LL_RCC_IC9_Enable();
34186ce0:	f7fd fb8a 	bl	341843f8 <LL_RCC_IC9_Enable>
34186ce4:	e026      	b.n	34186d34 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
34186ce6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186cea:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34186cee:	4a5a      	ldr	r2, [pc, #360]	@ (34186e58 <HAL_RCCEx_PeriphCLKConfig+0x249c>)
34186cf0:	4293      	cmp	r3, r2
34186cf2:	d116      	bne.n	34186d22 <HAL_RCCEx_PeriphCLKConfig+0x2366>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));

      /* Set IC14 configuration */
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34186cf4:	4b51      	ldr	r3, [pc, #324]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186cf6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34186cfa:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34186cfe:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34186d02:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186d06:	6f11      	ldr	r1, [r2, #112]	@ 0x70
34186d08:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186d0c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
34186d0e:	3a01      	subs	r2, #1
34186d10:	0412      	lsls	r2, r2, #16
34186d12:	430a      	orrs	r2, r1
34186d14:	4949      	ldr	r1, [pc, #292]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186d16:	4313      	orrs	r3, r2
34186d18:	f8c1 30f8 	str.w	r3, [r1, #248]	@ 0xf8
                 PeriphClkInit->ICSelection[RCC_IC14].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC14].ClockDivider - 1U) << RCC_IC14CFGR_IC14INT_Pos));

      LL_RCC_IC14_Enable();
34186d1c:	f7fd fc6c 	bl	341845f8 <LL_RCC_IC14_Enable>
34186d20:	e008      	b.n	34186d34 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    }
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
34186d22:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d26:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34186d2a:	4a4c      	ldr	r2, [pc, #304]	@ (34186e5c <HAL_RCCEx_PeriphCLKConfig+0x24a0>)
34186d2c:	4293      	cmp	r3, r2
34186d2e:	d101      	bne.n	34186d34 <HAL_RCCEx_PeriphCLKConfig+0x2378>
    {
      LL_RCC_CLKP_Enable();
34186d30:	f7fd fe22 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USART10 clock */
    __HAL_RCC_USART10_CONFIG(PeriphClkInit->Usart10ClockSelection);
34186d34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d38:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
34186d3c:	4618      	mov	r0, r3
34186d3e:	f7fc fdbe 	bl	341838be <LL_RCC_SetUSARTClockSource>
  }

  /*------------------------------ USBPHY1 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
34186d42:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d46:	e9d3 2300 	ldrd	r2, r3, [r3]
34186d4a:	2100      	movs	r1, #0
34186d4c:	6239      	str	r1, [r7, #32]
34186d4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
34186d52:	627b      	str	r3, [r7, #36]	@ 0x24
34186d54:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
34186d58:	4603      	mov	r3, r0
34186d5a:	460a      	mov	r2, r1
34186d5c:	4313      	orrs	r3, r2
34186d5e:	d03b      	beq.n	34186dd8 <HAL_RCCEx_PeriphCLKConfig+0x241c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));

    if (PeriphClkInit->UsbPhy1ClockSelection == RCC_USBPHY1CLKSOURCE_IC15)
34186d60:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186d64:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34186d68:	4a3d      	ldr	r2, [pc, #244]	@ (34186e60 <HAL_RCCEx_PeriphCLKConfig+0x24a4>)
34186d6a:	4293      	cmp	r3, r2
34186d6c:	d116      	bne.n	34186d9c <HAL_RCCEx_PeriphCLKConfig+0x23e0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186d6e:	4b33      	ldr	r3, [pc, #204]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186d70:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186d74:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34186d78:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34186d7c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186d80:	6f91      	ldr	r1, [r2, #120]	@ 0x78
34186d82:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186d86:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
34186d88:	3a01      	subs	r2, #1
34186d8a:	0412      	lsls	r2, r2, #16
34186d8c:	430a      	orrs	r2, r1
34186d8e:	492b      	ldr	r1, [pc, #172]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186d90:	4313      	orrs	r3, r2
34186d92:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186d96:	f7fd fc6f 	bl	34184678 <LL_RCC_IC15_Enable>
34186d9a:	e008      	b.n	34186dae <HAL_RCCEx_PeriphCLKConfig+0x23f2>
    }
    else if (PeriphClkInit->UsbPhy1ClockSelection == RCC_USBPHY1CLKSOURCE_CLKP)
34186d9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186da0:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34186da4:	4a2f      	ldr	r2, [pc, #188]	@ (34186e64 <HAL_RCCEx_PeriphCLKConfig+0x24a8>)
34186da6:	4293      	cmp	r3, r2
34186da8:	d101      	bne.n	34186dae <HAL_RCCEx_PeriphCLKConfig+0x23f2>
    {
      LL_RCC_CLKP_Enable();
34186daa:	f7fd fde5 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBPHY1 clock*/
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
34186dae:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186db2:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34186db6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34186dba:	4618      	mov	r0, r3
34186dbc:	f7fc fd1c 	bl	341837f8 <LL_RCC_SetOTGPHYClockSource>
34186dc0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186dc4:	f8d3 3178 	ldr.w	r3, [r3, #376]	@ 0x178
34186dc8:	0fdb      	lsrs	r3, r3, #31
34186dca:	2b01      	cmp	r3, #1
34186dcc:	d102      	bne.n	34186dd4 <HAL_RCCEx_PeriphCLKConfig+0x2418>
34186dce:	f7fc fac9 	bl	34183364 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34186dd2:	e001      	b.n	34186dd8 <HAL_RCCEx_PeriphCLKConfig+0x241c>
34186dd4:	f7fc fab6 	bl	34183344 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBPHY2 Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
34186dd8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
34186de0:	2100      	movs	r1, #0
34186de2:	61b9      	str	r1, [r7, #24]
34186de4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34186de8:	61fb      	str	r3, [r7, #28]
34186dea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
34186dee:	4603      	mov	r3, r0
34186df0:	460a      	mov	r2, r1
34186df2:	4313      	orrs	r3, r2
34186df4:	d058      	beq.n	34186ea8 <HAL_RCCEx_PeriphCLKConfig+0x24ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));

    if (PeriphClkInit->UsbPhy2ClockSelection == RCC_USBPHY2CLKSOURCE_IC15)
34186df6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186dfa:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34186dfe:	4a1a      	ldr	r2, [pc, #104]	@ (34186e68 <HAL_RCCEx_PeriphCLKConfig+0x24ac>)
34186e00:	4293      	cmp	r3, r2
34186e02:	d133      	bne.n	34186e6c <HAL_RCCEx_PeriphCLKConfig+0x24b0>
      /* Check the parameters */
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));

      /* Set IC15 configuration */
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34186e04:	4b0d      	ldr	r3, [pc, #52]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186e06:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34186e0a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34186e0e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34186e12:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186e16:	6f91      	ldr	r1, [r2, #120]	@ 0x78
34186e18:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
34186e1c:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
34186e1e:	3a01      	subs	r2, #1
34186e20:	0412      	lsls	r2, r2, #16
34186e22:	430a      	orrs	r2, r1
34186e24:	4905      	ldr	r1, [pc, #20]	@ (34186e3c <HAL_RCCEx_PeriphCLKConfig+0x2480>)
34186e26:	4313      	orrs	r3, r2
34186e28:	f8c1 30fc 	str.w	r3, [r1, #252]	@ 0xfc
                 PeriphClkInit->ICSelection[RCC_IC15].ClockSelection | \
                 ((PeriphClkInit->ICSelection[RCC_IC15].ClockDivider - 1U) << RCC_IC15CFGR_IC15INT_Pos));

      LL_RCC_IC15_Enable();
34186e2c:	f7fd fc24 	bl	34184678 <LL_RCC_IC15_Enable>
34186e30:	e025      	b.n	34186e7e <HAL_RCCEx_PeriphCLKConfig+0x24c2>
34186e32:	bf00      	nop
34186e34:	07011830 	.word	0x07011830
34186e38:	07021c30 	.word	0x07021c30
34186e3c:	56028000 	.word	0x56028000
34186e40:	07031c30 	.word	0x07031c30
34186e44:	07011c30 	.word	0x07011c30
34186e48:	07020034 	.word	0x07020034
34186e4c:	07030034 	.word	0x07030034
34186e50:	07010034 	.word	0x07010034
34186e54:	07020434 	.word	0x07020434
34186e58:	07030434 	.word	0x07030434
34186e5c:	07010434 	.word	0x07010434
34186e60:	03020c14 	.word	0x03020c14
34186e64:	03010c14 	.word	0x03010c14
34186e68:	03021414 	.word	0x03021414
    }
    else if (PeriphClkInit->UsbPhy2ClockSelection == RCC_USBPHY2CLKSOURCE_CLKP)
34186e6c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e70:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34186e74:	4a42      	ldr	r2, [pc, #264]	@ (34186f80 <HAL_RCCEx_PeriphCLKConfig+0x25c4>)
34186e76:	4293      	cmp	r3, r2
34186e78:	d101      	bne.n	34186e7e <HAL_RCCEx_PeriphCLKConfig+0x24c2>
    {
      LL_RCC_CLKP_Enable();
34186e7a:	f7fd fd7d 	bl	34184978 <LL_RCC_CLKP_Enable>
    {
      /* No specific enable to do on other sources */
    }

    /* Set the source of USBPHY2 clock*/
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
34186e7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e82:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34186e86:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34186e8a:	4618      	mov	r0, r3
34186e8c:	f7fc fcb4 	bl	341837f8 <LL_RCC_SetOTGPHYClockSource>
34186e90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186e94:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
34186e98:	0fdb      	lsrs	r3, r3, #31
34186e9a:	2b01      	cmp	r3, #1
34186e9c:	d102      	bne.n	34186ea4 <HAL_RCCEx_PeriphCLKConfig+0x24e8>
34186e9e:	f7fc fa61 	bl	34183364 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34186ea2:	e001      	b.n	34186ea8 <HAL_RCCEx_PeriphCLKConfig+0x24ec>
34186ea4:	f7fc fa4e 	bl	34183344 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS1 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
34186ea8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186eac:	e9d3 2300 	ldrd	r2, r3, [r3]
34186eb0:	2100      	movs	r1, #0
34186eb2:	6139      	str	r1, [r7, #16]
34186eb4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
34186eb8:	617b      	str	r3, [r7, #20]
34186eba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
34186ebe:	4603      	mov	r3, r0
34186ec0:	460a      	mov	r2, r1
34186ec2:	4313      	orrs	r3, r2
34186ec4:	d014      	beq.n	34186ef0 <HAL_RCCEx_PeriphCLKConfig+0x2534>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));

    /* Set the source of USBOTGHS1 clock */
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
34186ec6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186eca:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34186ece:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34186ed2:	4618      	mov	r0, r3
34186ed4:	f7fc fc9b 	bl	3418380e <LL_RCC_SetOTGPHYCKREFClockSource>
34186ed8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186edc:	f8d3 317c 	ldr.w	r3, [r3, #380]	@ 0x17c
34186ee0:	0fdb      	lsrs	r3, r3, #31
34186ee2:	2b01      	cmp	r3, #1
34186ee4:	d102      	bne.n	34186eec <HAL_RCCEx_PeriphCLKConfig+0x2530>
34186ee6:	f7fc fa3d 	bl	34183364 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34186eea:	e001      	b.n	34186ef0 <HAL_RCCEx_PeriphCLKConfig+0x2534>
34186eec:	f7fc fa2a 	bl	34183344 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------ USBOTGHS2 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
34186ef0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
34186ef8:	2100      	movs	r1, #0
34186efa:	60b9      	str	r1, [r7, #8]
34186efc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34186f00:	60fb      	str	r3, [r7, #12]
34186f02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
34186f06:	4603      	mov	r3, r0
34186f08:	460a      	mov	r2, r1
34186f0a:	4313      	orrs	r3, r2
34186f0c:	d014      	beq.n	34186f38 <HAL_RCCEx_PeriphCLKConfig+0x257c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));

    /* Set the source of USBOTGHS2 clock */
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
34186f0e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f12:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34186f16:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
34186f1a:	4618      	mov	r0, r3
34186f1c:	f7fc fc77 	bl	3418380e <LL_RCC_SetOTGPHYCKREFClockSource>
34186f20:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f24:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
34186f28:	0fdb      	lsrs	r3, r3, #31
34186f2a:	2b01      	cmp	r3, #1
34186f2c:	d102      	bne.n	34186f34 <HAL_RCCEx_PeriphCLKConfig+0x2578>
34186f2e:	f7fc fa19 	bl	34183364 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
34186f32:	e001      	b.n	34186f38 <HAL_RCCEx_PeriphCLKConfig+0x257c>
34186f34:	f7fc fa06 	bl	34183344 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
34186f38:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
34186f40:	2100      	movs	r1, #0
34186f42:	6039      	str	r1, [r7, #0]
34186f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
34186f48:	607b      	str	r3, [r7, #4]
34186f4a:	e9d7 0100 	ldrd	r0, r1, [r7]
34186f4e:	4603      	mov	r3, r0
34186f50:	460a      	mov	r2, r1
34186f52:	4313      	orrs	r3, r2
34186f54:	d006      	beq.n	34186f64 <HAL_RCCEx_PeriphCLKConfig+0x25a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
34186f56:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
34186f5a:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
34186f5e:	4618      	mov	r0, r3
34186f60:	f7fc fe86 	bl	34183c70 <LL_RCC_SetTIMPrescaler>
  }

  if (status == HAL_OK)
34186f64:	f897 31c6 	ldrb.w	r3, [r7, #454]	@ 0x1c6
34186f68:	2b00      	cmp	r3, #0
34186f6a:	d101      	bne.n	34186f70 <HAL_RCCEx_PeriphCLKConfig+0x25b4>
  {
    return HAL_OK;
34186f6c:	2300      	movs	r3, #0
34186f6e:	e000      	b.n	34186f72 <HAL_RCCEx_PeriphCLKConfig+0x25b6>
  }
  return HAL_ERROR;
34186f70:	2301      	movs	r3, #1
}
34186f72:	4618      	mov	r0, r3
34186f74:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
34186f78:	46bd      	mov	sp, r7
34186f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
34186f7e:	bf00      	nop
34186f80:	03011414 	.word	0x03011414

34186f84 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_XSPI2    : XSPI2 peripheral clock
  *            @arg RCC_PERIPHCLK_XSPI3    : XSPI3 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
34186f84:	b590      	push	{r4, r7, lr}
34186f86:	b085      	sub	sp, #20
34186f88:	af00      	add	r7, sp, #0
34186f8a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t frequency = 0;   /* Set to 0 for returned value if no source clock */
34186f8e:	2100      	movs	r1, #0
34186f90:	60f9      	str	r1, [r7, #12]

  switch (PeriphClk)
34186f92:	e9d7 0100 	ldrd	r0, r1, [r7]
34186f96:	f101 447f 	add.w	r4, r1, #4278190080	@ 0xff000000
34186f9a:	ea50 0104 	orrs.w	r1, r0, r4
34186f9e:	f000 8436 	beq.w	3418780e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
34186fa2:	e9d7 0100 	ldrd	r0, r1, [r7]
34186fa6:	2801      	cmp	r0, #1
34186fa8:	f171 7180 	sbcs.w	r1, r1, #16777216	@ 0x1000000
34186fac:	f080 8434 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34186fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
34186fb4:	f5a1 0400 	sub.w	r4, r1, #8388608	@ 0x800000
34186fb8:	ea50 0104 	orrs.w	r1, r0, r4
34186fbc:	f000 8422 	beq.w	34187804 <HAL_RCCEx_GetPeriphCLKFreq+0x880>
34186fc0:	e9d7 0100 	ldrd	r0, r1, [r7]
34186fc4:	2801      	cmp	r0, #1
34186fc6:	f571 0100 	sbcs.w	r1, r1, #8388608	@ 0x800000
34186fca:	f080 8425 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34186fce:	e9d7 0100 	ldrd	r0, r1, [r7]
34186fd2:	f5a1 0480 	sub.w	r4, r1, #4194304	@ 0x400000
34186fd6:	ea50 0104 	orrs.w	r1, r0, r4
34186fda:	f000 840e 	beq.w	341877fa <HAL_RCCEx_GetPeriphCLKFreq+0x876>
34186fde:	e9d7 0100 	ldrd	r0, r1, [r7]
34186fe2:	2801      	cmp	r0, #1
34186fe4:	f571 0180 	sbcs.w	r1, r1, #4194304	@ 0x400000
34186fe8:	f080 8416 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34186fec:	e9d7 0100 	ldrd	r0, r1, [r7]
34186ff0:	f5a1 1400 	sub.w	r4, r1, #2097152	@ 0x200000
34186ff4:	ea50 0104 	orrs.w	r1, r0, r4
34186ff8:	f000 83fa 	beq.w	341877f0 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>
34186ffc:	e9d7 0100 	ldrd	r0, r1, [r7]
34187000:	2801      	cmp	r0, #1
34187002:	f571 1100 	sbcs.w	r1, r1, #2097152	@ 0x200000
34187006:	f080 8407 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418700a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418700e:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
34187012:	ea50 0104 	orrs.w	r1, r0, r4
34187016:	f000 83e6 	beq.w	341877e6 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
3418701a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418701e:	2801      	cmp	r0, #1
34187020:	f571 1180 	sbcs.w	r1, r1, #1048576	@ 0x100000
34187024:	f080 83f8 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187028:	e9d7 0100 	ldrd	r0, r1, [r7]
3418702c:	f5a1 2400 	sub.w	r4, r1, #524288	@ 0x80000
34187030:	ea50 0104 	orrs.w	r1, r0, r4
34187034:	f000 83d2 	beq.w	341877dc <HAL_RCCEx_GetPeriphCLKFreq+0x858>
34187038:	e9d7 0100 	ldrd	r0, r1, [r7]
3418703c:	2801      	cmp	r0, #1
3418703e:	f571 2100 	sbcs.w	r1, r1, #524288	@ 0x80000
34187042:	f080 83e9 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187046:	e9d7 0100 	ldrd	r0, r1, [r7]
3418704a:	f5a1 2480 	sub.w	r4, r1, #262144	@ 0x40000
3418704e:	ea50 0104 	orrs.w	r1, r0, r4
34187052:	f000 83be 	beq.w	341877d2 <HAL_RCCEx_GetPeriphCLKFreq+0x84e>
34187056:	e9d7 0100 	ldrd	r0, r1, [r7]
3418705a:	2801      	cmp	r0, #1
3418705c:	f571 2180 	sbcs.w	r1, r1, #262144	@ 0x40000
34187060:	f080 83da 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187064:	e9d7 0100 	ldrd	r0, r1, [r7]
34187068:	f5a1 3400 	sub.w	r4, r1, #131072	@ 0x20000
3418706c:	ea50 0104 	orrs.w	r1, r0, r4
34187070:	f000 83aa 	beq.w	341877c8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
34187074:	e9d7 0100 	ldrd	r0, r1, [r7]
34187078:	2801      	cmp	r0, #1
3418707a:	f571 3100 	sbcs.w	r1, r1, #131072	@ 0x20000
3418707e:	f080 83cb 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187082:	e9d7 0100 	ldrd	r0, r1, [r7]
34187086:	f5a1 3480 	sub.w	r4, r1, #65536	@ 0x10000
3418708a:	ea50 0104 	orrs.w	r1, r0, r4
3418708e:	f000 8396 	beq.w	341877be <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
34187092:	e9d7 0100 	ldrd	r0, r1, [r7]
34187096:	2801      	cmp	r0, #1
34187098:	f571 3180 	sbcs.w	r1, r1, #65536	@ 0x10000
3418709c:	f080 83bc 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341870a0:	e9d7 0100 	ldrd	r0, r1, [r7]
341870a4:	f5a1 4400 	sub.w	r4, r1, #32768	@ 0x8000
341870a8:	ea50 0104 	orrs.w	r1, r0, r4
341870ac:	f000 8382 	beq.w	341877b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
341870b0:	e9d7 0100 	ldrd	r0, r1, [r7]
341870b4:	2801      	cmp	r0, #1
341870b6:	f571 4100 	sbcs.w	r1, r1, #32768	@ 0x8000
341870ba:	f080 83ad 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341870be:	e9d7 0100 	ldrd	r0, r1, [r7]
341870c2:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
341870c6:	ea50 0104 	orrs.w	r1, r0, r4
341870ca:	f000 836e 	beq.w	341877aa <HAL_RCCEx_GetPeriphCLKFreq+0x826>
341870ce:	e9d7 0100 	ldrd	r0, r1, [r7]
341870d2:	2801      	cmp	r0, #1
341870d4:	f571 4180 	sbcs.w	r1, r1, #16384	@ 0x4000
341870d8:	f080 839e 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341870dc:	e9d7 0100 	ldrd	r0, r1, [r7]
341870e0:	f5a1 5400 	sub.w	r4, r1, #8192	@ 0x2000
341870e4:	ea50 0104 	orrs.w	r1, r0, r4
341870e8:	f000 835a 	beq.w	341877a0 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>
341870ec:	e9d7 0100 	ldrd	r0, r1, [r7]
341870f0:	2801      	cmp	r0, #1
341870f2:	f571 5100 	sbcs.w	r1, r1, #8192	@ 0x2000
341870f6:	f080 838f 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341870fa:	e9d7 0100 	ldrd	r0, r1, [r7]
341870fe:	f5a1 5480 	sub.w	r4, r1, #4096	@ 0x1000
34187102:	ea50 0104 	orrs.w	r1, r0, r4
34187106:	f000 8346 	beq.w	34187796 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
3418710a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418710e:	2801      	cmp	r0, #1
34187110:	f571 5180 	sbcs.w	r1, r1, #4096	@ 0x1000
34187114:	f080 8380 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187118:	e9d7 0100 	ldrd	r0, r1, [r7]
3418711c:	f5a1 6400 	sub.w	r4, r1, #2048	@ 0x800
34187120:	ea50 0104 	orrs.w	r1, r0, r4
34187124:	f000 8332 	beq.w	3418778c <HAL_RCCEx_GetPeriphCLKFreq+0x808>
34187128:	e9d7 0100 	ldrd	r0, r1, [r7]
3418712c:	2801      	cmp	r0, #1
3418712e:	f571 6100 	sbcs.w	r1, r1, #2048	@ 0x800
34187132:	f080 8371 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187136:	e9d7 0100 	ldrd	r0, r1, [r7]
3418713a:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
3418713e:	ea50 0104 	orrs.w	r1, r0, r4
34187142:	f000 831e 	beq.w	34187782 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
34187146:	e9d7 0100 	ldrd	r0, r1, [r7]
3418714a:	2801      	cmp	r0, #1
3418714c:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
34187150:	f080 8362 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187154:	e9d7 0100 	ldrd	r0, r1, [r7]
34187158:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
3418715c:	ea50 0104 	orrs.w	r1, r0, r4
34187160:	f000 830a 	beq.w	34187778 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
34187164:	e9d7 0100 	ldrd	r0, r1, [r7]
34187168:	2801      	cmp	r0, #1
3418716a:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
3418716e:	f080 8353 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187172:	e9d7 0100 	ldrd	r0, r1, [r7]
34187176:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
3418717a:	ea50 0104 	orrs.w	r1, r0, r4
3418717e:	f000 82f6 	beq.w	3418776e <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
34187182:	e9d7 0100 	ldrd	r0, r1, [r7]
34187186:	2801      	cmp	r0, #1
34187188:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
3418718c:	f080 8344 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187190:	e9d7 0100 	ldrd	r0, r1, [r7]
34187194:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
34187198:	ea50 0104 	orrs.w	r1, r0, r4
3418719c:	f000 82e2 	beq.w	34187764 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
341871a0:	e9d7 0100 	ldrd	r0, r1, [r7]
341871a4:	2801      	cmp	r0, #1
341871a6:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
341871aa:	f080 8335 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341871ae:	e9d7 0100 	ldrd	r0, r1, [r7]
341871b2:	f1a1 0420 	sub.w	r4, r1, #32
341871b6:	ea50 0104 	orrs.w	r1, r0, r4
341871ba:	f000 82ce 	beq.w	3418775a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
341871be:	e9d7 0100 	ldrd	r0, r1, [r7]
341871c2:	2801      	cmp	r0, #1
341871c4:	f171 0120 	sbcs.w	r1, r1, #32
341871c8:	f080 8326 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341871cc:	e9d7 0100 	ldrd	r0, r1, [r7]
341871d0:	f1a1 0410 	sub.w	r4, r1, #16
341871d4:	ea50 0104 	orrs.w	r1, r0, r4
341871d8:	f000 82ba 	beq.w	34187750 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
341871dc:	e9d7 0100 	ldrd	r0, r1, [r7]
341871e0:	2801      	cmp	r0, #1
341871e2:	f171 0110 	sbcs.w	r1, r1, #16
341871e6:	f080 8317 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341871ea:	e9d7 0100 	ldrd	r0, r1, [r7]
341871ee:	f1a1 0408 	sub.w	r4, r1, #8
341871f2:	ea50 0104 	orrs.w	r1, r0, r4
341871f6:	f000 82a6 	beq.w	34187746 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
341871fa:	e9d7 0100 	ldrd	r0, r1, [r7]
341871fe:	2801      	cmp	r0, #1
34187200:	f171 0108 	sbcs.w	r1, r1, #8
34187204:	f080 8308 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187208:	e9d7 0100 	ldrd	r0, r1, [r7]
3418720c:	1f0c      	subs	r4, r1, #4
3418720e:	ea50 0104 	orrs.w	r1, r0, r4
34187212:	f000 8293 	beq.w	3418773c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
34187216:	e9d7 0100 	ldrd	r0, r1, [r7]
3418721a:	2801      	cmp	r0, #1
3418721c:	f171 0104 	sbcs.w	r1, r1, #4
34187220:	f080 82fa 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187224:	e9d7 0100 	ldrd	r0, r1, [r7]
34187228:	1e8c      	subs	r4, r1, #2
3418722a:	ea50 0104 	orrs.w	r1, r0, r4
3418722e:	f000 8280 	beq.w	34187732 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
34187232:	e9d7 0100 	ldrd	r0, r1, [r7]
34187236:	2801      	cmp	r0, #1
34187238:	f171 0102 	sbcs.w	r1, r1, #2
3418723c:	f080 82ec 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187240:	e9d7 0100 	ldrd	r0, r1, [r7]
34187244:	1e4c      	subs	r4, r1, #1
34187246:	ea50 0104 	orrs.w	r1, r0, r4
3418724a:	f000 826d 	beq.w	34187728 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
3418724e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187252:	2801      	cmp	r0, #1
34187254:	f171 0101 	sbcs.w	r1, r1, #1
34187258:	f080 82de 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418725c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187260:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
34187264:	4321      	orrs	r1, r4
34187266:	f000 825a 	beq.w	3418771e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
3418726a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418726e:	4cda      	ldr	r4, [pc, #872]	@ (341875d8 <HAL_RCCEx_GetPeriphCLKFreq+0x654>)
34187270:	42a0      	cmp	r0, r4
34187272:	f171 0100 	sbcs.w	r1, r1, #0
34187276:	f080 82cf 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418727a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418727e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
34187282:	4321      	orrs	r1, r4
34187284:	f000 8246 	beq.w	34187714 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
34187288:	e9d7 0100 	ldrd	r0, r1, [r7]
3418728c:	4cd3      	ldr	r4, [pc, #844]	@ (341875dc <HAL_RCCEx_GetPeriphCLKFreq+0x658>)
3418728e:	42a0      	cmp	r0, r4
34187290:	f171 0100 	sbcs.w	r1, r1, #0
34187294:	f080 82c0 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187298:	e9d7 0100 	ldrd	r0, r1, [r7]
3418729c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
341872a0:	4321      	orrs	r1, r4
341872a2:	f000 8232 	beq.w	3418770a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
341872a6:	e9d7 0100 	ldrd	r0, r1, [r7]
341872aa:	4ccd      	ldr	r4, [pc, #820]	@ (341875e0 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>)
341872ac:	42a0      	cmp	r0, r4
341872ae:	f171 0100 	sbcs.w	r1, r1, #0
341872b2:	f080 82b1 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341872b6:	e9d7 0100 	ldrd	r0, r1, [r7]
341872ba:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
341872be:	4321      	orrs	r1, r4
341872c0:	f000 821e 	beq.w	34187700 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
341872c4:	e9d7 0100 	ldrd	r0, r1, [r7]
341872c8:	4cc6      	ldr	r4, [pc, #792]	@ (341875e4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>)
341872ca:	42a0      	cmp	r0, r4
341872cc:	f171 0100 	sbcs.w	r1, r1, #0
341872d0:	f080 82a2 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341872d4:	e9d7 0100 	ldrd	r0, r1, [r7]
341872d8:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
341872dc:	4321      	orrs	r1, r4
341872de:	f000 820b 	beq.w	341876f8 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
341872e2:	e9d7 0100 	ldrd	r0, r1, [r7]
341872e6:	4cc0      	ldr	r4, [pc, #768]	@ (341875e8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>)
341872e8:	42a0      	cmp	r0, r4
341872ea:	f171 0100 	sbcs.w	r1, r1, #0
341872ee:	f080 8293 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341872f2:	e9d7 0100 	ldrd	r0, r1, [r7]
341872f6:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
341872fa:	4321      	orrs	r1, r4
341872fc:	f000 81f7 	beq.w	341876ee <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
34187300:	e9d7 0100 	ldrd	r0, r1, [r7]
34187304:	4cb9      	ldr	r4, [pc, #740]	@ (341875ec <HAL_RCCEx_GetPeriphCLKFreq+0x668>)
34187306:	42a0      	cmp	r0, r4
34187308:	f171 0100 	sbcs.w	r1, r1, #0
3418730c:	f080 8284 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187310:	e9d7 0100 	ldrd	r0, r1, [r7]
34187314:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
34187318:	4321      	orrs	r1, r4
3418731a:	f000 81e2 	beq.w	341876e2 <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
3418731e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187322:	4cb3      	ldr	r4, [pc, #716]	@ (341875f0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>)
34187324:	42a0      	cmp	r0, r4
34187326:	f171 0100 	sbcs.w	r1, r1, #0
3418732a:	f080 8275 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418732e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187332:	f100 447f 	add.w	r4, r0, #4278190080	@ 0xff000000
34187336:	4321      	orrs	r1, r4
34187338:	f000 81cd 	beq.w	341876d6 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
3418733c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187340:	4cac      	ldr	r4, [pc, #688]	@ (341875f4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>)
34187342:	42a0      	cmp	r0, r4
34187344:	f171 0100 	sbcs.w	r1, r1, #0
34187348:	f080 8266 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418734c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187350:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
34187354:	4321      	orrs	r1, r4
34187356:	f000 81b8 	beq.w	341876ca <HAL_RCCEx_GetPeriphCLKFreq+0x746>
3418735a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418735e:	4ca6      	ldr	r4, [pc, #664]	@ (341875f8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>)
34187360:	42a0      	cmp	r0, r4
34187362:	f171 0100 	sbcs.w	r1, r1, #0
34187366:	f080 8257 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418736a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418736e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
34187372:	4321      	orrs	r1, r4
34187374:	f000 81a4 	beq.w	341876c0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
34187378:	e9d7 0100 	ldrd	r0, r1, [r7]
3418737c:	4c9f      	ldr	r4, [pc, #636]	@ (341875fc <HAL_RCCEx_GetPeriphCLKFreq+0x678>)
3418737e:	42a0      	cmp	r0, r4
34187380:	f171 0100 	sbcs.w	r1, r1, #0
34187384:	f080 8248 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187388:	e9d7 0100 	ldrd	r0, r1, [r7]
3418738c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
34187390:	4321      	orrs	r1, r4
34187392:	f000 8190 	beq.w	341876b6 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
34187396:	e9d7 0100 	ldrd	r0, r1, [r7]
3418739a:	4c99      	ldr	r4, [pc, #612]	@ (34187600 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>)
3418739c:	42a0      	cmp	r0, r4
3418739e:	f171 0100 	sbcs.w	r1, r1, #0
341873a2:	f080 8239 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341873a6:	e9d7 0100 	ldrd	r0, r1, [r7]
341873aa:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
341873ae:	4321      	orrs	r1, r4
341873b0:	f000 817c 	beq.w	341876ac <HAL_RCCEx_GetPeriphCLKFreq+0x728>
341873b4:	e9d7 0100 	ldrd	r0, r1, [r7]
341873b8:	4c92      	ldr	r4, [pc, #584]	@ (34187604 <HAL_RCCEx_GetPeriphCLKFreq+0x680>)
341873ba:	42a0      	cmp	r0, r4
341873bc:	f171 0100 	sbcs.w	r1, r1, #0
341873c0:	f080 822a 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341873c4:	e9d7 0100 	ldrd	r0, r1, [r7]
341873c8:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
341873cc:	4321      	orrs	r1, r4
341873ce:	f000 8168 	beq.w	341876a2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
341873d2:	e9d7 0100 	ldrd	r0, r1, [r7]
341873d6:	4c8c      	ldr	r4, [pc, #560]	@ (34187608 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
341873d8:	42a0      	cmp	r0, r4
341873da:	f171 0100 	sbcs.w	r1, r1, #0
341873de:	f080 821b 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341873e2:	e9d7 0100 	ldrd	r0, r1, [r7]
341873e6:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
341873ea:	4321      	orrs	r1, r4
341873ec:	f000 8154 	beq.w	34187698 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
341873f0:	e9d7 0100 	ldrd	r0, r1, [r7]
341873f4:	4c85      	ldr	r4, [pc, #532]	@ (3418760c <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
341873f6:	42a0      	cmp	r0, r4
341873f8:	f171 0100 	sbcs.w	r1, r1, #0
341873fc:	f080 820c 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187400:	e9d7 0100 	ldrd	r0, r1, [r7]
34187404:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
34187408:	4321      	orrs	r1, r4
3418740a:	f000 8140 	beq.w	3418768e <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
3418740e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187412:	4c7f      	ldr	r4, [pc, #508]	@ (34187610 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
34187414:	42a0      	cmp	r0, r4
34187416:	f171 0100 	sbcs.w	r1, r1, #0
3418741a:	f080 81fd 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418741e:	e9d7 0100 	ldrd	r0, r1, [r7]
34187422:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
34187426:	4321      	orrs	r1, r4
34187428:	f000 812c 	beq.w	34187684 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
3418742c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187430:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
34187434:	f171 0100 	sbcs.w	r1, r1, #0
34187438:	f080 81ee 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418743c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187440:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
34187444:	4321      	orrs	r1, r4
34187446:	f000 8118 	beq.w	3418767a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
3418744a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418744e:	f248 0401 	movw	r4, #32769	@ 0x8001
34187452:	42a0      	cmp	r0, r4
34187454:	f171 0100 	sbcs.w	r1, r1, #0
34187458:	f080 81de 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418745c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187460:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
34187464:	4321      	orrs	r1, r4
34187466:	f000 8103 	beq.w	34187670 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
3418746a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418746e:	f244 0401 	movw	r4, #16385	@ 0x4001
34187472:	42a0      	cmp	r0, r4
34187474:	f171 0100 	sbcs.w	r1, r1, #0
34187478:	f080 81ce 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418747c:	e9d7 0100 	ldrd	r0, r1, [r7]
34187480:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
34187484:	4321      	orrs	r1, r4
34187486:	f000 80ee 	beq.w	34187666 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
3418748a:	e9d7 0100 	ldrd	r0, r1, [r7]
3418748e:	f242 0401 	movw	r4, #8193	@ 0x2001
34187492:	42a0      	cmp	r0, r4
34187494:	f171 0100 	sbcs.w	r1, r1, #0
34187498:	f080 81be 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418749c:	e9d7 0100 	ldrd	r0, r1, [r7]
341874a0:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
341874a4:	4321      	orrs	r1, r4
341874a6:	f000 80d9 	beq.w	3418765c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
341874aa:	e9d7 0100 	ldrd	r0, r1, [r7]
341874ae:	f241 0401 	movw	r4, #4097	@ 0x1001
341874b2:	42a0      	cmp	r0, r4
341874b4:	f171 0100 	sbcs.w	r1, r1, #0
341874b8:	f080 81ae 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341874bc:	e9d7 0100 	ldrd	r0, r1, [r7]
341874c0:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
341874c4:	4321      	orrs	r1, r4
341874c6:	f000 80c4 	beq.w	34187652 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
341874ca:	e9d7 0100 	ldrd	r0, r1, [r7]
341874ce:	f640 0401 	movw	r4, #2049	@ 0x801
341874d2:	42a0      	cmp	r0, r4
341874d4:	f171 0100 	sbcs.w	r1, r1, #0
341874d8:	f080 819e 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341874dc:	e9d7 0100 	ldrd	r0, r1, [r7]
341874e0:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
341874e4:	4321      	orrs	r1, r4
341874e6:	f000 80af 	beq.w	34187648 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
341874ea:	e9d7 0100 	ldrd	r0, r1, [r7]
341874ee:	f240 4401 	movw	r4, #1025	@ 0x401
341874f2:	42a0      	cmp	r0, r4
341874f4:	f171 0100 	sbcs.w	r1, r1, #0
341874f8:	f080 818e 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
341874fc:	e9d7 0100 	ldrd	r0, r1, [r7]
34187500:	2821      	cmp	r0, #33	@ 0x21
34187502:	f171 0100 	sbcs.w	r1, r1, #0
34187506:	d255      	bcs.n	341875b4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
34187508:	e9d7 0100 	ldrd	r0, r1, [r7]
3418750c:	4301      	orrs	r1, r0
3418750e:	f000 8183 	beq.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187512:	e9d7 0100 	ldrd	r0, r1, [r7]
34187516:	1e42      	subs	r2, r0, #1
34187518:	f141 33ff 	adc.w	r3, r1, #4294967295
3418751c:	2a20      	cmp	r2, #32
3418751e:	f173 0100 	sbcs.w	r1, r3, #0
34187522:	f080 8179 	bcs.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
34187526:	2a1f      	cmp	r2, #31
34187528:	f200 8176 	bhi.w	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
3418752c:	a101      	add	r1, pc, #4	@ (adr r1, 34187534 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
3418752e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
34187532:	bf00      	nop
34187534:	341875c3 	.word	0x341875c3
34187538:	341875cd 	.word	0x341875cd
3418753c:	34187819 	.word	0x34187819
34187540:	3418761d 	.word	0x3418761d
34187544:	34187819 	.word	0x34187819
34187548:	34187819 	.word	0x34187819
3418754c:	34187819 	.word	0x34187819
34187550:	34187615 	.word	0x34187615
34187554:	34187819 	.word	0x34187819
34187558:	34187819 	.word	0x34187819
3418755c:	34187819 	.word	0x34187819
34187560:	34187819 	.word	0x34187819
34187564:	34187819 	.word	0x34187819
34187568:	34187819 	.word	0x34187819
3418756c:	34187819 	.word	0x34187819
34187570:	34187627 	.word	0x34187627
34187574:	34187819 	.word	0x34187819
34187578:	34187819 	.word	0x34187819
3418757c:	34187819 	.word	0x34187819
34187580:	34187819 	.word	0x34187819
34187584:	34187819 	.word	0x34187819
34187588:	34187819 	.word	0x34187819
3418758c:	34187819 	.word	0x34187819
34187590:	34187819 	.word	0x34187819
34187594:	34187819 	.word	0x34187819
34187598:	34187819 	.word	0x34187819
3418759c:	34187819 	.word	0x34187819
341875a0:	34187819 	.word	0x34187819
341875a4:	34187819 	.word	0x34187819
341875a8:	34187819 	.word	0x34187819
341875ac:	34187819 	.word	0x34187819
341875b0:	34187633 	.word	0x34187633
341875b4:	e9d7 2300 	ldrd	r2, r3, [r7]
341875b8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
341875bc:	430b      	orrs	r3, r1
341875be:	d03e      	beq.n	3418763e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
      break;

    default:
      /* Unexpected case, frequency is by default set to 0 */
      break;
341875c0:	e12a      	b.n	34187818 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
      frequency = RCCEx_GetADCCLKFreq(LL_RCC_ADC_CLKSOURCE);
341875c2:	2070      	movs	r0, #112	@ 0x70
341875c4:	f000 fb90 	bl	34187ce8 <RCCEx_GetADCCLKFreq>
341875c8:	60f8      	str	r0, [r7, #12]
      break;
341875ca:	e126      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetADFCLKFreq(LL_RCC_ADF1_CLKSOURCE);
341875cc:	2007      	movs	r0, #7
341875ce:	f000 fc8d 	bl	34187eec <RCCEx_GetADFCLKFreq>
341875d2:	60f8      	str	r0, [r7, #12]
      break;
341875d4:	e121      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
341875d6:	bf00      	nop
341875d8:	80000001 	.word	0x80000001
341875dc:	40000001 	.word	0x40000001
341875e0:	20000001 	.word	0x20000001
341875e4:	10000001 	.word	0x10000001
341875e8:	08000001 	.word	0x08000001
341875ec:	04000001 	.word	0x04000001
341875f0:	02000001 	.word	0x02000001
341875f4:	01000001 	.word	0x01000001
341875f8:	00800001 	.word	0x00800001
341875fc:	00400001 	.word	0x00400001
34187600:	00200001 	.word	0x00200001
34187604:	00100001 	.word	0x00100001
34187608:	00080001 	.word	0x00080001
3418760c:	00040001 	.word	0x00040001
34187610:	00020001 	.word	0x00020001
      frequency = RCCEx_GetCSICLKFreq();
34187614:	f000 ff0c 	bl	34188430 <RCCEx_GetCSICLKFreq>
34187618:	60f8      	str	r0, [r7, #12]
      break;
3418761a:	e0fe      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418761c:	2007      	movs	r0, #7
3418761e:	f000 fd51 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34187622:	60f8      	str	r0, [r7, #12]
      break;
34187624:	e0f9      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetDCMIPPCLKFreq(LL_RCC_DCMIPP_CLKSOURCE);
34187626:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
3418762a:	f000 ff4d 	bl	341884c8 <RCCEx_GetDCMIPPCLKFreq>
3418762e:	60f8      	str	r0, [r7, #12]
      break;
34187630:	e0f3      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1CLKFreq(LL_RCC_ETH1_CLKSOURCE);
34187632:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
34187636:	f000 ffd1 	bl	341885dc <RCCEx_GetETH1CLKFreq>
3418763a:	60f8      	str	r0, [r7, #12]
      break;
3418763c:	e0ed      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetETH1PTPCLKFreq(LL_RCC_ETH1PTP_CLKSOURCE);
3418763e:	2003      	movs	r0, #3
34187640:	f001 f84c 	bl	341886dc <RCCEx_GetETH1PTPCLKFreq>
34187644:	60f8      	str	r0, [r7, #12]
      break;
34187646:	e0e8      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFDCANCLKFreq(LL_RCC_FDCAN_CLKSOURCE);
34187648:	2003      	movs	r0, #3
3418764a:	f001 f8cb 	bl	341887e4 <RCCEx_GetFDCANCLKFreq>
3418764e:	60f8      	str	r0, [r7, #12]
      break;
34187650:	e0e3      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetFMCCLKFreq(LL_RCC_FMC_CLKSOURCE);
34187652:	2030      	movs	r0, #48	@ 0x30
34187654:	f001 f946 	bl	341888e4 <RCCEx_GetFMCCLKFreq>
34187658:	60f8      	str	r0, [r7, #12]
      break;
3418765a:	e0de      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
3418765c:	4871      	ldr	r0, [pc, #452]	@ (34187824 <HAL_RCCEx_GetPeriphCLKFreq+0x8a0>)
3418765e:	f001 f9f9 	bl	34188a54 <RCCEx_GetI2CCLKFreq>
34187662:	60f8      	str	r0, [r7, #12]
      break;
34187664:	e0d9      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
34187666:	4870      	ldr	r0, [pc, #448]	@ (34187828 <HAL_RCCEx_GetPeriphCLKFreq+0x8a4>)
34187668:	f001 f9f4 	bl	34188a54 <RCCEx_GetI2CCLKFreq>
3418766c:	60f8      	str	r0, [r7, #12]
      break;
3418766e:	e0d4      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
34187670:	486e      	ldr	r0, [pc, #440]	@ (3418782c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
34187672:	f001 f9ef 	bl	34188a54 <RCCEx_GetI2CCLKFreq>
34187676:	60f8      	str	r0, [r7, #12]
      break;
34187678:	e0cf      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
3418767a:	486d      	ldr	r0, [pc, #436]	@ (34187830 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>)
3418767c:	f001 f9ea 	bl	34188a54 <RCCEx_GetI2CCLKFreq>
34187680:	60f8      	str	r0, [r7, #12]
      break;
34187682:	e0ca      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
34187684:	486b      	ldr	r0, [pc, #428]	@ (34187834 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>)
34187686:	f001 fb8d 	bl	34188da4 <RCCEx_GetI3CCLKFreq>
3418768a:	60f8      	str	r0, [r7, #12]
      break;
3418768c:	e0c5      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
3418768e:	486a      	ldr	r0, [pc, #424]	@ (34187838 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>)
34187690:	f001 fb88 	bl	34188da4 <RCCEx_GetI3CCLKFreq>
34187694:	60f8      	str	r0, [r7, #12]
      break;
34187696:	e0c0      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
34187698:	4868      	ldr	r0, [pc, #416]	@ (3418783c <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>)
3418769a:	f001 fcb7 	bl	3418900c <RCCEx_GetLPTIMCLKFreq>
3418769e:	60f8      	str	r0, [r7, #12]
      break;
341876a0:	e0bb      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
341876a2:	4867      	ldr	r0, [pc, #412]	@ (34187840 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>)
341876a4:	f001 fcb2 	bl	3418900c <RCCEx_GetLPTIMCLKFreq>
341876a8:	60f8      	str	r0, [r7, #12]
      break;
341876aa:	e0b6      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
341876ac:	4865      	ldr	r0, [pc, #404]	@ (34187844 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>)
341876ae:	f001 fcad 	bl	3418900c <RCCEx_GetLPTIMCLKFreq>
341876b2:	60f8      	str	r0, [r7, #12]
      break;
341876b4:	e0b1      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
341876b6:	4864      	ldr	r0, [pc, #400]	@ (34187848 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>)
341876b8:	f001 fca8 	bl	3418900c <RCCEx_GetLPTIMCLKFreq>
341876bc:	60f8      	str	r0, [r7, #12]
      break;
341876be:	e0ac      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
341876c0:	4862      	ldr	r0, [pc, #392]	@ (3418784c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>)
341876c2:	f001 fca3 	bl	3418900c <RCCEx_GetLPTIMCLKFreq>
341876c6:	60f8      	str	r0, [r7, #12]
      break;
341876c8:	e0a7      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLPUARTCLKFreq(LL_RCC_LPUART1_CLKSOURCE);
341876ca:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
341876ce:	f001 fe47 	bl	34189360 <RCCEx_GetLPUARTCLKFreq>
341876d2:	60f8      	str	r0, [r7, #12]
      break;
341876d4:	e0a1      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetLTDCCLKFreq(LL_RCC_LTDC_CLKSOURCE);
341876d6:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
341876da:	f001 ff43 	bl	34189564 <RCCEx_GetLTDCCLKFreq>
341876de:	60f8      	str	r0, [r7, #12]
      break;
341876e0:	e09b      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetMDFCLKFreq(LL_RCC_MDF1_CLKSOURCE);
341876e2:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
341876e6:	f001 ffc7 	bl	34189678 <RCCEx_GetMDFCLKFreq>
341876ea:	60f8      	str	r0, [r7, #12]
      break;
341876ec:	e095      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetPSSICLKFreq(LL_RCC_PSSI_CLKSOURCE);
341876ee:	2030      	movs	r0, #48	@ 0x30
341876f0:	f002 f8cc 	bl	3418988c <RCCEx_GetPSSICLKFreq>
341876f4:	60f8      	str	r0, [r7, #12]
      break;
341876f6:	e090      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetRTCCLKFreq();
341876f8:	f002 f94a 	bl	34189990 <RCCEx_GetRTCCLKFreq>
341876fc:	60f8      	str	r0, [r7, #12]
      break;
341876fe:	e08c      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
34187700:	4853      	ldr	r0, [pc, #332]	@ (34187850 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>)
34187702:	f002 f997 	bl	34189a34 <RCCEx_GetSAICLKFreq>
34187706:	60f8      	str	r0, [r7, #12]
      break;
34187708:	e087      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
3418770a:	4852      	ldr	r0, [pc, #328]	@ (34187854 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>)
3418770c:	f002 f992 	bl	34189a34 <RCCEx_GetSAICLKFreq>
34187710:	60f8      	str	r0, [r7, #12]
      break;
34187712:	e082      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
34187714:	4850      	ldr	r0, [pc, #320]	@ (34187858 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>)
34187716:	f002 faf3 	bl	34189d00 <RCCEx_GetSDMMCCLKFreq>
3418771a:	60f8      	str	r0, [r7, #12]
      break;
3418771c:	e07d      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
3418771e:	484f      	ldr	r0, [pc, #316]	@ (3418785c <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>)
34187720:	f002 faee 	bl	34189d00 <RCCEx_GetSDMMCCLKFreq>
34187724:	60f8      	str	r0, [r7, #12]
      break;
34187726:	e078      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
34187728:	2007      	movs	r0, #7
3418772a:	f002 fbd3 	bl	34189ed4 <RCCEx_GetSPDIFRXCLKFreq>
3418772e:	60f8      	str	r0, [r7, #12]
      break;
34187730:	e073      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
34187732:	484b      	ldr	r0, [pc, #300]	@ (34187860 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>)
34187734:	f002 fcb2 	bl	3418a09c <RCCEx_GetSPICLKFreq>
34187738:	60f8      	str	r0, [r7, #12]
      break;
3418773a:	e06e      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
3418773c:	4849      	ldr	r0, [pc, #292]	@ (34187864 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>)
3418773e:	f002 fcad 	bl	3418a09c <RCCEx_GetSPICLKFreq>
34187742:	60f8      	str	r0, [r7, #12]
      break;
34187744:	e069      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
34187746:	4848      	ldr	r0, [pc, #288]	@ (34187868 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>)
34187748:	f002 fca8 	bl	3418a09c <RCCEx_GetSPICLKFreq>
3418774c:	60f8      	str	r0, [r7, #12]
      break;
3418774e:	e064      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
34187750:	4846      	ldr	r0, [pc, #280]	@ (3418786c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
34187752:	f002 fca3 	bl	3418a09c <RCCEx_GetSPICLKFreq>
34187756:	60f8      	str	r0, [r7, #12]
      break;
34187758:	e05f      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
3418775a:	4845      	ldr	r0, [pc, #276]	@ (34187870 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
3418775c:	f002 fc9e 	bl	3418a09c <RCCEx_GetSPICLKFreq>
34187760:	60f8      	str	r0, [r7, #12]
      break;
34187762:	e05a      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
34187764:	4843      	ldr	r0, [pc, #268]	@ (34187874 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>)
34187766:	f002 fc99 	bl	3418a09c <RCCEx_GetSPICLKFreq>
3418776a:	60f8      	str	r0, [r7, #12]
      break;
3418776c:	e055      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
3418776e:	4842      	ldr	r0, [pc, #264]	@ (34187878 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>)
34187770:	f003 f990 	bl	3418aa94 <RCCEx_GetUSARTCLKFreq>
34187774:	60f8      	str	r0, [r7, #12]
      break;
34187776:	e050      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
34187778:	4840      	ldr	r0, [pc, #256]	@ (3418787c <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>)
3418777a:	f003 f98b 	bl	3418aa94 <RCCEx_GetUSARTCLKFreq>
3418777e:	60f8      	str	r0, [r7, #12]
      break;
34187780:	e04b      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
34187782:	483f      	ldr	r0, [pc, #252]	@ (34187880 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>)
34187784:	f003 f986 	bl	3418aa94 <RCCEx_GetUSARTCLKFreq>
34187788:	60f8      	str	r0, [r7, #12]
      break;
3418778a:	e046      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
3418778c:	483d      	ldr	r0, [pc, #244]	@ (34187884 <HAL_RCCEx_GetPeriphCLKFreq+0x900>)
3418778e:	f002 ff57 	bl	3418a640 <RCCEx_GetUARTCLKFreq>
34187792:	60f8      	str	r0, [r7, #12]
      break;
34187794:	e041      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
34187796:	483c      	ldr	r0, [pc, #240]	@ (34187888 <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
34187798:	f002 ff52 	bl	3418a640 <RCCEx_GetUARTCLKFreq>
3418779c:	60f8      	str	r0, [r7, #12]
      break;
3418779e:	e03c      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
341877a0:	483a      	ldr	r0, [pc, #232]	@ (3418788c <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
341877a2:	f003 f977 	bl	3418aa94 <RCCEx_GetUSARTCLKFreq>
341877a6:	60f8      	str	r0, [r7, #12]
      break;
341877a8:	e037      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
341877aa:	4839      	ldr	r0, [pc, #228]	@ (34187890 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
341877ac:	f002 ff48 	bl	3418a640 <RCCEx_GetUARTCLKFreq>
341877b0:	60f8      	str	r0, [r7, #12]
      break;
341877b2:	e032      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
341877b4:	4837      	ldr	r0, [pc, #220]	@ (34187894 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
341877b6:	f002 ff43 	bl	3418a640 <RCCEx_GetUARTCLKFreq>
341877ba:	60f8      	str	r0, [r7, #12]
      break;
341877bc:	e02d      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
341877be:	4836      	ldr	r0, [pc, #216]	@ (34187898 <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
341877c0:	f002 ff3e 	bl	3418a640 <RCCEx_GetUARTCLKFreq>
341877c4:	60f8      	str	r0, [r7, #12]
      break;
341877c6:	e028      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
341877c8:	4834      	ldr	r0, [pc, #208]	@ (3418789c <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
341877ca:	f003 f963 	bl	3418aa94 <RCCEx_GetUSARTCLKFreq>
341877ce:	60f8      	str	r0, [r7, #12]
      break;
341877d0:	e023      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
341877d2:	4833      	ldr	r0, [pc, #204]	@ (341878a0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
341877d4:	f003 fb88 	bl	3418aee8 <RCCEx_GetOTGPHYCLKFreq>
341877d8:	60f8      	str	r0, [r7, #12]
      break;
341877da:	e01e      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
341877dc:	4831      	ldr	r0, [pc, #196]	@ (341878a4 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
341877de:	f003 fc39 	bl	3418b054 <RCCEx_GetOTGPHYCKREFCLKFreq>
341877e2:	60f8      	str	r0, [r7, #12]
      break;
341877e4:	e019      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
341877e6:	4830      	ldr	r0, [pc, #192]	@ (341878a8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
341877e8:	f003 fb7e 	bl	3418aee8 <RCCEx_GetOTGPHYCLKFreq>
341877ec:	60f8      	str	r0, [r7, #12]
      break;
341877ee:	e014      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
341877f0:	482e      	ldr	r0, [pc, #184]	@ (341878ac <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
341877f2:	f003 fc2f 	bl	3418b054 <RCCEx_GetOTGPHYCKREFCLKFreq>
341877f6:	60f8      	str	r0, [r7, #12]
      break;
341877f8:	e00f      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
341877fa:	482d      	ldr	r0, [pc, #180]	@ (341878b0 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
341877fc:	f003 fc7a 	bl	3418b0f4 <RCCEx_GetXSPICLKFreq>
34187800:	60f8      	str	r0, [r7, #12]
      break;
34187802:	e00a      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
34187804:	482b      	ldr	r0, [pc, #172]	@ (341878b4 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
34187806:	f003 fc75 	bl	3418b0f4 <RCCEx_GetXSPICLKFreq>
3418780a:	60f8      	str	r0, [r7, #12]
      break;
3418780c:	e005      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
3418780e:	482a      	ldr	r0, [pc, #168]	@ (341878b8 <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
34187810:	f003 fc70 	bl	3418b0f4 <RCCEx_GetXSPICLKFreq>
34187814:	60f8      	str	r0, [r7, #12]
      break;
34187816:	e000      	b.n	3418781a <HAL_RCCEx_GetPeriphCLKFreq+0x896>
      break;
34187818:	bf00      	nop
  }

  return frequency;
3418781a:	68fb      	ldr	r3, [r7, #12]
}
3418781c:	4618      	mov	r0, r3
3418781e:	3714      	adds	r7, #20
34187820:	46bd      	mov	sp, r7
34187822:	bd90      	pop	{r4, r7, pc}
34187824:	0700000c 	.word	0x0700000c
34187828:	0700040c 	.word	0x0700040c
3418782c:	0700080c 	.word	0x0700080c
34187830:	07000c0c 	.word	0x07000c0c
34187834:	0700100c 	.word	0x0700100c
34187838:	0700140c 	.word	0x0700140c
3418783c:	0700082c 	.word	0x0700082c
34187840:	07000c2c 	.word	0x07000c2c
34187844:	0700102c 	.word	0x0700102c
34187848:	0700142c 	.word	0x0700142c
3418784c:	0700182c 	.word	0x0700182c
34187850:	07001418 	.word	0x07001418
34187854:	07001818 	.word	0x07001818
34187858:	0300001c 	.word	0x0300001c
3418785c:	0300041c 	.word	0x0300041c
34187860:	07000420 	.word	0x07000420
34187864:	07000820 	.word	0x07000820
34187868:	07000c20 	.word	0x07000c20
3418786c:	07001020 	.word	0x07001020
34187870:	07001420 	.word	0x07001420
34187874:	07001820 	.word	0x07001820
34187878:	07000030 	.word	0x07000030
3418787c:	07000430 	.word	0x07000430
34187880:	07000830 	.word	0x07000830
34187884:	07000c30 	.word	0x07000c30
34187888:	07001030 	.word	0x07001030
3418788c:	07001430 	.word	0x07001430
34187890:	07001830 	.word	0x07001830
34187894:	07001c30 	.word	0x07001c30
34187898:	07000034 	.word	0x07000034
3418789c:	07000434 	.word	0x07000434
341878a0:	03000c14 	.word	0x03000c14
341878a4:	01001014 	.word	0x01001014
341878a8:	03001414 	.word	0x03001414
341878ac:	01001814 	.word	0x01001814
341878b0:	03000014 	.word	0x03000014
341878b4:	03000414 	.word	0x03000414
341878b8:	03000814 	.word	0x03000814

341878bc <HAL_RCCEx_GetPLL1CLKFreq>:
  * @brief  Return PLL1 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL1 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL1CLKFreq(void)
{
341878bc:	b5f0      	push	{r4, r5, r6, r7, lr}
341878be:	b087      	sub	sp, #28
341878c0:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
341878c2:	2300      	movs	r3, #0
341878c4:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL1_IsReady() != 0U)
341878c6:	f7fc fa05 	bl	34183cd4 <LL_RCC_PLL1_IsReady>
341878ca:	4603      	mov	r3, r0
341878cc:	2b00      	cmp	r3, #0
341878ce:	d02a      	beq.n	34187926 <HAL_RCCEx_GetPLL1CLKFreq+0x6a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
341878d0:	f7fc fa68 	bl	34183da4 <LL_RCC_PLL1P_IsEnabled>
341878d4:	4603      	mov	r3, r0
341878d6:	2b00      	cmp	r3, #0
341878d8:	d031      	beq.n	3418793e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
341878da:	f7fc f9ed 	bl	34183cb8 <LL_RCC_PLL1_GetSource>
341878de:	4603      	mov	r3, r0
341878e0:	4618      	mov	r0, r3
341878e2:	f000 f957 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
341878e6:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
341878e8:	68bb      	ldr	r3, [r7, #8]
341878ea:	2b00      	cmp	r3, #0
341878ec:	d027      	beq.n	3418793e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
      {
        divm = LL_RCC_PLL1_GetM();
341878ee:	f7fc fa29 	bl	34183d44 <LL_RCC_PLL1_GetM>
341878f2:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
341878f4:	687b      	ldr	r3, [r7, #4]
341878f6:	2b00      	cmp	r3, #0
341878f8:	d021      	beq.n	3418793e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
341878fa:	f7fc fa13 	bl	34183d24 <LL_RCC_PLL1_GetN>
341878fe:	4605      	mov	r5, r0
34187900:	f7fc fa64 	bl	34183dcc <LL_RCC_PLL1_GetFRACN>
34187904:	4606      	mov	r6, r0
34187906:	f7fc fa2d 	bl	34183d64 <LL_RCC_PLL1_GetP1>
3418790a:	4604      	mov	r4, r0
3418790c:	f7fc fa3a 	bl	34183d84 <LL_RCC_PLL1_GetP2>
34187910:	4603      	mov	r3, r0
34187912:	9301      	str	r3, [sp, #4]
34187914:	9400      	str	r4, [sp, #0]
34187916:	4633      	mov	r3, r6
34187918:	462a      	mov	r2, r5
3418791a:	6879      	ldr	r1, [r7, #4]
3418791c:	68b8      	ldr	r0, [r7, #8]
3418791e:	f000 f997 	bl	34187c50 <RCCEx_CalcPLLFreq>
34187922:	60f8      	str	r0, [r7, #12]
34187924:	e00b      	b.n	3418793e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
                                            LL_RCC_PLL1_GetP1(), LL_RCC_PLL1_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL1_IsEnabledBypass() != 0U)
34187926:	f7fc f9e9 	bl	34183cfc <LL_RCC_PLL1_IsEnabledBypass>
3418792a:	4603      	mov	r3, r0
3418792c:	2b00      	cmp	r3, #0
3418792e:	d006      	beq.n	3418793e <HAL_RCCEx_GetPLL1CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34187930:	f7fc f9c2 	bl	34183cb8 <LL_RCC_PLL1_GetSource>
34187934:	4603      	mov	r3, r0
34187936:	4618      	mov	r0, r3
34187938:	f000 f92c 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
3418793c:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
3418793e:	68fb      	ldr	r3, [r7, #12]
}
34187940:	4618      	mov	r0, r3
34187942:	3714      	adds	r7, #20
34187944:	46bd      	mov	sp, r7
34187946:	bdf0      	pop	{r4, r5, r6, r7, pc}

34187948 <HAL_RCCEx_GetPLL2CLKFreq>:
  * @brief  Return PLL2 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL2 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL2CLKFreq(void)
{
34187948:	b5f0      	push	{r4, r5, r6, r7, lr}
3418794a:	b087      	sub	sp, #28
3418794c:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3418794e:	2300      	movs	r3, #0
34187950:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL2_IsReady() != 0U)
34187952:	f7fc fa57 	bl	34183e04 <LL_RCC_PLL2_IsReady>
34187956:	4603      	mov	r3, r0
34187958:	2b00      	cmp	r3, #0
3418795a:	d02a      	beq.n	341879b2 <HAL_RCCEx_GetPLL2CLKFreq+0x6a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
3418795c:	f7fc faba 	bl	34183ed4 <LL_RCC_PLL2P_IsEnabled>
34187960:	4603      	mov	r3, r0
34187962:	2b00      	cmp	r3, #0
34187964:	d031      	beq.n	341879ca <HAL_RCCEx_GetPLL2CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
34187966:	f7fc fa3f 	bl	34183de8 <LL_RCC_PLL2_GetSource>
3418796a:	4603      	mov	r3, r0
3418796c:	4618      	mov	r0, r3
3418796e:	f000 f911 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
34187972:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34187974:	68bb      	ldr	r3, [r7, #8]
34187976:	2b00      	cmp	r3, #0
34187978:	d027      	beq.n	341879ca <HAL_RCCEx_GetPLL2CLKFreq+0x82>
      {

        divm = LL_RCC_PLL2_GetM();
3418797a:	f7fc fa7b 	bl	34183e74 <LL_RCC_PLL2_GetM>
3418797e:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34187980:	687b      	ldr	r3, [r7, #4]
34187982:	2b00      	cmp	r3, #0
34187984:	d021      	beq.n	341879ca <HAL_RCCEx_GetPLL2CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
34187986:	f7fc fa65 	bl	34183e54 <LL_RCC_PLL2_GetN>
3418798a:	4605      	mov	r5, r0
3418798c:	f7fc fab6 	bl	34183efc <LL_RCC_PLL2_GetFRACN>
34187990:	4606      	mov	r6, r0
34187992:	f7fc fa7f 	bl	34183e94 <LL_RCC_PLL2_GetP1>
34187996:	4604      	mov	r4, r0
34187998:	f7fc fa8c 	bl	34183eb4 <LL_RCC_PLL2_GetP2>
3418799c:	4603      	mov	r3, r0
3418799e:	9301      	str	r3, [sp, #4]
341879a0:	9400      	str	r4, [sp, #0]
341879a2:	4633      	mov	r3, r6
341879a4:	462a      	mov	r2, r5
341879a6:	6879      	ldr	r1, [r7, #4]
341879a8:	68b8      	ldr	r0, [r7, #8]
341879aa:	f000 f951 	bl	34187c50 <RCCEx_CalcPLLFreq>
341879ae:	60f8      	str	r0, [r7, #12]
341879b0:	e00b      	b.n	341879ca <HAL_RCCEx_GetPLL2CLKFreq+0x82>
                                            LL_RCC_PLL2_GetP1(), LL_RCC_PLL2_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL2_IsEnabledBypass() != 0U)
341879b2:	f7fc fa3b 	bl	34183e2c <LL_RCC_PLL2_IsEnabledBypass>
341879b6:	4603      	mov	r3, r0
341879b8:	2b00      	cmp	r3, #0
341879ba:	d006      	beq.n	341879ca <HAL_RCCEx_GetPLL2CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
341879bc:	f7fc fa14 	bl	34183de8 <LL_RCC_PLL2_GetSource>
341879c0:	4603      	mov	r3, r0
341879c2:	4618      	mov	r0, r3
341879c4:	f000 f8e6 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
341879c8:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
341879ca:	68fb      	ldr	r3, [r7, #12]
}
341879cc:	4618      	mov	r0, r3
341879ce:	3714      	adds	r7, #20
341879d0:	46bd      	mov	sp, r7
341879d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

341879d4 <HAL_RCCEx_GetPLL3CLKFreq>:
  * @brief  Return PLL3 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL3 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL3CLKFreq(void)
{
341879d4:	b5f0      	push	{r4, r5, r6, r7, lr}
341879d6:	b087      	sub	sp, #28
341879d8:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
341879da:	2300      	movs	r3, #0
341879dc:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL3_IsReady() != 0U)
341879de:	f7fc faa9 	bl	34183f34 <LL_RCC_PLL3_IsReady>
341879e2:	4603      	mov	r3, r0
341879e4:	2b00      	cmp	r3, #0
341879e6:	d02a      	beq.n	34187a3e <HAL_RCCEx_GetPLL3CLKFreq+0x6a>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
341879e8:	f7fc fb0c 	bl	34184004 <LL_RCC_PLL3P_IsEnabled>
341879ec:	4603      	mov	r3, r0
341879ee:	2b00      	cmp	r3, #0
341879f0:	d031      	beq.n	34187a56 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
341879f2:	f7fc fa91 	bl	34183f18 <LL_RCC_PLL3_GetSource>
341879f6:	4603      	mov	r3, r0
341879f8:	4618      	mov	r0, r3
341879fa:	f000 f8cb 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
341879fe:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34187a00:	68bb      	ldr	r3, [r7, #8]
34187a02:	2b00      	cmp	r3, #0
34187a04:	d027      	beq.n	34187a56 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
      {
        divm = LL_RCC_PLL3_GetM();
34187a06:	f7fc facd 	bl	34183fa4 <LL_RCC_PLL3_GetM>
34187a0a:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34187a0c:	687b      	ldr	r3, [r7, #4]
34187a0e:	2b00      	cmp	r3, #0
34187a10:	d021      	beq.n	34187a56 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
34187a12:	f7fc fab7 	bl	34183f84 <LL_RCC_PLL3_GetN>
34187a16:	4605      	mov	r5, r0
34187a18:	f7fc fb08 	bl	3418402c <LL_RCC_PLL3_GetFRACN>
34187a1c:	4606      	mov	r6, r0
34187a1e:	f7fc fad1 	bl	34183fc4 <LL_RCC_PLL3_GetP1>
34187a22:	4604      	mov	r4, r0
34187a24:	f7fc fade 	bl	34183fe4 <LL_RCC_PLL3_GetP2>
34187a28:	4603      	mov	r3, r0
34187a2a:	9301      	str	r3, [sp, #4]
34187a2c:	9400      	str	r4, [sp, #0]
34187a2e:	4633      	mov	r3, r6
34187a30:	462a      	mov	r2, r5
34187a32:	6879      	ldr	r1, [r7, #4]
34187a34:	68b8      	ldr	r0, [r7, #8]
34187a36:	f000 f90b 	bl	34187c50 <RCCEx_CalcPLLFreq>
34187a3a:	60f8      	str	r0, [r7, #12]
34187a3c:	e00b      	b.n	34187a56 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
                                            LL_RCC_PLL3_GetP1(), LL_RCC_PLL3_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL3_IsEnabledBypass() != 0U)
34187a3e:	f7fc fa8d 	bl	34183f5c <LL_RCC_PLL3_IsEnabledBypass>
34187a42:	4603      	mov	r3, r0
34187a44:	2b00      	cmp	r3, #0
34187a46:	d006      	beq.n	34187a56 <HAL_RCCEx_GetPLL3CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34187a48:	f7fc fa66 	bl	34183f18 <LL_RCC_PLL3_GetSource>
34187a4c:	4603      	mov	r3, r0
34187a4e:	4618      	mov	r0, r3
34187a50:	f000 f8a0 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
34187a54:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34187a56:	68fb      	ldr	r3, [r7, #12]
}
34187a58:	4618      	mov	r0, r3
34187a5a:	3714      	adds	r7, #20
34187a5c:	46bd      	mov	sp, r7
34187a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

34187a60 <HAL_RCCEx_GetPLL4CLKFreq>:
  * @brief  Return PLL4 clock frequency
  * @note   RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval PLL4 output clock frequency
  */
uint32_t HAL_RCCEx_GetPLL4CLKFreq(void)
{
34187a60:	b5f0      	push	{r4, r5, r6, r7, lr}
34187a62:	b087      	sub	sp, #28
34187a64:	af02      	add	r7, sp, #8
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
34187a66:	2300      	movs	r3, #0
34187a68:	60fb      	str	r3, [r7, #12]
  uint32_t divm;

  /* PLL_VCO = (HSE_VALUE, MSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP1 / PLLP2
  */
  if (LL_RCC_PLL4_IsReady() != 0U)
34187a6a:	f7fc fafb 	bl	34184064 <LL_RCC_PLL4_IsReady>
34187a6e:	4603      	mov	r3, r0
34187a70:	2b00      	cmp	r3, #0
34187a72:	d02a      	beq.n	34187aca <HAL_RCCEx_GetPLL4CLKFreq+0x6a>
  {
    if (LL_RCC_PLL4P_IsEnabled() != 0U)
34187a74:	f7fc fb5e 	bl	34184134 <LL_RCC_PLL4P_IsEnabled>
34187a78:	4603      	mov	r3, r0
34187a7a:	2b00      	cmp	r3, #0
34187a7c:	d031      	beq.n	34187ae2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
    {
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34187a7e:	f7fc fae3 	bl	34184048 <LL_RCC_PLL4_GetSource>
34187a82:	4603      	mov	r3, r0
34187a84:	4618      	mov	r0, r3
34187a86:	f000 f885 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
34187a8a:	60b8      	str	r0, [r7, #8]

      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
34187a8c:	68bb      	ldr	r3, [r7, #8]
34187a8e:	2b00      	cmp	r3, #0
34187a90:	d027      	beq.n	34187ae2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
      {

        divm = LL_RCC_PLL4_GetM();
34187a92:	f7fc fb1f 	bl	341840d4 <LL_RCC_PLL4_GetM>
34187a96:	6078      	str	r0, [r7, #4]

        if (divm != 0U)
34187a98:	687b      	ldr	r3, [r7, #4]
34187a9a:	2b00      	cmp	r3, #0
34187a9c:	d021      	beq.n	34187ae2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
        {
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
34187a9e:	f7fc fb09 	bl	341840b4 <LL_RCC_PLL4_GetN>
34187aa2:	4605      	mov	r5, r0
34187aa4:	f7fc fb5a 	bl	3418415c <LL_RCC_PLL4_GetFRACN>
34187aa8:	4606      	mov	r6, r0
34187aaa:	f7fc fb23 	bl	341840f4 <LL_RCC_PLL4_GetP1>
34187aae:	4604      	mov	r4, r0
34187ab0:	f7fc fb30 	bl	34184114 <LL_RCC_PLL4_GetP2>
34187ab4:	4603      	mov	r3, r0
34187ab6:	9301      	str	r3, [sp, #4]
34187ab8:	9400      	str	r4, [sp, #0]
34187aba:	4633      	mov	r3, r6
34187abc:	462a      	mov	r2, r5
34187abe:	6879      	ldr	r1, [r7, #4]
34187ac0:	68b8      	ldr	r0, [r7, #8]
34187ac2:	f000 f8c5 	bl	34187c50 <RCCEx_CalcPLLFreq>
34187ac6:	60f8      	str	r0, [r7, #12]
34187ac8:	e00b      	b.n	34187ae2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
                                            LL_RCC_PLL4_GetP1(), LL_RCC_PLL4_GetP2());
        }
      }
    }
  }
  else if (LL_RCC_PLL4_IsEnabledBypass() != 0U)
34187aca:	f7fc fadf 	bl	3418408c <LL_RCC_PLL4_IsEnabledBypass>
34187ace:	4603      	mov	r3, r0
34187ad0:	2b00      	cmp	r3, #0
34187ad2:	d006      	beq.n	34187ae2 <HAL_RCCEx_GetPLL4CLKFreq+0x82>
  {
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
34187ad4:	f7fc fab8 	bl	34184048 <LL_RCC_PLL4_GetSource>
34187ad8:	4603      	mov	r3, r0
34187ada:	4618      	mov	r0, r3
34187adc:	f000 f85a 	bl	34187b94 <RCCEx_GetPLLSourceFreq>
34187ae0:	60f8      	str	r0, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  return plloutputfreq;
34187ae2:	68fb      	ldr	r3, [r7, #12]
}
34187ae4:	4618      	mov	r0, r3
34187ae6:	3714      	adds	r7, #20
34187ae8:	46bd      	mov	sp, r7
34187aea:	bdf0      	pop	{r4, r5, r6, r7, pc}

34187aec <RCCEx_GetHCLKFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
34187aec:	b580      	push	{r7, lr}
34187aee:	b082      	sub	sp, #8
34187af0:	af00      	add	r7, sp, #0
34187af2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
34187af4:	f7fb fcca 	bl	3418348c <LL_RCC_GetAHBPrescaler>
34187af8:	4603      	mov	r3, r0
34187afa:	0d1b      	lsrs	r3, r3, #20
34187afc:	f003 0307 	and.w	r3, r3, #7
34187b00:	687a      	ldr	r2, [r7, #4]
34187b02:	fa22 f303 	lsr.w	r3, r2, r3
}
34187b06:	4618      	mov	r0, r3
34187b08:	3708      	adds	r7, #8
34187b0a:	46bd      	mov	sp, r7
34187b0c:	bd80      	pop	{r7, pc}

34187b0e <RCCEx_GetPCLK1Freq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK1Freq(uint32_t HCLK_Frequency)
{
34187b0e:	b580      	push	{r7, lr}
34187b10:	b082      	sub	sp, #8
34187b12:	af00      	add	r7, sp, #0
34187b14:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
34187b16:	f7fb fcc7 	bl	341834a8 <LL_RCC_GetAPB1Prescaler>
34187b1a:	4603      	mov	r3, r0
34187b1c:	f003 0307 	and.w	r3, r3, #7
34187b20:	687a      	ldr	r2, [r7, #4]
34187b22:	fa22 f303 	lsr.w	r3, r2, r3
}
34187b26:	4618      	mov	r0, r3
34187b28:	3708      	adds	r7, #8
34187b2a:	46bd      	mov	sp, r7
34187b2c:	bd80      	pop	{r7, pc}

34187b2e <RCCEx_GetPCLK2Freq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK2Freq(uint32_t HCLK_Frequency)
{
34187b2e:	b580      	push	{r7, lr}
34187b30:	b082      	sub	sp, #8
34187b32:	af00      	add	r7, sp, #0
34187b34:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
34187b36:	f7fb fcc5 	bl	341834c4 <LL_RCC_GetAPB2Prescaler>
34187b3a:	4603      	mov	r3, r0
34187b3c:	091b      	lsrs	r3, r3, #4
34187b3e:	f003 0307 	and.w	r3, r3, #7
34187b42:	687a      	ldr	r2, [r7, #4]
34187b44:	fa22 f303 	lsr.w	r3, r2, r3
}
34187b48:	4618      	mov	r0, r3
34187b4a:	3708      	adds	r7, #8
34187b4c:	46bd      	mov	sp, r7
34187b4e:	bd80      	pop	{r7, pc}

34187b50 <RCCEx_GetPCLK4Freq>:
  * @brief  Return PCLK4 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK4 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK4Freq(uint32_t HCLK_Frequency)
{
34187b50:	b580      	push	{r7, lr}
34187b52:	b082      	sub	sp, #8
34187b54:	af00      	add	r7, sp, #0
34187b56:	6078      	str	r0, [r7, #4]
  /* PCLK4 clock frequency */
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
34187b58:	f7fb fcc2 	bl	341834e0 <LL_RCC_GetAPB4Prescaler>
34187b5c:	4603      	mov	r3, r0
34187b5e:	0b1b      	lsrs	r3, r3, #12
34187b60:	f003 0307 	and.w	r3, r3, #7
34187b64:	687a      	ldr	r2, [r7, #4]
34187b66:	fa22 f303 	lsr.w	r3, r2, r3
}
34187b6a:	4618      	mov	r0, r3
34187b6c:	3708      	adds	r7, #8
34187b6e:	46bd      	mov	sp, r7
34187b70:	bd80      	pop	{r7, pc}

34187b72 <RCCEx_GetPCLK5Freq>:
  * @brief  Return PCLK5 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK5 clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPCLK5Freq(uint32_t HCLK_Frequency)
{
34187b72:	b580      	push	{r7, lr}
34187b74:	b082      	sub	sp, #8
34187b76:	af00      	add	r7, sp, #0
34187b78:	6078      	str	r0, [r7, #4]
  /* PCLK5 clock frequency */
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
34187b7a:	f7fb fcbf 	bl	341834fc <LL_RCC_GetAPB5Prescaler>
34187b7e:	4603      	mov	r3, r0
34187b80:	0c1b      	lsrs	r3, r3, #16
34187b82:	f003 0307 	and.w	r3, r3, #7
34187b86:	687a      	ldr	r2, [r7, #4]
34187b88:	fa22 f303 	lsr.w	r3, r2, r3
}
34187b8c:	4618      	mov	r0, r3
34187b8e:	3708      	adds	r7, #8
34187b90:	46bd      	mov	sp, r7
34187b92:	bd80      	pop	{r7, pc}

34187b94 <RCCEx_GetPLLSourceFreq>:
  * @brief  Return PLL source clock frequency
  * @param  PLLsource PLL source clock
  * @retval PLL source clock frequency (in Hz)
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
34187b94:	b580      	push	{r7, lr}
34187b96:	b084      	sub	sp, #16
34187b98:	af00      	add	r7, sp, #0
34187b9a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
34187b9c:	2300      	movs	r3, #0
34187b9e:	60fb      	str	r3, [r7, #12]

  switch (PLLsource)
34187ba0:	687b      	ldr	r3, [r7, #4]
34187ba2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187ba6:	d039      	beq.n	34187c1c <RCCEx_GetPLLSourceFreq+0x88>
34187ba8:	687b      	ldr	r3, [r7, #4]
34187baa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187bae:	d838      	bhi.n	34187c22 <RCCEx_GetPLLSourceFreq+0x8e>
34187bb0:	687b      	ldr	r3, [r7, #4]
34187bb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187bb6:	d029      	beq.n	34187c0c <RCCEx_GetPLLSourceFreq+0x78>
34187bb8:	687b      	ldr	r3, [r7, #4]
34187bba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187bbe:	d830      	bhi.n	34187c22 <RCCEx_GetPLLSourceFreq+0x8e>
34187bc0:	687b      	ldr	r3, [r7, #4]
34187bc2:	2b00      	cmp	r3, #0
34187bc4:	d004      	beq.n	34187bd0 <RCCEx_GetPLLSourceFreq+0x3c>
34187bc6:	687b      	ldr	r3, [r7, #4]
34187bc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34187bcc:	d00e      	beq.n	34187bec <RCCEx_GetPLLSourceFreq+0x58>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
      break;

    default:
      /* unexpected case */
      break;
34187bce:	e028      	b.n	34187c22 <RCCEx_GetPLLSourceFreq+0x8e>
      if (LL_RCC_HSI_IsReady() != 0U)
34187bd0:	f7fb fbfc 	bl	341833cc <LL_RCC_HSI_IsReady>
34187bd4:	4603      	mov	r3, r0
34187bd6:	2b00      	cmp	r3, #0
34187bd8:	d025      	beq.n	34187c26 <RCCEx_GetPLLSourceFreq+0x92>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34187bda:	f7fb fc09 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34187bde:	4603      	mov	r3, r0
34187be0:	09db      	lsrs	r3, r3, #7
34187be2:	4a16      	ldr	r2, [pc, #88]	@ (34187c3c <RCCEx_GetPLLSourceFreq+0xa8>)
34187be4:	fa22 f303 	lsr.w	r3, r2, r3
34187be8:	60fb      	str	r3, [r7, #12]
      break;
34187bea:	e01c      	b.n	34187c26 <RCCEx_GetPLLSourceFreq+0x92>
      if (LL_RCC_MSI_IsReady() != 0U)
34187bec:	f7fb fc0e 	bl	3418340c <LL_RCC_MSI_IsReady>
34187bf0:	4603      	mov	r3, r0
34187bf2:	2b00      	cmp	r3, #0
34187bf4:	d019      	beq.n	34187c2a <RCCEx_GetPLLSourceFreq+0x96>
        if (LL_RCC_MSI_GetFrequency() == LL_RCC_MSI_FREQ_4MHZ)
34187bf6:	f7fb fc1b 	bl	34183430 <LL_RCC_MSI_GetFrequency>
34187bfa:	4603      	mov	r3, r0
34187bfc:	2b00      	cmp	r3, #0
34187bfe:	d102      	bne.n	34187c06 <RCCEx_GetPLLSourceFreq+0x72>
          pllinputfreq = MSI_VALUE;
34187c00:	4b0f      	ldr	r3, [pc, #60]	@ (34187c40 <RCCEx_GetPLLSourceFreq+0xac>)
34187c02:	60fb      	str	r3, [r7, #12]
      break;
34187c04:	e011      	b.n	34187c2a <RCCEx_GetPLLSourceFreq+0x96>
          pllinputfreq = 16000000UL;
34187c06:	4b0f      	ldr	r3, [pc, #60]	@ (34187c44 <RCCEx_GetPLLSourceFreq+0xb0>)
34187c08:	60fb      	str	r3, [r7, #12]
      break;
34187c0a:	e00e      	b.n	34187c2a <RCCEx_GetPLLSourceFreq+0x96>
      if (LL_RCC_HSE_IsReady() != 0U)
34187c0c:	f7fb fbcc 	bl	341833a8 <LL_RCC_HSE_IsReady>
34187c10:	4603      	mov	r3, r0
34187c12:	2b00      	cmp	r3, #0
34187c14:	d00b      	beq.n	34187c2e <RCCEx_GetPLLSourceFreq+0x9a>
        pllinputfreq = HSE_VALUE;
34187c16:	4b0c      	ldr	r3, [pc, #48]	@ (34187c48 <RCCEx_GetPLLSourceFreq+0xb4>)
34187c18:	60fb      	str	r3, [r7, #12]
      break;
34187c1a:	e008      	b.n	34187c2e <RCCEx_GetPLLSourceFreq+0x9a>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
34187c1c:	4b0b      	ldr	r3, [pc, #44]	@ (34187c4c <RCCEx_GetPLLSourceFreq+0xb8>)
34187c1e:	60fb      	str	r3, [r7, #12]
      break;
34187c20:	e006      	b.n	34187c30 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187c22:	bf00      	nop
34187c24:	e004      	b.n	34187c30 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187c26:	bf00      	nop
34187c28:	e002      	b.n	34187c30 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187c2a:	bf00      	nop
34187c2c:	e000      	b.n	34187c30 <RCCEx_GetPLLSourceFreq+0x9c>
      break;
34187c2e:	bf00      	nop
  }

  return pllinputfreq;
34187c30:	68fb      	ldr	r3, [r7, #12]
}
34187c32:	4618      	mov	r0, r3
34187c34:	3710      	adds	r7, #16
34187c36:	46bd      	mov	sp, r7
34187c38:	bd80      	pop	{r7, pc}
34187c3a:	bf00      	nop
34187c3c:	03d09000 	.word	0x03d09000
34187c40:	003d0900 	.word	0x003d0900
34187c44:	00f42400 	.word	0x00f42400
34187c48:	02dc6c00 	.word	0x02dc6c00
34187c4c:	00bb8000 	.word	0x00bb8000

34187c50 <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
34187c50:	b480      	push	{r7}
34187c52:	b087      	sub	sp, #28
34187c54:	af00      	add	r7, sp, #0
34187c56:	60f8      	str	r0, [r7, #12]
34187c58:	60b9      	str	r1, [r7, #8]
34187c5a:	607a      	str	r2, [r7, #4]
34187c5c:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
34187c5e:	68fb      	ldr	r3, [r7, #12]
34187c60:	ee07 3a90 	vmov	s15, r3
34187c64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187c68:	687b      	ldr	r3, [r7, #4]
34187c6a:	ee07 3a90 	vmov	s15, r3
34187c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
34187c72:	683b      	ldr	r3, [r7, #0]
34187c74:	ee07 3a90 	vmov	s15, r3
34187c78:	eeb8 6a67 	vcvt.f32.u32	s12, s15
34187c7c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 34187ce4 <RCCEx_CalcPLLFreq+0x94>
34187c80:	eec6 7a25 	vdiv.f32	s15, s12, s11
34187c84:	ee76 7aa7 	vadd.f32	s15, s13, s15
34187c88:	ee67 6a27 	vmul.f32	s13, s14, s15
34187c8c:	68bb      	ldr	r3, [r7, #8]
34187c8e:	ee07 3a90 	vmov	s15, r3
34187c92:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187c96:	eec6 7a87 	vdiv.f32	s15, s13, s14
34187c9a:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)P1;
34187c9e:	6a3b      	ldr	r3, [r7, #32]
34187ca0:	ee07 3a90 	vmov	s15, r3
34187ca4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187ca8:	edd7 6a05 	vldr	s13, [r7, #20]
34187cac:	eec6 7a87 	vdiv.f32	s15, s13, s14
34187cb0:	edc7 7a05 	vstr	s15, [r7, #20]
  freq = freq / (float_t)P2;
34187cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
34187cb6:	ee07 3a90 	vmov	s15, r3
34187cba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
34187cbe:	edd7 6a05 	vldr	s13, [r7, #20]
34187cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
34187cc6:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
34187cca:	edd7 7a05 	vldr	s15, [r7, #20]
34187cce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34187cd2:	ee17 3a90 	vmov	r3, s15
}
34187cd6:	4618      	mov	r0, r3
34187cd8:	371c      	adds	r7, #28
34187cda:	46bd      	mov	sp, r7
34187cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
34187ce0:	4770      	bx	lr
34187ce2:	bf00      	nop
34187ce4:	4b800000 	.word	0x4b800000

34187ce8 <RCCEx_GetADCCLKFreq>:
  *         @arg @ref RCCEx_ADC_Clock_Source
  * @retval ADC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADCCLKFreq(uint32_t ADCxSource)
{
34187ce8:	b590      	push	{r4, r7, lr}
34187cea:	b085      	sub	sp, #20
34187cec:	af00      	add	r7, sp, #0
34187cee:	6078      	str	r0, [r7, #4]
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
34187cf0:	2300      	movs	r3, #0
34187cf2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADCClockSource(ADCxSource))
34187cf4:	6878      	ldr	r0, [r7, #4]
34187cf6:	f7fb fe1f 	bl	34183938 <LL_RCC_GetADCClockSource>
34187cfa:	4603      	mov	r3, r0
34187cfc:	2b70      	cmp	r3, #112	@ 0x70
34187cfe:	f000 80d1 	beq.w	34187ea4 <RCCEx_GetADCCLKFreq+0x1bc>
34187d02:	2b70      	cmp	r3, #112	@ 0x70
34187d04:	f200 80d8 	bhi.w	34187eb8 <RCCEx_GetADCCLKFreq+0x1d0>
34187d08:	2b60      	cmp	r3, #96	@ 0x60
34187d0a:	f000 80c8 	beq.w	34187e9e <RCCEx_GetADCCLKFreq+0x1b6>
34187d0e:	2b60      	cmp	r3, #96	@ 0x60
34187d10:	f200 80d2 	bhi.w	34187eb8 <RCCEx_GetADCCLKFreq+0x1d0>
34187d14:	2b50      	cmp	r3, #80	@ 0x50
34187d16:	f000 80ac 	beq.w	34187e72 <RCCEx_GetADCCLKFreq+0x18a>
34187d1a:	2b50      	cmp	r3, #80	@ 0x50
34187d1c:	f200 80cc 	bhi.w	34187eb8 <RCCEx_GetADCCLKFreq+0x1d0>
34187d20:	2b40      	cmp	r3, #64	@ 0x40
34187d22:	f000 80b4 	beq.w	34187e8e <RCCEx_GetADCCLKFreq+0x1a6>
34187d26:	2b40      	cmp	r3, #64	@ 0x40
34187d28:	f200 80c6 	bhi.w	34187eb8 <RCCEx_GetADCCLKFreq+0x1d0>
34187d2c:	2b30      	cmp	r3, #48	@ 0x30
34187d2e:	d05d      	beq.n	34187dec <RCCEx_GetADCCLKFreq+0x104>
34187d30:	2b30      	cmp	r3, #48	@ 0x30
34187d32:	f200 80c1 	bhi.w	34187eb8 <RCCEx_GetADCCLKFreq+0x1d0>
34187d36:	2b20      	cmp	r3, #32
34187d38:	d014      	beq.n	34187d64 <RCCEx_GetADCCLKFreq+0x7c>
34187d3a:	2b20      	cmp	r3, #32
34187d3c:	f200 80bc 	bhi.w	34187eb8 <RCCEx_GetADCCLKFreq+0x1d0>
34187d40:	2b00      	cmp	r3, #0
34187d42:	d002      	beq.n	34187d4a <RCCEx_GetADCCLKFreq+0x62>
34187d44:	2b10      	cmp	r3, #16
34187d46:	d008      	beq.n	34187d5a <RCCEx_GetADCCLKFreq+0x72>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
34187d48:	e0b6      	b.n	34187eb8 <RCCEx_GetADCCLKFreq+0x1d0>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34187d4a:	f7fa ff2b 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34187d4e:	4603      	mov	r3, r0
34187d50:	4618      	mov	r0, r3
34187d52:	f7ff fecb 	bl	34187aec <RCCEx_GetHCLKFreq>
34187d56:	60f8      	str	r0, [r7, #12]
      break;
34187d58:	e0b7      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34187d5a:	2007      	movs	r0, #7
34187d5c:	f000 f9b2 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34187d60:	60f8      	str	r0, [r7, #12]
      break;
34187d62:	e0b2      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34187d64:	f7fc fad6 	bl	34184314 <LL_RCC_IC7_IsEnabled>
34187d68:	4603      	mov	r3, r0
34187d6a:	2b00      	cmp	r3, #0
34187d6c:	f000 80a6 	beq.w	34187ebc <RCCEx_GetADCCLKFreq+0x1d4>
        ic_divider = LL_RCC_IC7_GetDivider();
34187d70:	f7fc faf2 	bl	34184358 <LL_RCC_IC7_GetDivider>
34187d74:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34187d76:	f7fc fae1 	bl	3418433c <LL_RCC_IC7_GetSource>
34187d7a:	4603      	mov	r3, r0
34187d7c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187d80:	d029      	beq.n	34187dd6 <RCCEx_GetADCCLKFreq+0xee>
34187d82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187d86:	d82f      	bhi.n	34187de8 <RCCEx_GetADCCLKFreq+0x100>
34187d88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187d8c:	d01a      	beq.n	34187dc4 <RCCEx_GetADCCLKFreq+0xdc>
34187d8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187d92:	d829      	bhi.n	34187de8 <RCCEx_GetADCCLKFreq+0x100>
34187d94:	2b00      	cmp	r3, #0
34187d96:	d003      	beq.n	34187da0 <RCCEx_GetADCCLKFreq+0xb8>
34187d98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34187d9c:	d009      	beq.n	34187db2 <RCCEx_GetADCCLKFreq+0xca>
            break;
34187d9e:	e023      	b.n	34187de8 <RCCEx_GetADCCLKFreq+0x100>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34187da0:	f7ff fd8c 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34187da4:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187da6:	68fa      	ldr	r2, [r7, #12]
34187da8:	68bb      	ldr	r3, [r7, #8]
34187daa:	fbb2 f3f3 	udiv	r3, r2, r3
34187dae:	60fb      	str	r3, [r7, #12]
            break;
34187db0:	e01b      	b.n	34187dea <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34187db2:	f7ff fdc9 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34187db6:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187db8:	68fa      	ldr	r2, [r7, #12]
34187dba:	68bb      	ldr	r3, [r7, #8]
34187dbc:	fbb2 f3f3 	udiv	r3, r2, r3
34187dc0:	60fb      	str	r3, [r7, #12]
            break;
34187dc2:	e012      	b.n	34187dea <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34187dc4:	f7ff fe06 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34187dc8:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187dca:	68fa      	ldr	r2, [r7, #12]
34187dcc:	68bb      	ldr	r3, [r7, #8]
34187dce:	fbb2 f3f3 	udiv	r3, r2, r3
34187dd2:	60fb      	str	r3, [r7, #12]
            break;
34187dd4:	e009      	b.n	34187dea <RCCEx_GetADCCLKFreq+0x102>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34187dd6:	f7ff fe43 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34187dda:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187ddc:	68fa      	ldr	r2, [r7, #12]
34187dde:	68bb      	ldr	r3, [r7, #8]
34187de0:	fbb2 f3f3 	udiv	r3, r2, r3
34187de4:	60fb      	str	r3, [r7, #12]
            break;
34187de6:	e000      	b.n	34187dea <RCCEx_GetADCCLKFreq+0x102>
            break;
34187de8:	bf00      	nop
      break;
34187dea:	e067      	b.n	34187ebc <RCCEx_GetADCCLKFreq+0x1d4>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34187dec:	f7fc fad2 	bl	34184394 <LL_RCC_IC8_IsEnabled>
34187df0:	4603      	mov	r3, r0
34187df2:	2b00      	cmp	r3, #0
34187df4:	d064      	beq.n	34187ec0 <RCCEx_GetADCCLKFreq+0x1d8>
        ic_divider = LL_RCC_IC8_GetDivider();
34187df6:	f7fc faef 	bl	341843d8 <LL_RCC_IC8_GetDivider>
34187dfa:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34187dfc:	f7fc fade 	bl	341843bc <LL_RCC_IC8_GetSource>
34187e00:	4603      	mov	r3, r0
34187e02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187e06:	d029      	beq.n	34187e5c <RCCEx_GetADCCLKFreq+0x174>
34187e08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187e0c:	d82f      	bhi.n	34187e6e <RCCEx_GetADCCLKFreq+0x186>
34187e0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187e12:	d01a      	beq.n	34187e4a <RCCEx_GetADCCLKFreq+0x162>
34187e14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187e18:	d829      	bhi.n	34187e6e <RCCEx_GetADCCLKFreq+0x186>
34187e1a:	2b00      	cmp	r3, #0
34187e1c:	d003      	beq.n	34187e26 <RCCEx_GetADCCLKFreq+0x13e>
34187e1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34187e22:	d009      	beq.n	34187e38 <RCCEx_GetADCCLKFreq+0x150>
            break;
34187e24:	e023      	b.n	34187e6e <RCCEx_GetADCCLKFreq+0x186>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34187e26:	f7ff fd49 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34187e2a:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187e2c:	68fa      	ldr	r2, [r7, #12]
34187e2e:	68bb      	ldr	r3, [r7, #8]
34187e30:	fbb2 f3f3 	udiv	r3, r2, r3
34187e34:	60fb      	str	r3, [r7, #12]
            break;
34187e36:	e01b      	b.n	34187e70 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34187e38:	f7ff fd86 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34187e3c:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187e3e:	68fa      	ldr	r2, [r7, #12]
34187e40:	68bb      	ldr	r3, [r7, #8]
34187e42:	fbb2 f3f3 	udiv	r3, r2, r3
34187e46:	60fb      	str	r3, [r7, #12]
            break;
34187e48:	e012      	b.n	34187e70 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34187e4a:	f7ff fdc3 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34187e4e:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187e50:	68fa      	ldr	r2, [r7, #12]
34187e52:	68bb      	ldr	r3, [r7, #8]
34187e54:	fbb2 f3f3 	udiv	r3, r2, r3
34187e58:	60fb      	str	r3, [r7, #12]
            break;
34187e5a:	e009      	b.n	34187e70 <RCCEx_GetADCCLKFreq+0x188>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34187e5c:	f7ff fe00 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34187e60:	60f8      	str	r0, [r7, #12]
            adc_frequency = adc_frequency / ic_divider;
34187e62:	68fa      	ldr	r2, [r7, #12]
34187e64:	68bb      	ldr	r3, [r7, #8]
34187e66:	fbb2 f3f3 	udiv	r3, r2, r3
34187e6a:	60fb      	str	r3, [r7, #12]
            break;
34187e6c:	e000      	b.n	34187e70 <RCCEx_GetADCCLKFreq+0x188>
            break;
34187e6e:	bf00      	nop
      break;
34187e70:	e026      	b.n	34187ec0 <RCCEx_GetADCCLKFreq+0x1d8>
      if (LL_RCC_HSI_IsReady() != 0U)
34187e72:	f7fb faab 	bl	341833cc <LL_RCC_HSI_IsReady>
34187e76:	4603      	mov	r3, r0
34187e78:	2b00      	cmp	r3, #0
34187e7a:	d023      	beq.n	34187ec4 <RCCEx_GetADCCLKFreq+0x1dc>
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34187e7c:	f7fb fab8 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34187e80:	4603      	mov	r3, r0
34187e82:	09db      	lsrs	r3, r3, #7
34187e84:	4a16      	ldr	r2, [pc, #88]	@ (34187ee0 <RCCEx_GetADCCLKFreq+0x1f8>)
34187e86:	fa22 f303 	lsr.w	r3, r2, r3
34187e8a:	60fb      	str	r3, [r7, #12]
      break;
34187e8c:	e01a      	b.n	34187ec4 <RCCEx_GetADCCLKFreq+0x1dc>
      if (LL_RCC_MSI_IsReady() != 0U)
34187e8e:	f7fb fabd 	bl	3418340c <LL_RCC_MSI_IsReady>
34187e92:	4603      	mov	r3, r0
34187e94:	2b00      	cmp	r3, #0
34187e96:	d017      	beq.n	34187ec8 <RCCEx_GetADCCLKFreq+0x1e0>
        adc_frequency = MSI_VALUE;
34187e98:	4b12      	ldr	r3, [pc, #72]	@ (34187ee4 <RCCEx_GetADCCLKFreq+0x1fc>)
34187e9a:	60fb      	str	r3, [r7, #12]
      break;
34187e9c:	e014      	b.n	34187ec8 <RCCEx_GetADCCLKFreq+0x1e0>
      adc_frequency = EXTERNAL_CLOCK_VALUE;
34187e9e:	4b12      	ldr	r3, [pc, #72]	@ (34187ee8 <RCCEx_GetADCCLKFreq+0x200>)
34187ea0:	60fb      	str	r3, [r7, #12]
      break;
34187ea2:	e012      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      adc_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
34187ea4:	f7fa fe7e 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34187ea8:	4604      	mov	r4, r0
34187eaa:	f7fb fef7 	bl	34183c9c <LL_RCC_GetTIMPrescaler>
34187eae:	4603      	mov	r3, r0
34187eb0:	fa24 f303 	lsr.w	r3, r4, r3
34187eb4:	60fb      	str	r3, [r7, #12]
      break;
34187eb6:	e008      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34187eb8:	bf00      	nop
34187eba:	e006      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34187ebc:	bf00      	nop
34187ebe:	e004      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34187ec0:	bf00      	nop
34187ec2:	e002      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34187ec4:	bf00      	nop
34187ec6:	e000      	b.n	34187eca <RCCEx_GetADCCLKFreq+0x1e2>
      break;
34187ec8:	bf00      	nop
  }

  return (adc_frequency / __HAL_RCC_GET_ADC_DIVIDER());
34187eca:	f7fb fb4f 	bl	3418356c <LL_RCC_GetADCPrescaler>
34187ece:	4603      	mov	r3, r0
34187ed0:	3301      	adds	r3, #1
34187ed2:	68fa      	ldr	r2, [r7, #12]
34187ed4:	fbb2 f3f3 	udiv	r3, r2, r3
}
34187ed8:	4618      	mov	r0, r3
34187eda:	3714      	adds	r7, #20
34187edc:	46bd      	mov	sp, r7
34187ede:	bd90      	pop	{r4, r7, pc}
34187ee0:	03d09000 	.word	0x03d09000
34187ee4:	003d0900 	.word	0x003d0900
34187ee8:	00bb8000 	.word	0x00bb8000

34187eec <RCCEx_GetADFCLKFreq>:
  *         @arg @ref RCCEx_ADF1_Clock_Source
  * @retval ADF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetADFCLKFreq(uint32_t ADFxSource)
{
34187eec:	b590      	push	{r4, r7, lr}
34187eee:	b085      	sub	sp, #20
34187ef0:	af00      	add	r7, sp, #0
34187ef2:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34187ef4:	2300      	movs	r3, #0
34187ef6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetADFClockSource(ADFxSource))
34187ef8:	6878      	ldr	r0, [r7, #4]
34187efa:	f7fb fd2f 	bl	3418395c <LL_RCC_GetADFClockSource>
34187efe:	4603      	mov	r3, r0
34187f00:	2b07      	cmp	r3, #7
34187f02:	f200 80ca 	bhi.w	3418809a <RCCEx_GetADFCLKFreq+0x1ae>
34187f06:	a201      	add	r2, pc, #4	@ (adr r2, 34187f0c <RCCEx_GetADFCLKFreq+0x20>)
34187f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34187f0c:	34187f2d 	.word	0x34187f2d
34187f10:	34187f3d 	.word	0x34187f3d
34187f14:	34187f47 	.word	0x34187f47
34187f18:	34187fcf 	.word	0x34187fcf
34187f1c:	34188071 	.word	0x34188071
34187f20:	34188055 	.word	0x34188055
34187f24:	34188081 	.word	0x34188081
34187f28:	34188087 	.word	0x34188087
  {
    case LL_RCC_ADF1_CLKSOURCE_HCLK:
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34187f2c:	f7fa fe3a 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34187f30:	4603      	mov	r3, r0
34187f32:	4618      	mov	r0, r3
34187f34:	f7ff fdda 	bl	34187aec <RCCEx_GetHCLKFreq>
34187f38:	60f8      	str	r0, [r7, #12]
      break;
34187f3a:	e0b7      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_CLKP:
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34187f3c:	2007      	movs	r0, #7
34187f3e:	f000 f8c1 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34187f42:	60f8      	str	r0, [r7, #12]
      break;
34187f44:	e0b2      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
34187f46:	f7fc f9e5 	bl	34184314 <LL_RCC_IC7_IsEnabled>
34187f4a:	4603      	mov	r3, r0
34187f4c:	2b00      	cmp	r3, #0
34187f4e:	f000 80a6 	beq.w	3418809e <RCCEx_GetADFCLKFreq+0x1b2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
34187f52:	f7fc fa01 	bl	34184358 <LL_RCC_IC7_GetDivider>
34187f56:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34187f58:	f7fc f9f0 	bl	3418433c <LL_RCC_IC7_GetSource>
34187f5c:	4603      	mov	r3, r0
34187f5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187f62:	d029      	beq.n	34187fb8 <RCCEx_GetADFCLKFreq+0xcc>
34187f64:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187f68:	d82f      	bhi.n	34187fca <RCCEx_GetADFCLKFreq+0xde>
34187f6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187f6e:	d01a      	beq.n	34187fa6 <RCCEx_GetADFCLKFreq+0xba>
34187f70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187f74:	d829      	bhi.n	34187fca <RCCEx_GetADFCLKFreq+0xde>
34187f76:	2b00      	cmp	r3, #0
34187f78:	d003      	beq.n	34187f82 <RCCEx_GetADFCLKFreq+0x96>
34187f7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34187f7e:	d009      	beq.n	34187f94 <RCCEx_GetADFCLKFreq+0xa8>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34187f80:	e023      	b.n	34187fca <RCCEx_GetADFCLKFreq+0xde>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34187f82:	f7ff fc9b 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34187f86:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34187f88:	68fa      	ldr	r2, [r7, #12]
34187f8a:	68bb      	ldr	r3, [r7, #8]
34187f8c:	fbb2 f3f3 	udiv	r3, r2, r3
34187f90:	60fb      	str	r3, [r7, #12]
            break;
34187f92:	e01b      	b.n	34187fcc <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34187f94:	f7ff fcd8 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34187f98:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34187f9a:	68fa      	ldr	r2, [r7, #12]
34187f9c:	68bb      	ldr	r3, [r7, #8]
34187f9e:	fbb2 f3f3 	udiv	r3, r2, r3
34187fa2:	60fb      	str	r3, [r7, #12]
            break;
34187fa4:	e012      	b.n	34187fcc <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34187fa6:	f7ff fd15 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34187faa:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34187fac:	68fa      	ldr	r2, [r7, #12]
34187fae:	68bb      	ldr	r3, [r7, #8]
34187fb0:	fbb2 f3f3 	udiv	r3, r2, r3
34187fb4:	60fb      	str	r3, [r7, #12]
            break;
34187fb6:	e009      	b.n	34187fcc <RCCEx_GetADFCLKFreq+0xe0>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34187fb8:	f7ff fd52 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34187fbc:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34187fbe:	68fa      	ldr	r2, [r7, #12]
34187fc0:	68bb      	ldr	r3, [r7, #8]
34187fc2:	fbb2 f3f3 	udiv	r3, r2, r3
34187fc6:	60fb      	str	r3, [r7, #12]
            break;
34187fc8:	e000      	b.n	34187fcc <RCCEx_GetADFCLKFreq+0xe0>
            break;
34187fca:	bf00      	nop
        }
      }
      break;
34187fcc:	e067      	b.n	3418809e <RCCEx_GetADFCLKFreq+0x1b2>

    case LL_RCC_ADF1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
34187fce:	f7fc f9e1 	bl	34184394 <LL_RCC_IC8_IsEnabled>
34187fd2:	4603      	mov	r3, r0
34187fd4:	2b00      	cmp	r3, #0
34187fd6:	d064      	beq.n	341880a2 <RCCEx_GetADFCLKFreq+0x1b6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34187fd8:	f7fc f9fe 	bl	341843d8 <LL_RCC_IC8_GetDivider>
34187fdc:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34187fde:	f7fc f9ed 	bl	341843bc <LL_RCC_IC8_GetSource>
34187fe2:	4603      	mov	r3, r0
34187fe4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187fe8:	d029      	beq.n	3418803e <RCCEx_GetADFCLKFreq+0x152>
34187fea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34187fee:	d82f      	bhi.n	34188050 <RCCEx_GetADFCLKFreq+0x164>
34187ff0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187ff4:	d01a      	beq.n	3418802c <RCCEx_GetADFCLKFreq+0x140>
34187ff6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34187ffa:	d829      	bhi.n	34188050 <RCCEx_GetADFCLKFreq+0x164>
34187ffc:	2b00      	cmp	r3, #0
34187ffe:	d003      	beq.n	34188008 <RCCEx_GetADFCLKFreq+0x11c>
34188000:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188004:	d009      	beq.n	3418801a <RCCEx_GetADFCLKFreq+0x12e>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            adf_frequency = adf_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188006:	e023      	b.n	34188050 <RCCEx_GetADFCLKFreq+0x164>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188008:	f7ff fc58 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418800c:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418800e:	68fa      	ldr	r2, [r7, #12]
34188010:	68bb      	ldr	r3, [r7, #8]
34188012:	fbb2 f3f3 	udiv	r3, r2, r3
34188016:	60fb      	str	r3, [r7, #12]
            break;
34188018:	e01b      	b.n	34188052 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418801a:	f7ff fc95 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418801e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34188020:	68fa      	ldr	r2, [r7, #12]
34188022:	68bb      	ldr	r3, [r7, #8]
34188024:	fbb2 f3f3 	udiv	r3, r2, r3
34188028:	60fb      	str	r3, [r7, #12]
            break;
3418802a:	e012      	b.n	34188052 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418802c:	f7ff fcd2 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188030:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34188032:	68fa      	ldr	r2, [r7, #12]
34188034:	68bb      	ldr	r3, [r7, #8]
34188036:	fbb2 f3f3 	udiv	r3, r2, r3
3418803a:	60fb      	str	r3, [r7, #12]
            break;
3418803c:	e009      	b.n	34188052 <RCCEx_GetADFCLKFreq+0x166>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418803e:	f7ff fd0f 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188042:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34188044:	68fa      	ldr	r2, [r7, #12]
34188046:	68bb      	ldr	r3, [r7, #8]
34188048:	fbb2 f3f3 	udiv	r3, r2, r3
3418804c:	60fb      	str	r3, [r7, #12]
            break;
3418804e:	e000      	b.n	34188052 <RCCEx_GetADFCLKFreq+0x166>
            break;
34188050:	bf00      	nop
        }
      }
      break;
34188052:	e026      	b.n	341880a2 <RCCEx_GetADFCLKFreq+0x1b6>

    case LL_RCC_ADF1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34188054:	f7fb f9ba 	bl	341833cc <LL_RCC_HSI_IsReady>
34188058:	4603      	mov	r3, r0
3418805a:	2b00      	cmp	r3, #0
3418805c:	d023      	beq.n	341880a6 <RCCEx_GetADFCLKFreq+0x1ba>
      {
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418805e:	f7fb f9c7 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34188062:	4603      	mov	r3, r0
34188064:	09db      	lsrs	r3, r3, #7
34188066:	4a14      	ldr	r2, [pc, #80]	@ (341880b8 <RCCEx_GetADFCLKFreq+0x1cc>)
34188068:	fa22 f303 	lsr.w	r3, r2, r3
3418806c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418806e:	e01a      	b.n	341880a6 <RCCEx_GetADFCLKFreq+0x1ba>

    case LL_RCC_ADF1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34188070:	f7fb f9cc 	bl	3418340c <LL_RCC_MSI_IsReady>
34188074:	4603      	mov	r3, r0
34188076:	2b00      	cmp	r3, #0
34188078:	d017      	beq.n	341880aa <RCCEx_GetADFCLKFreq+0x1be>
      {
        adf_frequency = MSI_VALUE;
3418807a:	4b10      	ldr	r3, [pc, #64]	@ (341880bc <RCCEx_GetADFCLKFreq+0x1d0>)
3418807c:	60fb      	str	r3, [r7, #12]
      }
      break;
3418807e:	e014      	b.n	341880aa <RCCEx_GetADFCLKFreq+0x1be>

    case LL_RCC_ADF1_CLKSOURCE_I2S_CKIN:
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34188080:	4b0f      	ldr	r3, [pc, #60]	@ (341880c0 <RCCEx_GetADFCLKFreq+0x1d4>)
34188082:	60fb      	str	r3, [r7, #12]
      break;
34188084:	e012      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>

    case LL_RCC_ADF1_CLKSOURCE_TIMG:
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
34188086:	f7fa fd8d 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418808a:	4604      	mov	r4, r0
3418808c:	f7fb fe06 	bl	34183c9c <LL_RCC_GetTIMPrescaler>
34188090:	4603      	mov	r3, r0
34188092:	fa24 f303 	lsr.w	r3, r4, r3
34188096:	60fb      	str	r3, [r7, #12]
      break;
34188098:	e008      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>

    default:
      /* Unexpected case */
      break;
3418809a:	bf00      	nop
3418809c:	e006      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>
      break;
3418809e:	bf00      	nop
341880a0:	e004      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>
      break;
341880a2:	bf00      	nop
341880a4:	e002      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>
      break;
341880a6:	bf00      	nop
341880a8:	e000      	b.n	341880ac <RCCEx_GetADFCLKFreq+0x1c0>
      break;
341880aa:	bf00      	nop
  }

  return adf_frequency;
341880ac:	68fb      	ldr	r3, [r7, #12]
}
341880ae:	4618      	mov	r0, r3
341880b0:	3714      	adds	r7, #20
341880b2:	46bd      	mov	sp, r7
341880b4:	bd90      	pop	{r4, r7, pc}
341880b6:	bf00      	nop
341880b8:	03d09000 	.word	0x03d09000
341880bc:	003d0900 	.word	0x003d0900
341880c0:	00bb8000 	.word	0x00bb8000

341880c4 <RCCEx_GetCLKPCLKFreq>:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
{
341880c4:	b580      	push	{r7, lr}
341880c6:	b084      	sub	sp, #16
341880c8:	af00      	add	r7, sp, #0
341880ca:	6078      	str	r0, [r7, #4]
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
341880cc:	2300      	movs	r3, #0
341880ce:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
341880d0:	f7fc fc60 	bl	34184994 <LL_RCC_CLKP_IsEnabled>
341880d4:	4603      	mov	r3, r0
341880d6:	2b01      	cmp	r3, #1
341880d8:	f040 81a5 	bne.w	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
341880dc:	6878      	ldr	r0, [r7, #4]
341880de:	f7fb fc4f 	bl	34183980 <LL_RCC_GetCLKPClockSource>
341880e2:	4603      	mov	r3, r0
341880e4:	2b07      	cmp	r3, #7
341880e6:	f200 818d 	bhi.w	34188404 <RCCEx_GetCLKPCLKFreq+0x340>
341880ea:	a201      	add	r2, pc, #4	@ (adr r2, 341880f0 <RCCEx_GetCLKPCLKFreq+0x2c>)
341880ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
341880f0:	34188111 	.word	0x34188111
341880f4:	3418812f 	.word	0x3418812f
341880f8:	34188141 	.word	0x34188141
341880fc:	341882eb 	.word	0x341882eb
34188100:	34188153 	.word	0x34188153
34188104:	341881db 	.word	0x341881db
34188108:	34188263 	.word	0x34188263
3418810c:	34188373 	.word	0x34188373
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
34188110:	f7fb f95c 	bl	341833cc <LL_RCC_HSI_IsReady>
34188114:	4603      	mov	r3, r0
34188116:	2b00      	cmp	r3, #0
34188118:	f000 8176 	beq.w	34188408 <RCCEx_GetCLKPCLKFreq+0x344>
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418811c:	f7fb f968 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34188120:	4603      	mov	r3, r0
34188122:	09db      	lsrs	r3, r3, #7
34188124:	4aa1      	ldr	r2, [pc, #644]	@ (341883ac <RCCEx_GetCLKPCLKFreq+0x2e8>)
34188126:	fa22 f303 	lsr.w	r3, r2, r3
3418812a:	60fb      	str	r3, [r7, #12]
        }
        break;
3418812c:	e16c      	b.n	34188408 <RCCEx_GetCLKPCLKFreq+0x344>

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
3418812e:	f7fb f96d 	bl	3418340c <LL_RCC_MSI_IsReady>
34188132:	4603      	mov	r3, r0
34188134:	2b00      	cmp	r3, #0
34188136:	f000 8169 	beq.w	3418840c <RCCEx_GetCLKPCLKFreq+0x348>
        {
          clkp_frequency = MSI_VALUE;
3418813a:	4b9d      	ldr	r3, [pc, #628]	@ (341883b0 <RCCEx_GetCLKPCLKFreq+0x2ec>)
3418813c:	60fb      	str	r3, [r7, #12]
        }
        break;
3418813e:	e165      	b.n	3418840c <RCCEx_GetCLKPCLKFreq+0x348>

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
34188140:	f7fb f932 	bl	341833a8 <LL_RCC_HSE_IsReady>
34188144:	4603      	mov	r3, r0
34188146:	2b00      	cmp	r3, #0
34188148:	f000 8162 	beq.w	34188410 <RCCEx_GetCLKPCLKFreq+0x34c>
        {
          clkp_frequency = HSE_VALUE;
3418814c:	4b99      	ldr	r3, [pc, #612]	@ (341883b4 <RCCEx_GetCLKPCLKFreq+0x2f0>)
3418814e:	60fb      	str	r3, [r7, #12]
        }
        break;
34188150:	e15e      	b.n	34188410 <RCCEx_GetCLKPCLKFreq+0x34c>

      case LL_RCC_CLKP_CLKSOURCE_IC5:
        if (LL_RCC_IC5_IsEnabled() != 0U)
34188152:	f7fc f89f 	bl	34184294 <LL_RCC_IC5_IsEnabled>
34188156:	4603      	mov	r3, r0
34188158:	2b00      	cmp	r3, #0
3418815a:	f000 815b 	beq.w	34188414 <RCCEx_GetCLKPCLKFreq+0x350>
        {
          ic_divider = LL_RCC_IC5_GetDivider();
3418815e:	f7fc f8bb 	bl	341842d8 <LL_RCC_IC5_GetDivider>
34188162:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC5_GetSource())
34188164:	f7fc f8aa 	bl	341842bc <LL_RCC_IC5_GetSource>
34188168:	4603      	mov	r3, r0
3418816a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418816e:	d029      	beq.n	341881c4 <RCCEx_GetCLKPCLKFreq+0x100>
34188170:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188174:	d82f      	bhi.n	341881d6 <RCCEx_GetCLKPCLKFreq+0x112>
34188176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418817a:	d01a      	beq.n	341881b2 <RCCEx_GetCLKPCLKFreq+0xee>
3418817c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188180:	d829      	bhi.n	341881d6 <RCCEx_GetCLKPCLKFreq+0x112>
34188182:	2b00      	cmp	r3, #0
34188184:	d003      	beq.n	3418818e <RCCEx_GetCLKPCLKFreq+0xca>
34188186:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418818a:	d009      	beq.n	341881a0 <RCCEx_GetCLKPCLKFreq+0xdc>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418818c:	e023      	b.n	341881d6 <RCCEx_GetCLKPCLKFreq+0x112>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418818e:	f7ff fb95 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188192:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188194:	68fa      	ldr	r2, [r7, #12]
34188196:	68bb      	ldr	r3, [r7, #8]
34188198:	fbb2 f3f3 	udiv	r3, r2, r3
3418819c:	60fb      	str	r3, [r7, #12]
              break;
3418819e:	e01b      	b.n	341881d8 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341881a0:	f7ff fbd2 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
341881a4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341881a6:	68fa      	ldr	r2, [r7, #12]
341881a8:	68bb      	ldr	r3, [r7, #8]
341881aa:	fbb2 f3f3 	udiv	r3, r2, r3
341881ae:	60fb      	str	r3, [r7, #12]
              break;
341881b0:	e012      	b.n	341881d8 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341881b2:	f7ff fc0f 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
341881b6:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341881b8:	68fa      	ldr	r2, [r7, #12]
341881ba:	68bb      	ldr	r3, [r7, #8]
341881bc:	fbb2 f3f3 	udiv	r3, r2, r3
341881c0:	60fb      	str	r3, [r7, #12]
              break;
341881c2:	e009      	b.n	341881d8 <RCCEx_GetCLKPCLKFreq+0x114>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341881c4:	f7ff fc4c 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341881c8:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341881ca:	68fa      	ldr	r2, [r7, #12]
341881cc:	68bb      	ldr	r3, [r7, #8]
341881ce:	fbb2 f3f3 	udiv	r3, r2, r3
341881d2:	60fb      	str	r3, [r7, #12]
              break;
341881d4:	e000      	b.n	341881d8 <RCCEx_GetCLKPCLKFreq+0x114>
              break;
341881d6:	bf00      	nop
          }
        }
        break;
341881d8:	e11c      	b.n	34188414 <RCCEx_GetCLKPCLKFreq+0x350>

      case LL_RCC_CLKP_CLKSOURCE_IC10:
        if (LL_RCC_IC10_IsEnabled() != 0U)
341881da:	f7fc f95b 	bl	34184494 <LL_RCC_IC10_IsEnabled>
341881de:	4603      	mov	r3, r0
341881e0:	2b00      	cmp	r3, #0
341881e2:	f000 8119 	beq.w	34188418 <RCCEx_GetCLKPCLKFreq+0x354>
        {
          ic_divider = LL_RCC_IC10_GetDivider();
341881e6:	f7fc f977 	bl	341844d8 <LL_RCC_IC10_GetDivider>
341881ea:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC10_GetSource())
341881ec:	f7fc f966 	bl	341844bc <LL_RCC_IC10_GetSource>
341881f0:	4603      	mov	r3, r0
341881f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341881f6:	d029      	beq.n	3418824c <RCCEx_GetCLKPCLKFreq+0x188>
341881f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341881fc:	d82f      	bhi.n	3418825e <RCCEx_GetCLKPCLKFreq+0x19a>
341881fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188202:	d01a      	beq.n	3418823a <RCCEx_GetCLKPCLKFreq+0x176>
34188204:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188208:	d829      	bhi.n	3418825e <RCCEx_GetCLKPCLKFreq+0x19a>
3418820a:	2b00      	cmp	r3, #0
3418820c:	d003      	beq.n	34188216 <RCCEx_GetCLKPCLKFreq+0x152>
3418820e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188212:	d009      	beq.n	34188228 <RCCEx_GetCLKPCLKFreq+0x164>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34188214:	e023      	b.n	3418825e <RCCEx_GetCLKPCLKFreq+0x19a>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188216:	f7ff fb51 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418821a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418821c:	68fa      	ldr	r2, [r7, #12]
3418821e:	68bb      	ldr	r3, [r7, #8]
34188220:	fbb2 f3f3 	udiv	r3, r2, r3
34188224:	60fb      	str	r3, [r7, #12]
              break;
34188226:	e01b      	b.n	34188260 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188228:	f7ff fb8e 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418822c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418822e:	68fa      	ldr	r2, [r7, #12]
34188230:	68bb      	ldr	r3, [r7, #8]
34188232:	fbb2 f3f3 	udiv	r3, r2, r3
34188236:	60fb      	str	r3, [r7, #12]
              break;
34188238:	e012      	b.n	34188260 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418823a:	f7ff fbcb 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418823e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188240:	68fa      	ldr	r2, [r7, #12]
34188242:	68bb      	ldr	r3, [r7, #8]
34188244:	fbb2 f3f3 	udiv	r3, r2, r3
34188248:	60fb      	str	r3, [r7, #12]
              break;
3418824a:	e009      	b.n	34188260 <RCCEx_GetCLKPCLKFreq+0x19c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418824c:	f7ff fc08 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188250:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188252:	68fa      	ldr	r2, [r7, #12]
34188254:	68bb      	ldr	r3, [r7, #8]
34188256:	fbb2 f3f3 	udiv	r3, r2, r3
3418825a:	60fb      	str	r3, [r7, #12]
              break;
3418825c:	e000      	b.n	34188260 <RCCEx_GetCLKPCLKFreq+0x19c>
              break;
3418825e:	bf00      	nop
          }
        }
        break;
34188260:	e0da      	b.n	34188418 <RCCEx_GetCLKPCLKFreq+0x354>

      case LL_RCC_CLKP_CLKSOURCE_IC15:
        if (LL_RCC_IC15_IsEnabled() != 0U)
34188262:	f7fc fa17 	bl	34184694 <LL_RCC_IC15_IsEnabled>
34188266:	4603      	mov	r3, r0
34188268:	2b00      	cmp	r3, #0
3418826a:	f000 80d7 	beq.w	3418841c <RCCEx_GetCLKPCLKFreq+0x358>
        {
          ic_divider = LL_RCC_IC15_GetDivider();
3418826e:	f7fc fa33 	bl	341846d8 <LL_RCC_IC15_GetDivider>
34188272:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC15_GetSource())
34188274:	f7fc fa22 	bl	341846bc <LL_RCC_IC15_GetSource>
34188278:	4603      	mov	r3, r0
3418827a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418827e:	d029      	beq.n	341882d4 <RCCEx_GetCLKPCLKFreq+0x210>
34188280:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188284:	d82f      	bhi.n	341882e6 <RCCEx_GetCLKPCLKFreq+0x222>
34188286:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418828a:	d01a      	beq.n	341882c2 <RCCEx_GetCLKPCLKFreq+0x1fe>
3418828c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188290:	d829      	bhi.n	341882e6 <RCCEx_GetCLKPCLKFreq+0x222>
34188292:	2b00      	cmp	r3, #0
34188294:	d003      	beq.n	3418829e <RCCEx_GetCLKPCLKFreq+0x1da>
34188296:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418829a:	d009      	beq.n	341882b0 <RCCEx_GetCLKPCLKFreq+0x1ec>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
3418829c:	e023      	b.n	341882e6 <RCCEx_GetCLKPCLKFreq+0x222>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418829e:	f7ff fb0d 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
341882a2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341882a4:	68fa      	ldr	r2, [r7, #12]
341882a6:	68bb      	ldr	r3, [r7, #8]
341882a8:	fbb2 f3f3 	udiv	r3, r2, r3
341882ac:	60fb      	str	r3, [r7, #12]
              break;
341882ae:	e01b      	b.n	341882e8 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341882b0:	f7ff fb4a 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
341882b4:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341882b6:	68fa      	ldr	r2, [r7, #12]
341882b8:	68bb      	ldr	r3, [r7, #8]
341882ba:	fbb2 f3f3 	udiv	r3, r2, r3
341882be:	60fb      	str	r3, [r7, #12]
              break;
341882c0:	e012      	b.n	341882e8 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341882c2:	f7ff fb87 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
341882c6:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341882c8:	68fa      	ldr	r2, [r7, #12]
341882ca:	68bb      	ldr	r3, [r7, #8]
341882cc:	fbb2 f3f3 	udiv	r3, r2, r3
341882d0:	60fb      	str	r3, [r7, #12]
              break;
341882d2:	e009      	b.n	341882e8 <RCCEx_GetCLKPCLKFreq+0x224>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341882d4:	f7ff fbc4 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341882d8:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341882da:	68fa      	ldr	r2, [r7, #12]
341882dc:	68bb      	ldr	r3, [r7, #8]
341882de:	fbb2 f3f3 	udiv	r3, r2, r3
341882e2:	60fb      	str	r3, [r7, #12]
              break;
341882e4:	e000      	b.n	341882e8 <RCCEx_GetCLKPCLKFreq+0x224>
              break;
341882e6:	bf00      	nop
          }
        }
        break;
341882e8:	e098      	b.n	3418841c <RCCEx_GetCLKPCLKFreq+0x358>

      case LL_RCC_CLKP_CLKSOURCE_IC19:
        if (LL_RCC_IC19_IsEnabled() != 0U)
341882ea:	f7fc fad3 	bl	34184894 <LL_RCC_IC19_IsEnabled>
341882ee:	4603      	mov	r3, r0
341882f0:	2b00      	cmp	r3, #0
341882f2:	f000 8095 	beq.w	34188420 <RCCEx_GetCLKPCLKFreq+0x35c>
        {
          ic_divider = LL_RCC_IC19_GetDivider();
341882f6:	f7fc faef 	bl	341848d8 <LL_RCC_IC19_GetDivider>
341882fa:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC19_GetSource())
341882fc:	f7fc fade 	bl	341848bc <LL_RCC_IC19_GetSource>
34188300:	4603      	mov	r3, r0
34188302:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188306:	d029      	beq.n	3418835c <RCCEx_GetCLKPCLKFreq+0x298>
34188308:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418830c:	d82f      	bhi.n	3418836e <RCCEx_GetCLKPCLKFreq+0x2aa>
3418830e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188312:	d01a      	beq.n	3418834a <RCCEx_GetCLKPCLKFreq+0x286>
34188314:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188318:	d829      	bhi.n	3418836e <RCCEx_GetCLKPCLKFreq+0x2aa>
3418831a:	2b00      	cmp	r3, #0
3418831c:	d003      	beq.n	34188326 <RCCEx_GetCLKPCLKFreq+0x262>
3418831e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188322:	d009      	beq.n	34188338 <RCCEx_GetCLKPCLKFreq+0x274>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
34188324:	e023      	b.n	3418836e <RCCEx_GetCLKPCLKFreq+0x2aa>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188326:	f7ff fac9 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418832a:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418832c:	68fa      	ldr	r2, [r7, #12]
3418832e:	68bb      	ldr	r3, [r7, #8]
34188330:	fbb2 f3f3 	udiv	r3, r2, r3
34188334:	60fb      	str	r3, [r7, #12]
              break;
34188336:	e01b      	b.n	34188370 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188338:	f7ff fb06 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418833c:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
3418833e:	68fa      	ldr	r2, [r7, #12]
34188340:	68bb      	ldr	r3, [r7, #8]
34188342:	fbb2 f3f3 	udiv	r3, r2, r3
34188346:	60fb      	str	r3, [r7, #12]
              break;
34188348:	e012      	b.n	34188370 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418834a:	f7ff fb43 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418834e:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188350:	68fa      	ldr	r2, [r7, #12]
34188352:	68bb      	ldr	r3, [r7, #8]
34188354:	fbb2 f3f3 	udiv	r3, r2, r3
34188358:	60fb      	str	r3, [r7, #12]
              break;
3418835a:	e009      	b.n	34188370 <RCCEx_GetCLKPCLKFreq+0x2ac>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418835c:	f7ff fb80 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188360:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
34188362:	68fa      	ldr	r2, [r7, #12]
34188364:	68bb      	ldr	r3, [r7, #8]
34188366:	fbb2 f3f3 	udiv	r3, r2, r3
3418836a:	60fb      	str	r3, [r7, #12]
              break;
3418836c:	e000      	b.n	34188370 <RCCEx_GetCLKPCLKFreq+0x2ac>
              break;
3418836e:	bf00      	nop
          }
        }
        break;
34188370:	e056      	b.n	34188420 <RCCEx_GetCLKPCLKFreq+0x35c>

      case LL_RCC_CLKP_CLKSOURCE_IC20:
        if (LL_RCC_IC20_IsEnabled() != 0U)
34188372:	f7fc facf 	bl	34184914 <LL_RCC_IC20_IsEnabled>
34188376:	4603      	mov	r3, r0
34188378:	2b00      	cmp	r3, #0
3418837a:	d053      	beq.n	34188424 <RCCEx_GetCLKPCLKFreq+0x360>
        {
          ic_divider = LL_RCC_IC20_GetDivider();
3418837c:	f7fc faec 	bl	34184958 <LL_RCC_IC20_GetDivider>
34188380:	60b8      	str	r0, [r7, #8]
          switch (LL_RCC_IC20_GetSource())
34188382:	f7fc fadb 	bl	3418493c <LL_RCC_IC20_GetSource>
34188386:	4603      	mov	r3, r0
34188388:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418838c:	d02f      	beq.n	341883ee <RCCEx_GetCLKPCLKFreq+0x32a>
3418838e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188392:	d835      	bhi.n	34188400 <RCCEx_GetCLKPCLKFreq+0x33c>
34188394:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188398:	d020      	beq.n	341883dc <RCCEx_GetCLKPCLKFreq+0x318>
3418839a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418839e:	d82f      	bhi.n	34188400 <RCCEx_GetCLKPCLKFreq+0x33c>
341883a0:	2b00      	cmp	r3, #0
341883a2:	d009      	beq.n	341883b8 <RCCEx_GetCLKPCLKFreq+0x2f4>
341883a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341883a8:	d00f      	beq.n	341883ca <RCCEx_GetCLKPCLKFreq+0x306>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
              clkp_frequency = clkp_frequency / ic_divider;
              break;
            default:
              /* Unexpected case */
              break;
341883aa:	e029      	b.n	34188400 <RCCEx_GetCLKPCLKFreq+0x33c>
341883ac:	03d09000 	.word	0x03d09000
341883b0:	003d0900 	.word	0x003d0900
341883b4:	02dc6c00 	.word	0x02dc6c00
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341883b8:	f7ff fa80 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
341883bc:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341883be:	68fa      	ldr	r2, [r7, #12]
341883c0:	68bb      	ldr	r3, [r7, #8]
341883c2:	fbb2 f3f3 	udiv	r3, r2, r3
341883c6:	60fb      	str	r3, [r7, #12]
              break;
341883c8:	e01b      	b.n	34188402 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341883ca:	f7ff fabd 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
341883ce:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341883d0:	68fa      	ldr	r2, [r7, #12]
341883d2:	68bb      	ldr	r3, [r7, #8]
341883d4:	fbb2 f3f3 	udiv	r3, r2, r3
341883d8:	60fb      	str	r3, [r7, #12]
              break;
341883da:	e012      	b.n	34188402 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341883dc:	f7ff fafa 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
341883e0:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341883e2:	68fa      	ldr	r2, [r7, #12]
341883e4:	68bb      	ldr	r3, [r7, #8]
341883e6:	fbb2 f3f3 	udiv	r3, r2, r3
341883ea:	60fb      	str	r3, [r7, #12]
              break;
341883ec:	e009      	b.n	34188402 <RCCEx_GetCLKPCLKFreq+0x33e>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341883ee:	f7ff fb37 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341883f2:	60f8      	str	r0, [r7, #12]
              clkp_frequency = clkp_frequency / ic_divider;
341883f4:	68fa      	ldr	r2, [r7, #12]
341883f6:	68bb      	ldr	r3, [r7, #8]
341883f8:	fbb2 f3f3 	udiv	r3, r2, r3
341883fc:	60fb      	str	r3, [r7, #12]
              break;
341883fe:	e000      	b.n	34188402 <RCCEx_GetCLKPCLKFreq+0x33e>
              break;
34188400:	bf00      	nop
          }
        }
        break;
34188402:	e00f      	b.n	34188424 <RCCEx_GetCLKPCLKFreq+0x360>

      default:
        /* Unexpected case */
        break;
34188404:	bf00      	nop
34188406:	e00e      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188408:	bf00      	nop
3418840a:	e00c      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418840c:	bf00      	nop
3418840e:	e00a      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188410:	bf00      	nop
34188412:	e008      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188414:	bf00      	nop
34188416:	e006      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188418:	bf00      	nop
3418841a:	e004      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
3418841c:	bf00      	nop
3418841e:	e002      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188420:	bf00      	nop
34188422:	e000      	b.n	34188426 <RCCEx_GetCLKPCLKFreq+0x362>
        break;
34188424:	bf00      	nop
    }
  }

  return clkp_frequency;
34188426:	68fb      	ldr	r3, [r7, #12]
}
34188428:	4618      	mov	r0, r3
3418842a:	3710      	adds	r7, #16
3418842c:	46bd      	mov	sp, r7
3418842e:	bd80      	pop	{r7, pc}

34188430 <RCCEx_GetCSICLKFreq>:
  * @brief  Return CSI clock frequency
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCSICLKFreq(void)
{
34188430:	b580      	push	{r7, lr}
34188432:	b082      	sub	sp, #8
34188434:	af00      	add	r7, sp, #0
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
34188436:	2300      	movs	r3, #0
34188438:	607b      	str	r3, [r7, #4]

  if (LL_RCC_IC18_IsEnabled() != 0U)
3418843a:	f7fc f9eb 	bl	34184814 <LL_RCC_IC18_IsEnabled>
3418843e:	4603      	mov	r3, r0
34188440:	2b00      	cmp	r3, #0
34188442:	d03c      	beq.n	341884be <RCCEx_GetCSICLKFreq+0x8e>
  {
    uint32_t ic_divider = LL_RCC_IC18_GetDivider();
34188444:	f7fc fa08 	bl	34184858 <LL_RCC_IC18_GetDivider>
34188448:	6038      	str	r0, [r7, #0]
    switch (LL_RCC_IC18_GetSource())
3418844a:	f7fc f9f7 	bl	3418483c <LL_RCC_IC18_GetSource>
3418844e:	4603      	mov	r3, r0
34188450:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188454:	d029      	beq.n	341884aa <RCCEx_GetCSICLKFreq+0x7a>
34188456:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418845a:	d82f      	bhi.n	341884bc <RCCEx_GetCSICLKFreq+0x8c>
3418845c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188460:	d01a      	beq.n	34188498 <RCCEx_GetCSICLKFreq+0x68>
34188462:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188466:	d829      	bhi.n	341884bc <RCCEx_GetCSICLKFreq+0x8c>
34188468:	2b00      	cmp	r3, #0
3418846a:	d003      	beq.n	34188474 <RCCEx_GetCSICLKFreq+0x44>
3418846c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188470:	d009      	beq.n	34188486 <RCCEx_GetCSICLKFreq+0x56>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
        clkp_frequency = clkp_frequency / ic_divider;
        break;
      default:
        /* Unexpected case */
        break;
34188472:	e023      	b.n	341884bc <RCCEx_GetCSICLKFreq+0x8c>
        clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188474:	f7ff fa22 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188478:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418847a:	687a      	ldr	r2, [r7, #4]
3418847c:	683b      	ldr	r3, [r7, #0]
3418847e:	fbb2 f3f3 	udiv	r3, r2, r3
34188482:	607b      	str	r3, [r7, #4]
        break;
34188484:	e01b      	b.n	341884be <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188486:	f7ff fa5f 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418848a:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418848c:	687a      	ldr	r2, [r7, #4]
3418848e:	683b      	ldr	r3, [r7, #0]
34188490:	fbb2 f3f3 	udiv	r3, r2, r3
34188494:	607b      	str	r3, [r7, #4]
        break;
34188496:	e012      	b.n	341884be <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188498:	f7ff fa9c 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418849c:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
3418849e:	687a      	ldr	r2, [r7, #4]
341884a0:	683b      	ldr	r3, [r7, #0]
341884a2:	fbb2 f3f3 	udiv	r3, r2, r3
341884a6:	607b      	str	r3, [r7, #4]
        break;
341884a8:	e009      	b.n	341884be <RCCEx_GetCSICLKFreq+0x8e>
        clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341884aa:	f7ff fad9 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341884ae:	6078      	str	r0, [r7, #4]
        clkp_frequency = clkp_frequency / ic_divider;
341884b0:	687a      	ldr	r2, [r7, #4]
341884b2:	683b      	ldr	r3, [r7, #0]
341884b4:	fbb2 f3f3 	udiv	r3, r2, r3
341884b8:	607b      	str	r3, [r7, #4]
        break;
341884ba:	e000      	b.n	341884be <RCCEx_GetCSICLKFreq+0x8e>
        break;
341884bc:	bf00      	nop
    }
  }

  return clkp_frequency;
341884be:	687b      	ldr	r3, [r7, #4]
}
341884c0:	4618      	mov	r0, r3
341884c2:	3708      	adds	r7, #8
341884c4:	46bd      	mov	sp, r7
341884c6:	bd80      	pop	{r7, pc}

341884c8 <RCCEx_GetDCMIPPCLKFreq>:
  *         @arg @ref RCCEx_DCMIPP_Clock_Source
  * @retval DCMIPP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetDCMIPPCLKFreq(uint32_t DCMIPPxSource)
{
341884c8:	b580      	push	{r7, lr}
341884ca:	b084      	sub	sp, #16
341884cc:	af00      	add	r7, sp, #0
341884ce:	6078      	str	r0, [r7, #4]
  uint32_t dcmipp_frequency = RCC_PERIPH_FREQUENCY_NO;
341884d0:	2300      	movs	r3, #0
341884d2:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
341884d4:	6878      	ldr	r0, [r7, #4]
341884d6:	f7fb fa65 	bl	341839a4 <LL_RCC_GetDCMIPPClockSource>
341884da:	4603      	mov	r3, r0
341884dc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341884e0:	d062      	beq.n	341885a8 <RCCEx_GetDCMIPPCLKFreq+0xe0>
341884e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
341884e6:	d86d      	bhi.n	341885c4 <RCCEx_GetDCMIPPCLKFreq+0xfc>
341884e8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341884ec:	d019      	beq.n	34188522 <RCCEx_GetDCMIPPCLKFreq+0x5a>
341884ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
341884f2:	d867      	bhi.n	341885c4 <RCCEx_GetDCMIPPCLKFreq+0xfc>
341884f4:	2b00      	cmp	r3, #0
341884f6:	d003      	beq.n	34188500 <RCCEx_GetDCMIPPCLKFreq+0x38>
341884f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
341884fc:	d00c      	beq.n	34188518 <RCCEx_GetDCMIPPCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
341884fe:	e061      	b.n	341885c4 <RCCEx_GetDCMIPPCLKFreq+0xfc>
      dcmipp_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34188500:	f7fa fb50 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34188504:	4603      	mov	r3, r0
34188506:	4618      	mov	r0, r3
34188508:	f7ff faf0 	bl	34187aec <RCCEx_GetHCLKFreq>
3418850c:	4603      	mov	r3, r0
3418850e:	4618      	mov	r0, r3
34188510:	f7ff fb2f 	bl	34187b72 <RCCEx_GetPCLK5Freq>
34188514:	60f8      	str	r0, [r7, #12]
      break;
34188516:	e05a      	b.n	341885ce <RCCEx_GetDCMIPPCLKFreq+0x106>
      dcmipp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188518:	2007      	movs	r0, #7
3418851a:	f7ff fdd3 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418851e:	60f8      	str	r0, [r7, #12]
      break;
34188520:	e055      	b.n	341885ce <RCCEx_GetDCMIPPCLKFreq+0x106>
      if (LL_RCC_IC17_IsEnabled() != 0U)
34188522:	f7fc f937 	bl	34184794 <LL_RCC_IC17_IsEnabled>
34188526:	4603      	mov	r3, r0
34188528:	2b00      	cmp	r3, #0
3418852a:	d04d      	beq.n	341885c8 <RCCEx_GetDCMIPPCLKFreq+0x100>
        ic_divider = LL_RCC_IC17_GetDivider();
3418852c:	f7fc f954 	bl	341847d8 <LL_RCC_IC17_GetDivider>
34188530:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC17_GetSource())
34188532:	f7fc f943 	bl	341847bc <LL_RCC_IC17_GetSource>
34188536:	4603      	mov	r3, r0
34188538:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418853c:	d029      	beq.n	34188592 <RCCEx_GetDCMIPPCLKFreq+0xca>
3418853e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188542:	d82f      	bhi.n	341885a4 <RCCEx_GetDCMIPPCLKFreq+0xdc>
34188544:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188548:	d01a      	beq.n	34188580 <RCCEx_GetDCMIPPCLKFreq+0xb8>
3418854a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418854e:	d829      	bhi.n	341885a4 <RCCEx_GetDCMIPPCLKFreq+0xdc>
34188550:	2b00      	cmp	r3, #0
34188552:	d003      	beq.n	3418855c <RCCEx_GetDCMIPPCLKFreq+0x94>
34188554:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188558:	d009      	beq.n	3418856e <RCCEx_GetDCMIPPCLKFreq+0xa6>
            break;
3418855a:	e023      	b.n	341885a4 <RCCEx_GetDCMIPPCLKFreq+0xdc>
            dcmipp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418855c:	f7ff f9ae 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188560:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34188562:	68fa      	ldr	r2, [r7, #12]
34188564:	68bb      	ldr	r3, [r7, #8]
34188566:	fbb2 f3f3 	udiv	r3, r2, r3
3418856a:	60fb      	str	r3, [r7, #12]
            break;
3418856c:	e01b      	b.n	341885a6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418856e:	f7ff f9eb 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188572:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34188574:	68fa      	ldr	r2, [r7, #12]
34188576:	68bb      	ldr	r3, [r7, #8]
34188578:	fbb2 f3f3 	udiv	r3, r2, r3
3418857c:	60fb      	str	r3, [r7, #12]
            break;
3418857e:	e012      	b.n	341885a6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188580:	f7ff fa28 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188584:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34188586:	68fa      	ldr	r2, [r7, #12]
34188588:	68bb      	ldr	r3, [r7, #8]
3418858a:	fbb2 f3f3 	udiv	r3, r2, r3
3418858e:	60fb      	str	r3, [r7, #12]
            break;
34188590:	e009      	b.n	341885a6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            dcmipp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188592:	f7ff fa65 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188596:	60f8      	str	r0, [r7, #12]
            dcmipp_frequency = dcmipp_frequency / ic_divider;
34188598:	68fa      	ldr	r2, [r7, #12]
3418859a:	68bb      	ldr	r3, [r7, #8]
3418859c:	fbb2 f3f3 	udiv	r3, r2, r3
341885a0:	60fb      	str	r3, [r7, #12]
            break;
341885a2:	e000      	b.n	341885a6 <RCCEx_GetDCMIPPCLKFreq+0xde>
            break;
341885a4:	bf00      	nop
      break;
341885a6:	e00f      	b.n	341885c8 <RCCEx_GetDCMIPPCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
341885a8:	f7fa ff10 	bl	341833cc <LL_RCC_HSI_IsReady>
341885ac:	4603      	mov	r3, r0
341885ae:	2b00      	cmp	r3, #0
341885b0:	d00c      	beq.n	341885cc <RCCEx_GetDCMIPPCLKFreq+0x104>
        dcmipp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
341885b2:	f7fa ff1d 	bl	341833f0 <LL_RCC_HSI_GetDivider>
341885b6:	4603      	mov	r3, r0
341885b8:	09db      	lsrs	r3, r3, #7
341885ba:	4a07      	ldr	r2, [pc, #28]	@ (341885d8 <RCCEx_GetDCMIPPCLKFreq+0x110>)
341885bc:	fa22 f303 	lsr.w	r3, r2, r3
341885c0:	60fb      	str	r3, [r7, #12]
      break;
341885c2:	e003      	b.n	341885cc <RCCEx_GetDCMIPPCLKFreq+0x104>
      break;
341885c4:	bf00      	nop
341885c6:	e002      	b.n	341885ce <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
341885c8:	bf00      	nop
341885ca:	e000      	b.n	341885ce <RCCEx_GetDCMIPPCLKFreq+0x106>
      break;
341885cc:	bf00      	nop
  }

  return dcmipp_frequency;
341885ce:	68fb      	ldr	r3, [r7, #12]
}
341885d0:	4618      	mov	r0, r3
341885d2:	3710      	adds	r7, #16
341885d4:	46bd      	mov	sp, r7
341885d6:	bd80      	pop	{r7, pc}
341885d8:	03d09000 	.word	0x03d09000

341885dc <RCCEx_GetETH1CLKFreq>:
  *         @arg @ref RCCEx_ETH1_Clock_Source
  * @retval ETH1 clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1CLKFreq(uint32_t ETH1xSource)
{
341885dc:	b580      	push	{r7, lr}
341885de:	b084      	sub	sp, #16
341885e0:	af00      	add	r7, sp, #0
341885e2:	6078      	str	r0, [r7, #4]
  uint32_t eth1_frequency = RCC_PERIPH_FREQUENCY_NO;
341885e4:	2300      	movs	r3, #0
341885e6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHClockSource(ETH1xSource))
341885e8:	6878      	ldr	r0, [r7, #4]
341885ea:	f7fb f9ed 	bl	341839c8 <LL_RCC_GetETHClockSource>
341885ee:	4603      	mov	r3, r0
341885f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
341885f4:	d05e      	beq.n	341886b4 <RCCEx_GetETH1CLKFreq+0xd8>
341885f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
341885fa:	d863      	bhi.n	341886c4 <RCCEx_GetETH1CLKFreq+0xe8>
341885fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34188600:	d015      	beq.n	3418862e <RCCEx_GetETH1CLKFreq+0x52>
34188602:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34188606:	d85d      	bhi.n	341886c4 <RCCEx_GetETH1CLKFreq+0xe8>
34188608:	2b00      	cmp	r3, #0
3418860a:	d003      	beq.n	34188614 <RCCEx_GetETH1CLKFreq+0x38>
3418860c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
34188610:	d008      	beq.n	34188624 <RCCEx_GetETH1CLKFreq+0x48>
      }
      break;

    default:
      /* Unexpected case */
      break;
34188612:	e057      	b.n	341886c4 <RCCEx_GetETH1CLKFreq+0xe8>
      eth1_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34188614:	f7fa fac6 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34188618:	4603      	mov	r3, r0
3418861a:	4618      	mov	r0, r3
3418861c:	f7ff fa66 	bl	34187aec <RCCEx_GetHCLKFreq>
34188620:	60f8      	str	r0, [r7, #12]
      break;
34188622:	e054      	b.n	341886ce <RCCEx_GetETH1CLKFreq+0xf2>
      eth1_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188624:	2007      	movs	r0, #7
34188626:	f7ff fd4d 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418862a:	60f8      	str	r0, [r7, #12]
      break;
3418862c:	e04f      	b.n	341886ce <RCCEx_GetETH1CLKFreq+0xf2>
      if (LL_RCC_IC12_IsEnabled() != 0U)
3418862e:	f7fb ff71 	bl	34184514 <LL_RCC_IC12_IsEnabled>
34188632:	4603      	mov	r3, r0
34188634:	2b00      	cmp	r3, #0
34188636:	d047      	beq.n	341886c8 <RCCEx_GetETH1CLKFreq+0xec>
        ic_divider = LL_RCC_IC12_GetDivider();
34188638:	f7fb ff8e 	bl	34184558 <LL_RCC_IC12_GetDivider>
3418863c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC12_GetSource())
3418863e:	f7fb ff7d 	bl	3418453c <LL_RCC_IC12_GetSource>
34188642:	4603      	mov	r3, r0
34188644:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188648:	d029      	beq.n	3418869e <RCCEx_GetETH1CLKFreq+0xc2>
3418864a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418864e:	d82f      	bhi.n	341886b0 <RCCEx_GetETH1CLKFreq+0xd4>
34188650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188654:	d01a      	beq.n	3418868c <RCCEx_GetETH1CLKFreq+0xb0>
34188656:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418865a:	d829      	bhi.n	341886b0 <RCCEx_GetETH1CLKFreq+0xd4>
3418865c:	2b00      	cmp	r3, #0
3418865e:	d003      	beq.n	34188668 <RCCEx_GetETH1CLKFreq+0x8c>
34188660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188664:	d009      	beq.n	3418867a <RCCEx_GetETH1CLKFreq+0x9e>
            break;
34188666:	e023      	b.n	341886b0 <RCCEx_GetETH1CLKFreq+0xd4>
            eth1_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188668:	f7ff f928 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418866c:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
3418866e:	68fa      	ldr	r2, [r7, #12]
34188670:	68bb      	ldr	r3, [r7, #8]
34188672:	fbb2 f3f3 	udiv	r3, r2, r3
34188676:	60fb      	str	r3, [r7, #12]
            break;
34188678:	e01b      	b.n	341886b2 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418867a:	f7ff f965 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418867e:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34188680:	68fa      	ldr	r2, [r7, #12]
34188682:	68bb      	ldr	r3, [r7, #8]
34188684:	fbb2 f3f3 	udiv	r3, r2, r3
34188688:	60fb      	str	r3, [r7, #12]
            break;
3418868a:	e012      	b.n	341886b2 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418868c:	f7ff f9a2 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188690:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
34188692:	68fa      	ldr	r2, [r7, #12]
34188694:	68bb      	ldr	r3, [r7, #8]
34188696:	fbb2 f3f3 	udiv	r3, r2, r3
3418869a:	60fb      	str	r3, [r7, #12]
            break;
3418869c:	e009      	b.n	341886b2 <RCCEx_GetETH1CLKFreq+0xd6>
            eth1_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418869e:	f7ff f9df 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341886a2:	60f8      	str	r0, [r7, #12]
            eth1_frequency = eth1_frequency / ic_divider;
341886a4:	68fa      	ldr	r2, [r7, #12]
341886a6:	68bb      	ldr	r3, [r7, #8]
341886a8:	fbb2 f3f3 	udiv	r3, r2, r3
341886ac:	60fb      	str	r3, [r7, #12]
            break;
341886ae:	e000      	b.n	341886b2 <RCCEx_GetETH1CLKFreq+0xd6>
            break;
341886b0:	bf00      	nop
      break;
341886b2:	e009      	b.n	341886c8 <RCCEx_GetETH1CLKFreq+0xec>
      if (LL_RCC_HSE_IsReady() != 0U)
341886b4:	f7fa fe78 	bl	341833a8 <LL_RCC_HSE_IsReady>
341886b8:	4603      	mov	r3, r0
341886ba:	2b00      	cmp	r3, #0
341886bc:	d006      	beq.n	341886cc <RCCEx_GetETH1CLKFreq+0xf0>
        eth1_frequency = HSE_VALUE;
341886be:	4b06      	ldr	r3, [pc, #24]	@ (341886d8 <RCCEx_GetETH1CLKFreq+0xfc>)
341886c0:	60fb      	str	r3, [r7, #12]
      break;
341886c2:	e003      	b.n	341886cc <RCCEx_GetETH1CLKFreq+0xf0>
      break;
341886c4:	bf00      	nop
341886c6:	e002      	b.n	341886ce <RCCEx_GetETH1CLKFreq+0xf2>
      break;
341886c8:	bf00      	nop
341886ca:	e000      	b.n	341886ce <RCCEx_GetETH1CLKFreq+0xf2>
      break;
341886cc:	bf00      	nop
  }

  return eth1_frequency;
341886ce:	68fb      	ldr	r3, [r7, #12]
}
341886d0:	4618      	mov	r0, r3
341886d2:	3710      	adds	r7, #16
341886d4:	46bd      	mov	sp, r7
341886d6:	bd80      	pop	{r7, pc}
341886d8:	02dc6c00 	.word	0x02dc6c00

341886dc <RCCEx_GetETH1PTPCLKFreq>:
  *         @arg @ref RCCEx_ETH1_PTP_Clock_Source
  * @retval ETH1PTP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetETH1PTPCLKFreq(uint32_t ETH1PTPxSource)
{
341886dc:	b580      	push	{r7, lr}
341886de:	b084      	sub	sp, #16
341886e0:	af00      	add	r7, sp, #0
341886e2:	6078      	str	r0, [r7, #4]
  uint32_t eth1ptp_frequency = RCC_PERIPH_FREQUENCY_NO;
341886e4:	2300      	movs	r3, #0
341886e6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
341886e8:	6878      	ldr	r0, [r7, #4]
341886ea:	f7fb f97f 	bl	341839ec <LL_RCC_GetETHPTPClockSource>
341886ee:	4603      	mov	r3, r0
341886f0:	2b03      	cmp	r3, #3
341886f2:	d863      	bhi.n	341887bc <RCCEx_GetETH1PTPCLKFreq+0xe0>
341886f4:	a201      	add	r2, pc, #4	@ (adr r2, 341886fc <RCCEx_GetETH1PTPCLKFreq+0x20>)
341886f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
341886fa:	bf00      	nop
341886fc:	3418870d 	.word	0x3418870d
34188700:	3418871d 	.word	0x3418871d
34188704:	34188727 	.word	0x34188727
34188708:	341887ad 	.word	0x341887ad
  {
    case LL_RCC_ETH1PTP_CLKSOURCE_HCLK:
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418870c:	f7fa fa4a 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34188710:	4603      	mov	r3, r0
34188712:	4618      	mov	r0, r3
34188714:	f7ff f9ea 	bl	34187aec <RCCEx_GetHCLKFreq>
34188718:	60f8      	str	r0, [r7, #12]
      break;
3418871a:	e054      	b.n	341887c6 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_CLKP:
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418871c:	2007      	movs	r0, #7
3418871e:	f7ff fcd1 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34188722:	60f8      	str	r0, [r7, #12]
      break;
34188724:	e04f      	b.n	341887c6 <RCCEx_GetETH1PTPCLKFreq+0xea>

    case LL_RCC_ETH1PTP_CLKSOURCE_IC13:
      if (LL_RCC_IC13_IsEnabled() != 0U)
34188726:	f7fb ff35 	bl	34184594 <LL_RCC_IC13_IsEnabled>
3418872a:	4603      	mov	r3, r0
3418872c:	2b00      	cmp	r3, #0
3418872e:	d047      	beq.n	341887c0 <RCCEx_GetETH1PTPCLKFreq+0xe4>
      {
        ic_divider = LL_RCC_IC13_GetDivider();
34188730:	f7fb ff52 	bl	341845d8 <LL_RCC_IC13_GetDivider>
34188734:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC13_GetSource())
34188736:	f7fb ff41 	bl	341845bc <LL_RCC_IC13_GetSource>
3418873a:	4603      	mov	r3, r0
3418873c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188740:	d029      	beq.n	34188796 <RCCEx_GetETH1PTPCLKFreq+0xba>
34188742:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188746:	d82f      	bhi.n	341887a8 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34188748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418874c:	d01a      	beq.n	34188784 <RCCEx_GetETH1PTPCLKFreq+0xa8>
3418874e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188752:	d829      	bhi.n	341887a8 <RCCEx_GetETH1PTPCLKFreq+0xcc>
34188754:	2b00      	cmp	r3, #0
34188756:	d003      	beq.n	34188760 <RCCEx_GetETH1PTPCLKFreq+0x84>
34188758:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418875c:	d009      	beq.n	34188772 <RCCEx_GetETH1PTPCLKFreq+0x96>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418875e:	e023      	b.n	341887a8 <RCCEx_GetETH1PTPCLKFreq+0xcc>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188760:	f7ff f8ac 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188764:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34188766:	68fa      	ldr	r2, [r7, #12]
34188768:	68bb      	ldr	r3, [r7, #8]
3418876a:	fbb2 f3f3 	udiv	r3, r2, r3
3418876e:	60fb      	str	r3, [r7, #12]
            break;
34188770:	e01b      	b.n	341887aa <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188772:	f7ff f8e9 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188776:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34188778:	68fa      	ldr	r2, [r7, #12]
3418877a:	68bb      	ldr	r3, [r7, #8]
3418877c:	fbb2 f3f3 	udiv	r3, r2, r3
34188780:	60fb      	str	r3, [r7, #12]
            break;
34188782:	e012      	b.n	341887aa <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188784:	f7ff f926 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188788:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418878a:	68fa      	ldr	r2, [r7, #12]
3418878c:	68bb      	ldr	r3, [r7, #8]
3418878e:	fbb2 f3f3 	udiv	r3, r2, r3
34188792:	60fb      	str	r3, [r7, #12]
            break;
34188794:	e009      	b.n	341887aa <RCCEx_GetETH1PTPCLKFreq+0xce>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188796:	f7ff f963 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418879a:	60f8      	str	r0, [r7, #12]
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
3418879c:	68fa      	ldr	r2, [r7, #12]
3418879e:	68bb      	ldr	r3, [r7, #8]
341887a0:	fbb2 f3f3 	udiv	r3, r2, r3
341887a4:	60fb      	str	r3, [r7, #12]
            break;
341887a6:	e000      	b.n	341887aa <RCCEx_GetETH1PTPCLKFreq+0xce>
            break;
341887a8:	bf00      	nop
        }
      }
      break;
341887aa:	e009      	b.n	341887c0 <RCCEx_GetETH1PTPCLKFreq+0xe4>

    case LL_RCC_ETH1PTP_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
341887ac:	f7fa fdfc 	bl	341833a8 <LL_RCC_HSE_IsReady>
341887b0:	4603      	mov	r3, r0
341887b2:	2b00      	cmp	r3, #0
341887b4:	d006      	beq.n	341887c4 <RCCEx_GetETH1PTPCLKFreq+0xe8>
      {
        eth1ptp_frequency = HSE_VALUE;
341887b6:	4b0a      	ldr	r3, [pc, #40]	@ (341887e0 <RCCEx_GetETH1PTPCLKFreq+0x104>)
341887b8:	60fb      	str	r3, [r7, #12]
      }
      break;
341887ba:	e003      	b.n	341887c4 <RCCEx_GetETH1PTPCLKFreq+0xe8>

    default:
      /* Unexpected case */
      break;
341887bc:	bf00      	nop
341887be:	e002      	b.n	341887c6 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
341887c0:	bf00      	nop
341887c2:	e000      	b.n	341887c6 <RCCEx_GetETH1PTPCLKFreq+0xea>
      break;
341887c4:	bf00      	nop
  }

  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
341887c6:	f7fa ff4d 	bl	34183664 <LL_RCC_GetETH1PTPDivider>
341887ca:	4603      	mov	r3, r0
341887cc:	091b      	lsrs	r3, r3, #4
341887ce:	3301      	adds	r3, #1
341887d0:	68fa      	ldr	r2, [r7, #12]
341887d2:	fbb2 f3f3 	udiv	r3, r2, r3
}
341887d6:	4618      	mov	r0, r3
341887d8:	3710      	adds	r7, #16
341887da:	46bd      	mov	sp, r7
341887dc:	bd80      	pop	{r7, pc}
341887de:	bf00      	nop
341887e0:	02dc6c00 	.word	0x02dc6c00

341887e4 <RCCEx_GetFDCANCLKFreq>:
  *         @arg @ref RCCEx_FDCAN_Clock_Source
  * @retval FDCAN clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFDCANCLKFreq(uint32_t FDCANxSource)
{
341887e4:	b580      	push	{r7, lr}
341887e6:	b084      	sub	sp, #16
341887e8:	af00      	add	r7, sp, #0
341887ea:	6078      	str	r0, [r7, #4]
  uint32_t fdcan_frequency = RCC_PERIPH_FREQUENCY_NO;
341887ec:	2300      	movs	r3, #0
341887ee:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
341887f0:	6878      	ldr	r0, [r7, #4]
341887f2:	f7fb f90d 	bl	34183a10 <LL_RCC_GetFDCANClockSource>
341887f6:	4603      	mov	r3, r0
341887f8:	2b03      	cmp	r3, #3
341887fa:	d867      	bhi.n	341888cc <RCCEx_GetFDCANCLKFreq+0xe8>
341887fc:	a201      	add	r2, pc, #4	@ (adr r2, 34188804 <RCCEx_GetFDCANCLKFreq+0x20>)
341887fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34188802:	bf00      	nop
34188804:	34188815 	.word	0x34188815
34188808:	3418882d 	.word	0x3418882d
3418880c:	34188837 	.word	0x34188837
34188810:	341888bd 	.word	0x341888bd
  {
    case LL_RCC_FDCAN_CLKSOURCE_PCLK1:
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34188814:	f7fa f9c6 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34188818:	4603      	mov	r3, r0
3418881a:	4618      	mov	r0, r3
3418881c:	f7ff f966 	bl	34187aec <RCCEx_GetHCLKFreq>
34188820:	4603      	mov	r3, r0
34188822:	4618      	mov	r0, r3
34188824:	f7ff f973 	bl	34187b0e <RCCEx_GetPCLK1Freq>
34188828:	60f8      	str	r0, [r7, #12]
      break;
3418882a:	e054      	b.n	341888d6 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_CLKP:
      fdcan_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418882c:	2007      	movs	r0, #7
3418882e:	f7ff fc49 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34188832:	60f8      	str	r0, [r7, #12]
      break;
34188834:	e04f      	b.n	341888d6 <RCCEx_GetFDCANCLKFreq+0xf2>

    case LL_RCC_FDCAN_CLKSOURCE_IC19:
      if (LL_RCC_IC19_IsEnabled() != 0U)
34188836:	f7fc f82d 	bl	34184894 <LL_RCC_IC19_IsEnabled>
3418883a:	4603      	mov	r3, r0
3418883c:	2b00      	cmp	r3, #0
3418883e:	d047      	beq.n	341888d0 <RCCEx_GetFDCANCLKFreq+0xec>
      {
        ic_divider = LL_RCC_IC19_GetDivider();
34188840:	f7fc f84a 	bl	341848d8 <LL_RCC_IC19_GetDivider>
34188844:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC19_GetSource())
34188846:	f7fc f839 	bl	341848bc <LL_RCC_IC19_GetSource>
3418884a:	4603      	mov	r3, r0
3418884c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188850:	d029      	beq.n	341888a6 <RCCEx_GetFDCANCLKFreq+0xc2>
34188852:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188856:	d82f      	bhi.n	341888b8 <RCCEx_GetFDCANCLKFreq+0xd4>
34188858:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418885c:	d01a      	beq.n	34188894 <RCCEx_GetFDCANCLKFreq+0xb0>
3418885e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188862:	d829      	bhi.n	341888b8 <RCCEx_GetFDCANCLKFreq+0xd4>
34188864:	2b00      	cmp	r3, #0
34188866:	d003      	beq.n	34188870 <RCCEx_GetFDCANCLKFreq+0x8c>
34188868:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418886c:	d009      	beq.n	34188882 <RCCEx_GetFDCANCLKFreq+0x9e>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            fdcan_frequency = fdcan_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418886e:	e023      	b.n	341888b8 <RCCEx_GetFDCANCLKFreq+0xd4>
            fdcan_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188870:	f7ff f824 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188874:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34188876:	68fa      	ldr	r2, [r7, #12]
34188878:	68bb      	ldr	r3, [r7, #8]
3418887a:	fbb2 f3f3 	udiv	r3, r2, r3
3418887e:	60fb      	str	r3, [r7, #12]
            break;
34188880:	e01b      	b.n	341888ba <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188882:	f7ff f861 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188886:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
34188888:	68fa      	ldr	r2, [r7, #12]
3418888a:	68bb      	ldr	r3, [r7, #8]
3418888c:	fbb2 f3f3 	udiv	r3, r2, r3
34188890:	60fb      	str	r3, [r7, #12]
            break;
34188892:	e012      	b.n	341888ba <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188894:	f7ff f89e 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188898:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
3418889a:	68fa      	ldr	r2, [r7, #12]
3418889c:	68bb      	ldr	r3, [r7, #8]
3418889e:	fbb2 f3f3 	udiv	r3, r2, r3
341888a2:	60fb      	str	r3, [r7, #12]
            break;
341888a4:	e009      	b.n	341888ba <RCCEx_GetFDCANCLKFreq+0xd6>
            fdcan_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341888a6:	f7ff f8db 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341888aa:	60f8      	str	r0, [r7, #12]
            fdcan_frequency = fdcan_frequency / ic_divider;
341888ac:	68fa      	ldr	r2, [r7, #12]
341888ae:	68bb      	ldr	r3, [r7, #8]
341888b0:	fbb2 f3f3 	udiv	r3, r2, r3
341888b4:	60fb      	str	r3, [r7, #12]
            break;
341888b6:	e000      	b.n	341888ba <RCCEx_GetFDCANCLKFreq+0xd6>
            break;
341888b8:	bf00      	nop
        }
      }
      break;
341888ba:	e009      	b.n	341888d0 <RCCEx_GetFDCANCLKFreq+0xec>

    case LL_RCC_FDCAN_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
341888bc:	f7fa fd74 	bl	341833a8 <LL_RCC_HSE_IsReady>
341888c0:	4603      	mov	r3, r0
341888c2:	2b00      	cmp	r3, #0
341888c4:	d006      	beq.n	341888d4 <RCCEx_GetFDCANCLKFreq+0xf0>
      {
        fdcan_frequency = HSE_VALUE;
341888c6:	4b06      	ldr	r3, [pc, #24]	@ (341888e0 <RCCEx_GetFDCANCLKFreq+0xfc>)
341888c8:	60fb      	str	r3, [r7, #12]
      }
      break;
341888ca:	e003      	b.n	341888d4 <RCCEx_GetFDCANCLKFreq+0xf0>

    default:
      /* Unexpected case */
      break;
341888cc:	bf00      	nop
341888ce:	e002      	b.n	341888d6 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
341888d0:	bf00      	nop
341888d2:	e000      	b.n	341888d6 <RCCEx_GetFDCANCLKFreq+0xf2>
      break;
341888d4:	bf00      	nop
  }

  return fdcan_frequency;
341888d6:	68fb      	ldr	r3, [r7, #12]
}
341888d8:	4618      	mov	r0, r3
341888da:	3710      	adds	r7, #16
341888dc:	46bd      	mov	sp, r7
341888de:	bd80      	pop	{r7, pc}
341888e0:	02dc6c00 	.word	0x02dc6c00

341888e4 <RCCEx_GetFMCCLKFreq>:
  *         @arg @ref RCCEx_FMC_Clock_Source
  * @retval FMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetFMCCLKFreq(uint32_t FMCxSource)
{
341888e4:	b580      	push	{r7, lr}
341888e6:	b084      	sub	sp, #16
341888e8:	af00      	add	r7, sp, #0
341888ea:	6078      	str	r0, [r7, #4]
  uint32_t fmc_frequency = RCC_PERIPH_FREQUENCY_NO;
341888ec:	2300      	movs	r3, #0
341888ee:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetFMCClockSource(FMCxSource))
341888f0:	6878      	ldr	r0, [r7, #4]
341888f2:	f7fb f89f 	bl	34183a34 <LL_RCC_GetFMCClockSource>
341888f6:	4603      	mov	r3, r0
341888f8:	2b30      	cmp	r3, #48	@ 0x30
341888fa:	d05d      	beq.n	341889b8 <RCCEx_GetFMCCLKFreq+0xd4>
341888fc:	2b30      	cmp	r3, #48	@ 0x30
341888fe:	f200 809e 	bhi.w	34188a3e <RCCEx_GetFMCCLKFreq+0x15a>
34188902:	2b20      	cmp	r3, #32
34188904:	d014      	beq.n	34188930 <RCCEx_GetFMCCLKFreq+0x4c>
34188906:	2b20      	cmp	r3, #32
34188908:	f200 8099 	bhi.w	34188a3e <RCCEx_GetFMCCLKFreq+0x15a>
3418890c:	2b00      	cmp	r3, #0
3418890e:	d002      	beq.n	34188916 <RCCEx_GetFMCCLKFreq+0x32>
34188910:	2b10      	cmp	r3, #16
34188912:	d008      	beq.n	34188926 <RCCEx_GetFMCCLKFreq+0x42>
      }
      break;

    default:
      /* Unexpected case */
      break;
34188914:	e093      	b.n	34188a3e <RCCEx_GetFMCCLKFreq+0x15a>
      fmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34188916:	f7fa f945 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418891a:	4603      	mov	r3, r0
3418891c:	4618      	mov	r0, r3
3418891e:	f7ff f8e5 	bl	34187aec <RCCEx_GetHCLKFreq>
34188922:	60f8      	str	r0, [r7, #12]
      break;
34188924:	e090      	b.n	34188a48 <RCCEx_GetFMCCLKFreq+0x164>
      fmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188926:	2007      	movs	r0, #7
34188928:	f7ff fbcc 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418892c:	60f8      	str	r0, [r7, #12]
      break;
3418892e:	e08b      	b.n	34188a48 <RCCEx_GetFMCCLKFreq+0x164>
      if (LL_RCC_IC3_IsEnabled() != 0U)
34188930:	f7fb fc30 	bl	34184194 <LL_RCC_IC3_IsEnabled>
34188934:	4603      	mov	r3, r0
34188936:	2b00      	cmp	r3, #0
34188938:	f000 8083 	beq.w	34188a42 <RCCEx_GetFMCCLKFreq+0x15e>
        ic_divider = LL_RCC_IC3_GetDivider();
3418893c:	f7fb fc4c 	bl	341841d8 <LL_RCC_IC3_GetDivider>
34188940:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
34188942:	f7fb fc3b 	bl	341841bc <LL_RCC_IC3_GetSource>
34188946:	4603      	mov	r3, r0
34188948:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418894c:	d029      	beq.n	341889a2 <RCCEx_GetFMCCLKFreq+0xbe>
3418894e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188952:	d82f      	bhi.n	341889b4 <RCCEx_GetFMCCLKFreq+0xd0>
34188954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188958:	d01a      	beq.n	34188990 <RCCEx_GetFMCCLKFreq+0xac>
3418895a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418895e:	d829      	bhi.n	341889b4 <RCCEx_GetFMCCLKFreq+0xd0>
34188960:	2b00      	cmp	r3, #0
34188962:	d003      	beq.n	3418896c <RCCEx_GetFMCCLKFreq+0x88>
34188964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188968:	d009      	beq.n	3418897e <RCCEx_GetFMCCLKFreq+0x9a>
            break;
3418896a:	e023      	b.n	341889b4 <RCCEx_GetFMCCLKFreq+0xd0>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418896c:	f7fe ffa6 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188970:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188972:	68fa      	ldr	r2, [r7, #12]
34188974:	68bb      	ldr	r3, [r7, #8]
34188976:	fbb2 f3f3 	udiv	r3, r2, r3
3418897a:	60fb      	str	r3, [r7, #12]
            break;
3418897c:	e01b      	b.n	341889b6 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418897e:	f7fe ffe3 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188982:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188984:	68fa      	ldr	r2, [r7, #12]
34188986:	68bb      	ldr	r3, [r7, #8]
34188988:	fbb2 f3f3 	udiv	r3, r2, r3
3418898c:	60fb      	str	r3, [r7, #12]
            break;
3418898e:	e012      	b.n	341889b6 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188990:	f7ff f820 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188994:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188996:	68fa      	ldr	r2, [r7, #12]
34188998:	68bb      	ldr	r3, [r7, #8]
3418899a:	fbb2 f3f3 	udiv	r3, r2, r3
3418899e:	60fb      	str	r3, [r7, #12]
            break;
341889a0:	e009      	b.n	341889b6 <RCCEx_GetFMCCLKFreq+0xd2>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341889a2:	f7ff f85d 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341889a6:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
341889a8:	68fa      	ldr	r2, [r7, #12]
341889aa:	68bb      	ldr	r3, [r7, #8]
341889ac:	fbb2 f3f3 	udiv	r3, r2, r3
341889b0:	60fb      	str	r3, [r7, #12]
            break;
341889b2:	e000      	b.n	341889b6 <RCCEx_GetFMCCLKFreq+0xd2>
            break;
341889b4:	bf00      	nop
      break;
341889b6:	e044      	b.n	34188a42 <RCCEx_GetFMCCLKFreq+0x15e>
      if (LL_RCC_IC4_IsEnabled() != 0U)
341889b8:	f7fb fc2c 	bl	34184214 <LL_RCC_IC4_IsEnabled>
341889bc:	4603      	mov	r3, r0
341889be:	2b00      	cmp	r3, #0
341889c0:	d041      	beq.n	34188a46 <RCCEx_GetFMCCLKFreq+0x162>
        ic_divider = LL_RCC_IC4_GetDivider();
341889c2:	f7fb fc49 	bl	34184258 <LL_RCC_IC4_GetDivider>
341889c6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
341889c8:	f7fb fc38 	bl	3418423c <LL_RCC_IC4_GetSource>
341889cc:	4603      	mov	r3, r0
341889ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341889d2:	d029      	beq.n	34188a28 <RCCEx_GetFMCCLKFreq+0x144>
341889d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341889d8:	d82f      	bhi.n	34188a3a <RCCEx_GetFMCCLKFreq+0x156>
341889da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341889de:	d01a      	beq.n	34188a16 <RCCEx_GetFMCCLKFreq+0x132>
341889e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341889e4:	d829      	bhi.n	34188a3a <RCCEx_GetFMCCLKFreq+0x156>
341889e6:	2b00      	cmp	r3, #0
341889e8:	d003      	beq.n	341889f2 <RCCEx_GetFMCCLKFreq+0x10e>
341889ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341889ee:	d009      	beq.n	34188a04 <RCCEx_GetFMCCLKFreq+0x120>
            break;
341889f0:	e023      	b.n	34188a3a <RCCEx_GetFMCCLKFreq+0x156>
            fmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341889f2:	f7fe ff63 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
341889f6:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
341889f8:	68fa      	ldr	r2, [r7, #12]
341889fa:	68bb      	ldr	r3, [r7, #8]
341889fc:	fbb2 f3f3 	udiv	r3, r2, r3
34188a00:	60fb      	str	r3, [r7, #12]
            break;
34188a02:	e01b      	b.n	34188a3c <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188a04:	f7fe ffa0 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188a08:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188a0a:	68fa      	ldr	r2, [r7, #12]
34188a0c:	68bb      	ldr	r3, [r7, #8]
34188a0e:	fbb2 f3f3 	udiv	r3, r2, r3
34188a12:	60fb      	str	r3, [r7, #12]
            break;
34188a14:	e012      	b.n	34188a3c <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188a16:	f7fe ffdd 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188a1a:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188a1c:	68fa      	ldr	r2, [r7, #12]
34188a1e:	68bb      	ldr	r3, [r7, #8]
34188a20:	fbb2 f3f3 	udiv	r3, r2, r3
34188a24:	60fb      	str	r3, [r7, #12]
            break;
34188a26:	e009      	b.n	34188a3c <RCCEx_GetFMCCLKFreq+0x158>
            fmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188a28:	f7ff f81a 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188a2c:	60f8      	str	r0, [r7, #12]
            fmc_frequency = fmc_frequency / ic_divider;
34188a2e:	68fa      	ldr	r2, [r7, #12]
34188a30:	68bb      	ldr	r3, [r7, #8]
34188a32:	fbb2 f3f3 	udiv	r3, r2, r3
34188a36:	60fb      	str	r3, [r7, #12]
            break;
34188a38:	e000      	b.n	34188a3c <RCCEx_GetFMCCLKFreq+0x158>
            break;
34188a3a:	bf00      	nop
      break;
34188a3c:	e003      	b.n	34188a46 <RCCEx_GetFMCCLKFreq+0x162>
      break;
34188a3e:	bf00      	nop
34188a40:	e002      	b.n	34188a48 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34188a42:	bf00      	nop
34188a44:	e000      	b.n	34188a48 <RCCEx_GetFMCCLKFreq+0x164>
      break;
34188a46:	bf00      	nop
  }

  return fmc_frequency;
34188a48:	68fb      	ldr	r3, [r7, #12]
}
34188a4a:	4618      	mov	r0, r3
34188a4c:	3710      	adds	r7, #16
34188a4e:	46bd      	mov	sp, r7
34188a50:	bd80      	pop	{r7, pc}
	...

34188a54 <RCCEx_GetI2CCLKFreq>:
  *         @arg @ref RCCEx_I2C4_Clock_Source
  * @retval I2C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI2CCLKFreq(uint32_t I2CxSource)
{
34188a54:	b580      	push	{r7, lr}
34188a56:	b084      	sub	sp, #16
34188a58:	af00      	add	r7, sp, #0
34188a5a:	6078      	str	r0, [r7, #4]
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
34188a5c:	2300      	movs	r3, #0
34188a5e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI2CClockSource(I2CxSource))
34188a60:	6878      	ldr	r0, [r7, #4]
34188a62:	f7fa fff9 	bl	34183a58 <LL_RCC_GetI2CClockSource>
34188a66:	4603      	mov	r3, r0
34188a68:	4aa2      	ldr	r2, [pc, #648]	@ (34188cf4 <RCCEx_GetI2CCLKFreq+0x2a0>)
34188a6a:	4293      	cmp	r3, r2
34188a6c:	f000 8172 	beq.w	34188d54 <RCCEx_GetI2CCLKFreq+0x300>
34188a70:	4aa0      	ldr	r2, [pc, #640]	@ (34188cf4 <RCCEx_GetI2CCLKFreq+0x2a0>)
34188a72:	4293      	cmp	r3, r2
34188a74:	f200 8184 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188a78:	4a9f      	ldr	r2, [pc, #636]	@ (34188cf8 <RCCEx_GetI2CCLKFreq+0x2a4>)
34188a7a:	4293      	cmp	r3, r2
34188a7c:	f000 816a 	beq.w	34188d54 <RCCEx_GetI2CCLKFreq+0x300>
34188a80:	4a9d      	ldr	r2, [pc, #628]	@ (34188cf8 <RCCEx_GetI2CCLKFreq+0x2a4>)
34188a82:	4293      	cmp	r3, r2
34188a84:	f200 817c 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188a88:	4a9c      	ldr	r2, [pc, #624]	@ (34188cfc <RCCEx_GetI2CCLKFreq+0x2a8>)
34188a8a:	4293      	cmp	r3, r2
34188a8c:	f000 8162 	beq.w	34188d54 <RCCEx_GetI2CCLKFreq+0x300>
34188a90:	4a9a      	ldr	r2, [pc, #616]	@ (34188cfc <RCCEx_GetI2CCLKFreq+0x2a8>)
34188a92:	4293      	cmp	r3, r2
34188a94:	f200 8174 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188a98:	4a99      	ldr	r2, [pc, #612]	@ (34188d00 <RCCEx_GetI2CCLKFreq+0x2ac>)
34188a9a:	4293      	cmp	r3, r2
34188a9c:	f000 815a 	beq.w	34188d54 <RCCEx_GetI2CCLKFreq+0x300>
34188aa0:	4a97      	ldr	r2, [pc, #604]	@ (34188d00 <RCCEx_GetI2CCLKFreq+0x2ac>)
34188aa2:	4293      	cmp	r3, r2
34188aa4:	f200 816c 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188aa8:	4a96      	ldr	r2, [pc, #600]	@ (34188d04 <RCCEx_GetI2CCLKFreq+0x2b0>)
34188aaa:	4293      	cmp	r3, r2
34188aac:	f000 8160 	beq.w	34188d70 <RCCEx_GetI2CCLKFreq+0x31c>
34188ab0:	4a94      	ldr	r2, [pc, #592]	@ (34188d04 <RCCEx_GetI2CCLKFreq+0x2b0>)
34188ab2:	4293      	cmp	r3, r2
34188ab4:	f200 8164 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188ab8:	4a93      	ldr	r2, [pc, #588]	@ (34188d08 <RCCEx_GetI2CCLKFreq+0x2b4>)
34188aba:	4293      	cmp	r3, r2
34188abc:	f000 8158 	beq.w	34188d70 <RCCEx_GetI2CCLKFreq+0x31c>
34188ac0:	4a91      	ldr	r2, [pc, #580]	@ (34188d08 <RCCEx_GetI2CCLKFreq+0x2b4>)
34188ac2:	4293      	cmp	r3, r2
34188ac4:	f200 815c 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188ac8:	4a90      	ldr	r2, [pc, #576]	@ (34188d0c <RCCEx_GetI2CCLKFreq+0x2b8>)
34188aca:	4293      	cmp	r3, r2
34188acc:	f000 8150 	beq.w	34188d70 <RCCEx_GetI2CCLKFreq+0x31c>
34188ad0:	4a8e      	ldr	r2, [pc, #568]	@ (34188d0c <RCCEx_GetI2CCLKFreq+0x2b8>)
34188ad2:	4293      	cmp	r3, r2
34188ad4:	f200 8154 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188ad8:	4a8d      	ldr	r2, [pc, #564]	@ (34188d10 <RCCEx_GetI2CCLKFreq+0x2bc>)
34188ada:	4293      	cmp	r3, r2
34188adc:	f000 8148 	beq.w	34188d70 <RCCEx_GetI2CCLKFreq+0x31c>
34188ae0:	4a8b      	ldr	r2, [pc, #556]	@ (34188d10 <RCCEx_GetI2CCLKFreq+0x2bc>)
34188ae2:	4293      	cmp	r3, r2
34188ae4:	f200 814c 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188ae8:	4a8a      	ldr	r2, [pc, #552]	@ (34188d14 <RCCEx_GetI2CCLKFreq+0x2c0>)
34188aea:	4293      	cmp	r3, r2
34188aec:	f000 80be 	beq.w	34188c6c <RCCEx_GetI2CCLKFreq+0x218>
34188af0:	4a88      	ldr	r2, [pc, #544]	@ (34188d14 <RCCEx_GetI2CCLKFreq+0x2c0>)
34188af2:	4293      	cmp	r3, r2
34188af4:	f200 8144 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188af8:	4a87      	ldr	r2, [pc, #540]	@ (34188d18 <RCCEx_GetI2CCLKFreq+0x2c4>)
34188afa:	4293      	cmp	r3, r2
34188afc:	f000 80b6 	beq.w	34188c6c <RCCEx_GetI2CCLKFreq+0x218>
34188b00:	4a85      	ldr	r2, [pc, #532]	@ (34188d18 <RCCEx_GetI2CCLKFreq+0x2c4>)
34188b02:	4293      	cmp	r3, r2
34188b04:	f200 813c 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b08:	4a84      	ldr	r2, [pc, #528]	@ (34188d1c <RCCEx_GetI2CCLKFreq+0x2c8>)
34188b0a:	4293      	cmp	r3, r2
34188b0c:	f000 80ae 	beq.w	34188c6c <RCCEx_GetI2CCLKFreq+0x218>
34188b10:	4a82      	ldr	r2, [pc, #520]	@ (34188d1c <RCCEx_GetI2CCLKFreq+0x2c8>)
34188b12:	4293      	cmp	r3, r2
34188b14:	f200 8134 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b18:	4a81      	ldr	r2, [pc, #516]	@ (34188d20 <RCCEx_GetI2CCLKFreq+0x2cc>)
34188b1a:	4293      	cmp	r3, r2
34188b1c:	f000 80a6 	beq.w	34188c6c <RCCEx_GetI2CCLKFreq+0x218>
34188b20:	4a7f      	ldr	r2, [pc, #508]	@ (34188d20 <RCCEx_GetI2CCLKFreq+0x2cc>)
34188b22:	4293      	cmp	r3, r2
34188b24:	f200 812c 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b28:	4a7e      	ldr	r2, [pc, #504]	@ (34188d24 <RCCEx_GetI2CCLKFreq+0x2d0>)
34188b2a:	4293      	cmp	r3, r2
34188b2c:	d05a      	beq.n	34188be4 <RCCEx_GetI2CCLKFreq+0x190>
34188b2e:	4a7d      	ldr	r2, [pc, #500]	@ (34188d24 <RCCEx_GetI2CCLKFreq+0x2d0>)
34188b30:	4293      	cmp	r3, r2
34188b32:	f200 8125 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b36:	4a7c      	ldr	r2, [pc, #496]	@ (34188d28 <RCCEx_GetI2CCLKFreq+0x2d4>)
34188b38:	4293      	cmp	r3, r2
34188b3a:	d053      	beq.n	34188be4 <RCCEx_GetI2CCLKFreq+0x190>
34188b3c:	4a7a      	ldr	r2, [pc, #488]	@ (34188d28 <RCCEx_GetI2CCLKFreq+0x2d4>)
34188b3e:	4293      	cmp	r3, r2
34188b40:	f200 811e 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b44:	4a79      	ldr	r2, [pc, #484]	@ (34188d2c <RCCEx_GetI2CCLKFreq+0x2d8>)
34188b46:	4293      	cmp	r3, r2
34188b48:	d04c      	beq.n	34188be4 <RCCEx_GetI2CCLKFreq+0x190>
34188b4a:	4a78      	ldr	r2, [pc, #480]	@ (34188d2c <RCCEx_GetI2CCLKFreq+0x2d8>)
34188b4c:	4293      	cmp	r3, r2
34188b4e:	f200 8117 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b52:	4a77      	ldr	r2, [pc, #476]	@ (34188d30 <RCCEx_GetI2CCLKFreq+0x2dc>)
34188b54:	4293      	cmp	r3, r2
34188b56:	d045      	beq.n	34188be4 <RCCEx_GetI2CCLKFreq+0x190>
34188b58:	4a75      	ldr	r2, [pc, #468]	@ (34188d30 <RCCEx_GetI2CCLKFreq+0x2dc>)
34188b5a:	4293      	cmp	r3, r2
34188b5c:	f200 8110 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b60:	4a74      	ldr	r2, [pc, #464]	@ (34188d34 <RCCEx_GetI2CCLKFreq+0x2e0>)
34188b62:	4293      	cmp	r3, r2
34188b64:	d039      	beq.n	34188bda <RCCEx_GetI2CCLKFreq+0x186>
34188b66:	4a73      	ldr	r2, [pc, #460]	@ (34188d34 <RCCEx_GetI2CCLKFreq+0x2e0>)
34188b68:	4293      	cmp	r3, r2
34188b6a:	f200 8109 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b6e:	4a72      	ldr	r2, [pc, #456]	@ (34188d38 <RCCEx_GetI2CCLKFreq+0x2e4>)
34188b70:	4293      	cmp	r3, r2
34188b72:	d032      	beq.n	34188bda <RCCEx_GetI2CCLKFreq+0x186>
34188b74:	4a70      	ldr	r2, [pc, #448]	@ (34188d38 <RCCEx_GetI2CCLKFreq+0x2e4>)
34188b76:	4293      	cmp	r3, r2
34188b78:	f200 8102 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b7c:	4a6f      	ldr	r2, [pc, #444]	@ (34188d3c <RCCEx_GetI2CCLKFreq+0x2e8>)
34188b7e:	4293      	cmp	r3, r2
34188b80:	d02b      	beq.n	34188bda <RCCEx_GetI2CCLKFreq+0x186>
34188b82:	4a6e      	ldr	r2, [pc, #440]	@ (34188d3c <RCCEx_GetI2CCLKFreq+0x2e8>)
34188b84:	4293      	cmp	r3, r2
34188b86:	f200 80fb 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b8a:	4a6d      	ldr	r2, [pc, #436]	@ (34188d40 <RCCEx_GetI2CCLKFreq+0x2ec>)
34188b8c:	4293      	cmp	r3, r2
34188b8e:	d024      	beq.n	34188bda <RCCEx_GetI2CCLKFreq+0x186>
34188b90:	4a6b      	ldr	r2, [pc, #428]	@ (34188d40 <RCCEx_GetI2CCLKFreq+0x2ec>)
34188b92:	4293      	cmp	r3, r2
34188b94:	f200 80f4 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188b98:	4a6a      	ldr	r2, [pc, #424]	@ (34188d44 <RCCEx_GetI2CCLKFreq+0x2f0>)
34188b9a:	4293      	cmp	r3, r2
34188b9c:	d011      	beq.n	34188bc2 <RCCEx_GetI2CCLKFreq+0x16e>
34188b9e:	4a69      	ldr	r2, [pc, #420]	@ (34188d44 <RCCEx_GetI2CCLKFreq+0x2f0>)
34188ba0:	4293      	cmp	r3, r2
34188ba2:	f200 80ed 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188ba6:	4a68      	ldr	r2, [pc, #416]	@ (34188d48 <RCCEx_GetI2CCLKFreq+0x2f4>)
34188ba8:	4293      	cmp	r3, r2
34188baa:	d00a      	beq.n	34188bc2 <RCCEx_GetI2CCLKFreq+0x16e>
34188bac:	4a66      	ldr	r2, [pc, #408]	@ (34188d48 <RCCEx_GetI2CCLKFreq+0x2f4>)
34188bae:	4293      	cmp	r3, r2
34188bb0:	f200 80e6 	bhi.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
34188bb4:	4a65      	ldr	r2, [pc, #404]	@ (34188d4c <RCCEx_GetI2CCLKFreq+0x2f8>)
34188bb6:	4293      	cmp	r3, r2
34188bb8:	d003      	beq.n	34188bc2 <RCCEx_GetI2CCLKFreq+0x16e>
34188bba:	4a65      	ldr	r2, [pc, #404]	@ (34188d50 <RCCEx_GetI2CCLKFreq+0x2fc>)
34188bbc:	4293      	cmp	r3, r2
34188bbe:	f040 80df 	bne.w	34188d80 <RCCEx_GetI2CCLKFreq+0x32c>
  {
    case LL_RCC_I2C1_CLKSOURCE_PCLK1:
    case LL_RCC_I2C2_CLKSOURCE_PCLK1:
    case LL_RCC_I2C3_CLKSOURCE_PCLK1:
    case LL_RCC_I2C4_CLKSOURCE_PCLK1:
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34188bc2:	f7f9 ffef 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34188bc6:	4603      	mov	r3, r0
34188bc8:	4618      	mov	r0, r3
34188bca:	f7fe ff8f 	bl	34187aec <RCCEx_GetHCLKFreq>
34188bce:	4603      	mov	r3, r0
34188bd0:	4618      	mov	r0, r3
34188bd2:	f7fe ff9c 	bl	34187b0e <RCCEx_GetPCLK1Freq>
34188bd6:	60f8      	str	r0, [r7, #12]
      break;
34188bd8:	e0db      	b.n	34188d92 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_CLKP:
    case LL_RCC_I2C2_CLKSOURCE_CLKP:
    case LL_RCC_I2C3_CLKSOURCE_CLKP:
    case LL_RCC_I2C4_CLKSOURCE_CLKP:
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188bda:	2007      	movs	r0, #7
34188bdc:	f7ff fa72 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34188be0:	60f8      	str	r0, [r7, #12]
      break;
34188be2:	e0d6      	b.n	34188d92 <RCCEx_GetI2CCLKFreq+0x33e>

    case LL_RCC_I2C1_CLKSOURCE_IC10:
    case LL_RCC_I2C2_CLKSOURCE_IC10:
    case LL_RCC_I2C3_CLKSOURCE_IC10:
    case LL_RCC_I2C4_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
34188be4:	f7fb fc56 	bl	34184494 <LL_RCC_IC10_IsEnabled>
34188be8:	4603      	mov	r3, r0
34188bea:	2b00      	cmp	r3, #0
34188bec:	f000 80ca 	beq.w	34188d84 <RCCEx_GetI2CCLKFreq+0x330>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
34188bf0:	f7fb fc72 	bl	341844d8 <LL_RCC_IC10_GetDivider>
34188bf4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
34188bf6:	f7fb fc61 	bl	341844bc <LL_RCC_IC10_GetSource>
34188bfa:	4603      	mov	r3, r0
34188bfc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188c00:	d029      	beq.n	34188c56 <RCCEx_GetI2CCLKFreq+0x202>
34188c02:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188c06:	d82f      	bhi.n	34188c68 <RCCEx_GetI2CCLKFreq+0x214>
34188c08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188c0c:	d01a      	beq.n	34188c44 <RCCEx_GetI2CCLKFreq+0x1f0>
34188c0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188c12:	d829      	bhi.n	34188c68 <RCCEx_GetI2CCLKFreq+0x214>
34188c14:	2b00      	cmp	r3, #0
34188c16:	d003      	beq.n	34188c20 <RCCEx_GetI2CCLKFreq+0x1cc>
34188c18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188c1c:	d009      	beq.n	34188c32 <RCCEx_GetI2CCLKFreq+0x1de>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188c1e:	e023      	b.n	34188c68 <RCCEx_GetI2CCLKFreq+0x214>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188c20:	f7fe fe4c 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188c24:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188c26:	68fa      	ldr	r2, [r7, #12]
34188c28:	68bb      	ldr	r3, [r7, #8]
34188c2a:	fbb2 f3f3 	udiv	r3, r2, r3
34188c2e:	60fb      	str	r3, [r7, #12]
            break;
34188c30:	e01b      	b.n	34188c6a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188c32:	f7fe fe89 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188c36:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188c38:	68fa      	ldr	r2, [r7, #12]
34188c3a:	68bb      	ldr	r3, [r7, #8]
34188c3c:	fbb2 f3f3 	udiv	r3, r2, r3
34188c40:	60fb      	str	r3, [r7, #12]
            break;
34188c42:	e012      	b.n	34188c6a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188c44:	f7fe fec6 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188c48:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188c4a:	68fa      	ldr	r2, [r7, #12]
34188c4c:	68bb      	ldr	r3, [r7, #8]
34188c4e:	fbb2 f3f3 	udiv	r3, r2, r3
34188c52:	60fb      	str	r3, [r7, #12]
            break;
34188c54:	e009      	b.n	34188c6a <RCCEx_GetI2CCLKFreq+0x216>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188c56:	f7fe ff03 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188c5a:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188c5c:	68fa      	ldr	r2, [r7, #12]
34188c5e:	68bb      	ldr	r3, [r7, #8]
34188c60:	fbb2 f3f3 	udiv	r3, r2, r3
34188c64:	60fb      	str	r3, [r7, #12]
            break;
34188c66:	e000      	b.n	34188c6a <RCCEx_GetI2CCLKFreq+0x216>
            break;
34188c68:	bf00      	nop
        }
      }
      break;
34188c6a:	e08b      	b.n	34188d84 <RCCEx_GetI2CCLKFreq+0x330>

    case LL_RCC_I2C1_CLKSOURCE_IC15:
    case LL_RCC_I2C2_CLKSOURCE_IC15:
    case LL_RCC_I2C3_CLKSOURCE_IC15:
    case LL_RCC_I2C4_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
34188c6c:	f7fb fd12 	bl	34184694 <LL_RCC_IC15_IsEnabled>
34188c70:	4603      	mov	r3, r0
34188c72:	2b00      	cmp	r3, #0
34188c74:	f000 8088 	beq.w	34188d88 <RCCEx_GetI2CCLKFreq+0x334>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
34188c78:	f7fb fd2e 	bl	341846d8 <LL_RCC_IC15_GetDivider>
34188c7c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34188c7e:	f7fb fd1d 	bl	341846bc <LL_RCC_IC15_GetSource>
34188c82:	4603      	mov	r3, r0
34188c84:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188c88:	d029      	beq.n	34188cde <RCCEx_GetI2CCLKFreq+0x28a>
34188c8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188c8e:	d82f      	bhi.n	34188cf0 <RCCEx_GetI2CCLKFreq+0x29c>
34188c90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188c94:	d01a      	beq.n	34188ccc <RCCEx_GetI2CCLKFreq+0x278>
34188c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188c9a:	d829      	bhi.n	34188cf0 <RCCEx_GetI2CCLKFreq+0x29c>
34188c9c:	2b00      	cmp	r3, #0
34188c9e:	d003      	beq.n	34188ca8 <RCCEx_GetI2CCLKFreq+0x254>
34188ca0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188ca4:	d009      	beq.n	34188cba <RCCEx_GetI2CCLKFreq+0x266>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i2c_frequency = i2c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188ca6:	e023      	b.n	34188cf0 <RCCEx_GetI2CCLKFreq+0x29c>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188ca8:	f7fe fe08 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188cac:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188cae:	68fa      	ldr	r2, [r7, #12]
34188cb0:	68bb      	ldr	r3, [r7, #8]
34188cb2:	fbb2 f3f3 	udiv	r3, r2, r3
34188cb6:	60fb      	str	r3, [r7, #12]
            break;
34188cb8:	e01b      	b.n	34188cf2 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188cba:	f7fe fe45 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188cbe:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188cc0:	68fa      	ldr	r2, [r7, #12]
34188cc2:	68bb      	ldr	r3, [r7, #8]
34188cc4:	fbb2 f3f3 	udiv	r3, r2, r3
34188cc8:	60fb      	str	r3, [r7, #12]
            break;
34188cca:	e012      	b.n	34188cf2 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188ccc:	f7fe fe82 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188cd0:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188cd2:	68fa      	ldr	r2, [r7, #12]
34188cd4:	68bb      	ldr	r3, [r7, #8]
34188cd6:	fbb2 f3f3 	udiv	r3, r2, r3
34188cda:	60fb      	str	r3, [r7, #12]
            break;
34188cdc:	e009      	b.n	34188cf2 <RCCEx_GetI2CCLKFreq+0x29e>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188cde:	f7fe febf 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188ce2:	60f8      	str	r0, [r7, #12]
            i2c_frequency = i2c_frequency / ic_divider;
34188ce4:	68fa      	ldr	r2, [r7, #12]
34188ce6:	68bb      	ldr	r3, [r7, #8]
34188ce8:	fbb2 f3f3 	udiv	r3, r2, r3
34188cec:	60fb      	str	r3, [r7, #12]
            break;
34188cee:	e000      	b.n	34188cf2 <RCCEx_GetI2CCLKFreq+0x29e>
            break;
34188cf0:	bf00      	nop
        }
      }
      break;
34188cf2:	e049      	b.n	34188d88 <RCCEx_GetI2CCLKFreq+0x334>
34188cf4:	07050c0c 	.word	0x07050c0c
34188cf8:	0705080c 	.word	0x0705080c
34188cfc:	0705040c 	.word	0x0705040c
34188d00:	0705000c 	.word	0x0705000c
34188d04:	07040c0c 	.word	0x07040c0c
34188d08:	0704080c 	.word	0x0704080c
34188d0c:	0704040c 	.word	0x0704040c
34188d10:	0704000c 	.word	0x0704000c
34188d14:	07030c0c 	.word	0x07030c0c
34188d18:	0703080c 	.word	0x0703080c
34188d1c:	0703040c 	.word	0x0703040c
34188d20:	0703000c 	.word	0x0703000c
34188d24:	07020c0c 	.word	0x07020c0c
34188d28:	0702080c 	.word	0x0702080c
34188d2c:	0702040c 	.word	0x0702040c
34188d30:	0702000c 	.word	0x0702000c
34188d34:	07010c0c 	.word	0x07010c0c
34188d38:	0701080c 	.word	0x0701080c
34188d3c:	0701040c 	.word	0x0701040c
34188d40:	0701000c 	.word	0x0701000c
34188d44:	07000c0c 	.word	0x07000c0c
34188d48:	0700080c 	.word	0x0700080c
34188d4c:	0700000c 	.word	0x0700000c
34188d50:	0700040c 	.word	0x0700040c

    case LL_RCC_I2C1_CLKSOURCE_HSI:
    case LL_RCC_I2C2_CLKSOURCE_HSI:
    case LL_RCC_I2C3_CLKSOURCE_HSI:
    case LL_RCC_I2C4_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34188d54:	f7fa fb3a 	bl	341833cc <LL_RCC_HSI_IsReady>
34188d58:	4603      	mov	r3, r0
34188d5a:	2b00      	cmp	r3, #0
34188d5c:	d016      	beq.n	34188d8c <RCCEx_GetI2CCLKFreq+0x338>
      {
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34188d5e:	f7fa fb47 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34188d62:	4603      	mov	r3, r0
34188d64:	09db      	lsrs	r3, r3, #7
34188d66:	4a0d      	ldr	r2, [pc, #52]	@ (34188d9c <RCCEx_GetI2CCLKFreq+0x348>)
34188d68:	fa22 f303 	lsr.w	r3, r2, r3
34188d6c:	60fb      	str	r3, [r7, #12]
      }
      break;
34188d6e:	e00d      	b.n	34188d8c <RCCEx_GetI2CCLKFreq+0x338>

    case LL_RCC_I2C1_CLKSOURCE_MSI:
    case LL_RCC_I2C2_CLKSOURCE_MSI:
    case LL_RCC_I2C3_CLKSOURCE_MSI:
    case LL_RCC_I2C4_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34188d70:	f7fa fb4c 	bl	3418340c <LL_RCC_MSI_IsReady>
34188d74:	4603      	mov	r3, r0
34188d76:	2b00      	cmp	r3, #0
34188d78:	d00a      	beq.n	34188d90 <RCCEx_GetI2CCLKFreq+0x33c>
      {
        i2c_frequency = MSI_VALUE;
34188d7a:	4b09      	ldr	r3, [pc, #36]	@ (34188da0 <RCCEx_GetI2CCLKFreq+0x34c>)
34188d7c:	60fb      	str	r3, [r7, #12]
      }
      break;
34188d7e:	e007      	b.n	34188d90 <RCCEx_GetI2CCLKFreq+0x33c>

    default:
      /* Unexpected case */
      break;
34188d80:	bf00      	nop
34188d82:	e006      	b.n	34188d92 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34188d84:	bf00      	nop
34188d86:	e004      	b.n	34188d92 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34188d88:	bf00      	nop
34188d8a:	e002      	b.n	34188d92 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34188d8c:	bf00      	nop
34188d8e:	e000      	b.n	34188d92 <RCCEx_GetI2CCLKFreq+0x33e>
      break;
34188d90:	bf00      	nop
  }

  return i2c_frequency;
34188d92:	68fb      	ldr	r3, [r7, #12]
}
34188d94:	4618      	mov	r0, r3
34188d96:	3710      	adds	r7, #16
34188d98:	46bd      	mov	sp, r7
34188d9a:	bd80      	pop	{r7, pc}
34188d9c:	03d09000 	.word	0x03d09000
34188da0:	003d0900 	.word	0x003d0900

34188da4 <RCCEx_GetI3CCLKFreq>:
  *         @arg @ref RCCEx_I3C2_Clock_Source
  * @retval I3C clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetI3CCLKFreq(uint32_t I3CxSource)
{
34188da4:	b580      	push	{r7, lr}
34188da6:	b084      	sub	sp, #16
34188da8:	af00      	add	r7, sp, #0
34188daa:	6078      	str	r0, [r7, #4]
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
34188dac:	2300      	movs	r3, #0
34188dae:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetI3CClockSource(I3CxSource))
34188db0:	6878      	ldr	r0, [r7, #4]
34188db2:	f7fa fe5d 	bl	34183a70 <LL_RCC_GetI3CClockSource>
34188db6:	4603      	mov	r3, r0
34188db8:	4a86      	ldr	r2, [pc, #536]	@ (34188fd4 <RCCEx_GetI3CCLKFreq+0x230>)
34188dba:	4293      	cmp	r3, r2
34188dbc:	f000 80e6 	beq.w	34188f8c <RCCEx_GetI3CCLKFreq+0x1e8>
34188dc0:	4a84      	ldr	r2, [pc, #528]	@ (34188fd4 <RCCEx_GetI3CCLKFreq+0x230>)
34188dc2:	4293      	cmp	r3, r2
34188dc4:	f200 80f8 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188dc8:	4a83      	ldr	r2, [pc, #524]	@ (34188fd8 <RCCEx_GetI3CCLKFreq+0x234>)
34188dca:	4293      	cmp	r3, r2
34188dcc:	f000 80de 	beq.w	34188f8c <RCCEx_GetI3CCLKFreq+0x1e8>
34188dd0:	4a81      	ldr	r2, [pc, #516]	@ (34188fd8 <RCCEx_GetI3CCLKFreq+0x234>)
34188dd2:	4293      	cmp	r3, r2
34188dd4:	f200 80f0 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188dd8:	4a80      	ldr	r2, [pc, #512]	@ (34188fdc <RCCEx_GetI3CCLKFreq+0x238>)
34188dda:	4293      	cmp	r3, r2
34188ddc:	f000 80e4 	beq.w	34188fa8 <RCCEx_GetI3CCLKFreq+0x204>
34188de0:	4a7e      	ldr	r2, [pc, #504]	@ (34188fdc <RCCEx_GetI3CCLKFreq+0x238>)
34188de2:	4293      	cmp	r3, r2
34188de4:	f200 80e8 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188de8:	4a7d      	ldr	r2, [pc, #500]	@ (34188fe0 <RCCEx_GetI3CCLKFreq+0x23c>)
34188dea:	4293      	cmp	r3, r2
34188dec:	f000 80dc 	beq.w	34188fa8 <RCCEx_GetI3CCLKFreq+0x204>
34188df0:	4a7b      	ldr	r2, [pc, #492]	@ (34188fe0 <RCCEx_GetI3CCLKFreq+0x23c>)
34188df2:	4293      	cmp	r3, r2
34188df4:	f200 80e0 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188df8:	4a7a      	ldr	r2, [pc, #488]	@ (34188fe4 <RCCEx_GetI3CCLKFreq+0x240>)
34188dfa:	4293      	cmp	r3, r2
34188dfc:	f000 8083 	beq.w	34188f06 <RCCEx_GetI3CCLKFreq+0x162>
34188e00:	4a78      	ldr	r2, [pc, #480]	@ (34188fe4 <RCCEx_GetI3CCLKFreq+0x240>)
34188e02:	4293      	cmp	r3, r2
34188e04:	f200 80d8 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188e08:	4a77      	ldr	r2, [pc, #476]	@ (34188fe8 <RCCEx_GetI3CCLKFreq+0x244>)
34188e0a:	4293      	cmp	r3, r2
34188e0c:	d07b      	beq.n	34188f06 <RCCEx_GetI3CCLKFreq+0x162>
34188e0e:	4a76      	ldr	r2, [pc, #472]	@ (34188fe8 <RCCEx_GetI3CCLKFreq+0x244>)
34188e10:	4293      	cmp	r3, r2
34188e12:	f200 80d1 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188e16:	4a75      	ldr	r2, [pc, #468]	@ (34188fec <RCCEx_GetI3CCLKFreq+0x248>)
34188e18:	4293      	cmp	r3, r2
34188e1a:	d030      	beq.n	34188e7e <RCCEx_GetI3CCLKFreq+0xda>
34188e1c:	4a73      	ldr	r2, [pc, #460]	@ (34188fec <RCCEx_GetI3CCLKFreq+0x248>)
34188e1e:	4293      	cmp	r3, r2
34188e20:	f200 80ca 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188e24:	4a72      	ldr	r2, [pc, #456]	@ (34188ff0 <RCCEx_GetI3CCLKFreq+0x24c>)
34188e26:	4293      	cmp	r3, r2
34188e28:	d029      	beq.n	34188e7e <RCCEx_GetI3CCLKFreq+0xda>
34188e2a:	4a71      	ldr	r2, [pc, #452]	@ (34188ff0 <RCCEx_GetI3CCLKFreq+0x24c>)
34188e2c:	4293      	cmp	r3, r2
34188e2e:	f200 80c3 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188e32:	4a70      	ldr	r2, [pc, #448]	@ (34188ff4 <RCCEx_GetI3CCLKFreq+0x250>)
34188e34:	4293      	cmp	r3, r2
34188e36:	d01d      	beq.n	34188e74 <RCCEx_GetI3CCLKFreq+0xd0>
34188e38:	4a6e      	ldr	r2, [pc, #440]	@ (34188ff4 <RCCEx_GetI3CCLKFreq+0x250>)
34188e3a:	4293      	cmp	r3, r2
34188e3c:	f200 80bc 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188e40:	4a6d      	ldr	r2, [pc, #436]	@ (34188ff8 <RCCEx_GetI3CCLKFreq+0x254>)
34188e42:	4293      	cmp	r3, r2
34188e44:	d016      	beq.n	34188e74 <RCCEx_GetI3CCLKFreq+0xd0>
34188e46:	4a6c      	ldr	r2, [pc, #432]	@ (34188ff8 <RCCEx_GetI3CCLKFreq+0x254>)
34188e48:	4293      	cmp	r3, r2
34188e4a:	f200 80b5 	bhi.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
34188e4e:	4a6b      	ldr	r2, [pc, #428]	@ (34188ffc <RCCEx_GetI3CCLKFreq+0x258>)
34188e50:	4293      	cmp	r3, r2
34188e52:	d003      	beq.n	34188e5c <RCCEx_GetI3CCLKFreq+0xb8>
34188e54:	4a6a      	ldr	r2, [pc, #424]	@ (34189000 <RCCEx_GetI3CCLKFreq+0x25c>)
34188e56:	4293      	cmp	r3, r2
34188e58:	f040 80ae 	bne.w	34188fb8 <RCCEx_GetI3CCLKFreq+0x214>
  {
    case LL_RCC_I3C1_CLKSOURCE_PCLK1:
    case LL_RCC_I3C2_CLKSOURCE_PCLK1:
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34188e5c:	f7f9 fea2 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34188e60:	4603      	mov	r3, r0
34188e62:	4618      	mov	r0, r3
34188e64:	f7fe fe42 	bl	34187aec <RCCEx_GetHCLKFreq>
34188e68:	4603      	mov	r3, r0
34188e6a:	4618      	mov	r0, r3
34188e6c:	f7fe fe4f 	bl	34187b0e <RCCEx_GetPCLK1Freq>
34188e70:	60f8      	str	r0, [r7, #12]
      break;
34188e72:	e0aa      	b.n	34188fca <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_CLKP:
    case LL_RCC_I3C2_CLKSOURCE_CLKP:
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34188e74:	2007      	movs	r0, #7
34188e76:	f7ff f925 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34188e7a:	60f8      	str	r0, [r7, #12]
      break;
34188e7c:	e0a5      	b.n	34188fca <RCCEx_GetI3CCLKFreq+0x226>

    case LL_RCC_I3C1_CLKSOURCE_IC10:
    case LL_RCC_I3C2_CLKSOURCE_IC10:
      if (LL_RCC_IC10_IsEnabled() != 0U)
34188e7e:	f7fb fb09 	bl	34184494 <LL_RCC_IC10_IsEnabled>
34188e82:	4603      	mov	r3, r0
34188e84:	2b00      	cmp	r3, #0
34188e86:	f000 8099 	beq.w	34188fbc <RCCEx_GetI3CCLKFreq+0x218>
      {
        ic_divider = LL_RCC_IC10_GetDivider();
34188e8a:	f7fb fb25 	bl	341844d8 <LL_RCC_IC10_GetDivider>
34188e8e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC10_GetSource())
34188e90:	f7fb fb14 	bl	341844bc <LL_RCC_IC10_GetSource>
34188e94:	4603      	mov	r3, r0
34188e96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188e9a:	d029      	beq.n	34188ef0 <RCCEx_GetI3CCLKFreq+0x14c>
34188e9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188ea0:	d82f      	bhi.n	34188f02 <RCCEx_GetI3CCLKFreq+0x15e>
34188ea2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188ea6:	d01a      	beq.n	34188ede <RCCEx_GetI3CCLKFreq+0x13a>
34188ea8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188eac:	d829      	bhi.n	34188f02 <RCCEx_GetI3CCLKFreq+0x15e>
34188eae:	2b00      	cmp	r3, #0
34188eb0:	d003      	beq.n	34188eba <RCCEx_GetI3CCLKFreq+0x116>
34188eb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188eb6:	d009      	beq.n	34188ecc <RCCEx_GetI3CCLKFreq+0x128>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188eb8:	e023      	b.n	34188f02 <RCCEx_GetI3CCLKFreq+0x15e>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188eba:	f7fe fcff 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188ebe:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188ec0:	68fa      	ldr	r2, [r7, #12]
34188ec2:	68bb      	ldr	r3, [r7, #8]
34188ec4:	fbb2 f3f3 	udiv	r3, r2, r3
34188ec8:	60fb      	str	r3, [r7, #12]
            break;
34188eca:	e01b      	b.n	34188f04 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188ecc:	f7fe fd3c 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188ed0:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188ed2:	68fa      	ldr	r2, [r7, #12]
34188ed4:	68bb      	ldr	r3, [r7, #8]
34188ed6:	fbb2 f3f3 	udiv	r3, r2, r3
34188eda:	60fb      	str	r3, [r7, #12]
            break;
34188edc:	e012      	b.n	34188f04 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188ede:	f7fe fd79 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188ee2:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188ee4:	68fa      	ldr	r2, [r7, #12]
34188ee6:	68bb      	ldr	r3, [r7, #8]
34188ee8:	fbb2 f3f3 	udiv	r3, r2, r3
34188eec:	60fb      	str	r3, [r7, #12]
            break;
34188eee:	e009      	b.n	34188f04 <RCCEx_GetI3CCLKFreq+0x160>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188ef0:	f7fe fdb6 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188ef4:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188ef6:	68fa      	ldr	r2, [r7, #12]
34188ef8:	68bb      	ldr	r3, [r7, #8]
34188efa:	fbb2 f3f3 	udiv	r3, r2, r3
34188efe:	60fb      	str	r3, [r7, #12]
            break;
34188f00:	e000      	b.n	34188f04 <RCCEx_GetI3CCLKFreq+0x160>
            break;
34188f02:	bf00      	nop
        }
      }
      break;
34188f04:	e05a      	b.n	34188fbc <RCCEx_GetI3CCLKFreq+0x218>

    case LL_RCC_I3C1_CLKSOURCE_IC15:
    case LL_RCC_I3C2_CLKSOURCE_IC15:
      if (LL_RCC_IC15_IsEnabled() != 0U)
34188f06:	f7fb fbc5 	bl	34184694 <LL_RCC_IC15_IsEnabled>
34188f0a:	4603      	mov	r3, r0
34188f0c:	2b00      	cmp	r3, #0
34188f0e:	d057      	beq.n	34188fc0 <RCCEx_GetI3CCLKFreq+0x21c>
      {
        ic_divider = LL_RCC_IC15_GetDivider();
34188f10:	f7fb fbe2 	bl	341846d8 <LL_RCC_IC15_GetDivider>
34188f14:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34188f16:	f7fb fbd1 	bl	341846bc <LL_RCC_IC15_GetSource>
34188f1a:	4603      	mov	r3, r0
34188f1c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188f20:	d029      	beq.n	34188f76 <RCCEx_GetI3CCLKFreq+0x1d2>
34188f22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34188f26:	d82f      	bhi.n	34188f88 <RCCEx_GetI3CCLKFreq+0x1e4>
34188f28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188f2c:	d01a      	beq.n	34188f64 <RCCEx_GetI3CCLKFreq+0x1c0>
34188f2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34188f32:	d829      	bhi.n	34188f88 <RCCEx_GetI3CCLKFreq+0x1e4>
34188f34:	2b00      	cmp	r3, #0
34188f36:	d003      	beq.n	34188f40 <RCCEx_GetI3CCLKFreq+0x19c>
34188f38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34188f3c:	d009      	beq.n	34188f52 <RCCEx_GetI3CCLKFreq+0x1ae>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            i3c_frequency = i3c_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34188f3e:	e023      	b.n	34188f88 <RCCEx_GetI3CCLKFreq+0x1e4>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34188f40:	f7fe fcbc 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34188f44:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188f46:	68fa      	ldr	r2, [r7, #12]
34188f48:	68bb      	ldr	r3, [r7, #8]
34188f4a:	fbb2 f3f3 	udiv	r3, r2, r3
34188f4e:	60fb      	str	r3, [r7, #12]
            break;
34188f50:	e01b      	b.n	34188f8a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34188f52:	f7fe fcf9 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34188f56:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188f58:	68fa      	ldr	r2, [r7, #12]
34188f5a:	68bb      	ldr	r3, [r7, #8]
34188f5c:	fbb2 f3f3 	udiv	r3, r2, r3
34188f60:	60fb      	str	r3, [r7, #12]
            break;
34188f62:	e012      	b.n	34188f8a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34188f64:	f7fe fd36 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34188f68:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188f6a:	68fa      	ldr	r2, [r7, #12]
34188f6c:	68bb      	ldr	r3, [r7, #8]
34188f6e:	fbb2 f3f3 	udiv	r3, r2, r3
34188f72:	60fb      	str	r3, [r7, #12]
            break;
34188f74:	e009      	b.n	34188f8a <RCCEx_GetI3CCLKFreq+0x1e6>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34188f76:	f7fe fd73 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34188f7a:	60f8      	str	r0, [r7, #12]
            i3c_frequency = i3c_frequency / ic_divider;
34188f7c:	68fa      	ldr	r2, [r7, #12]
34188f7e:	68bb      	ldr	r3, [r7, #8]
34188f80:	fbb2 f3f3 	udiv	r3, r2, r3
34188f84:	60fb      	str	r3, [r7, #12]
            break;
34188f86:	e000      	b.n	34188f8a <RCCEx_GetI3CCLKFreq+0x1e6>
            break;
34188f88:	bf00      	nop
        }
      }
      break;
34188f8a:	e019      	b.n	34188fc0 <RCCEx_GetI3CCLKFreq+0x21c>

    case LL_RCC_I3C1_CLKSOURCE_HSI:
    case LL_RCC_I3C2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34188f8c:	f7fa fa1e 	bl	341833cc <LL_RCC_HSI_IsReady>
34188f90:	4603      	mov	r3, r0
34188f92:	2b00      	cmp	r3, #0
34188f94:	d016      	beq.n	34188fc4 <RCCEx_GetI3CCLKFreq+0x220>
      {
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34188f96:	f7fa fa2b 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34188f9a:	4603      	mov	r3, r0
34188f9c:	09db      	lsrs	r3, r3, #7
34188f9e:	4a19      	ldr	r2, [pc, #100]	@ (34189004 <RCCEx_GetI3CCLKFreq+0x260>)
34188fa0:	fa22 f303 	lsr.w	r3, r2, r3
34188fa4:	60fb      	str	r3, [r7, #12]
      }
      break;
34188fa6:	e00d      	b.n	34188fc4 <RCCEx_GetI3CCLKFreq+0x220>

    case LL_RCC_I3C1_CLKSOURCE_MSI:
    case LL_RCC_I3C2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34188fa8:	f7fa fa30 	bl	3418340c <LL_RCC_MSI_IsReady>
34188fac:	4603      	mov	r3, r0
34188fae:	2b00      	cmp	r3, #0
34188fb0:	d00a      	beq.n	34188fc8 <RCCEx_GetI3CCLKFreq+0x224>
      {
        i3c_frequency = MSI_VALUE;
34188fb2:	4b15      	ldr	r3, [pc, #84]	@ (34189008 <RCCEx_GetI3CCLKFreq+0x264>)
34188fb4:	60fb      	str	r3, [r7, #12]
      }
      break;
34188fb6:	e007      	b.n	34188fc8 <RCCEx_GetI3CCLKFreq+0x224>

    default:
      /* Unexpected case */
      break;
34188fb8:	bf00      	nop
34188fba:	e006      	b.n	34188fca <RCCEx_GetI3CCLKFreq+0x226>
      break;
34188fbc:	bf00      	nop
34188fbe:	e004      	b.n	34188fca <RCCEx_GetI3CCLKFreq+0x226>
      break;
34188fc0:	bf00      	nop
34188fc2:	e002      	b.n	34188fca <RCCEx_GetI3CCLKFreq+0x226>
      break;
34188fc4:	bf00      	nop
34188fc6:	e000      	b.n	34188fca <RCCEx_GetI3CCLKFreq+0x226>
      break;
34188fc8:	bf00      	nop
  }

  return i3c_frequency;
34188fca:	68fb      	ldr	r3, [r7, #12]
}
34188fcc:	4618      	mov	r0, r3
34188fce:	3710      	adds	r7, #16
34188fd0:	46bd      	mov	sp, r7
34188fd2:	bd80      	pop	{r7, pc}
34188fd4:	0705140c 	.word	0x0705140c
34188fd8:	0705100c 	.word	0x0705100c
34188fdc:	0704140c 	.word	0x0704140c
34188fe0:	0704100c 	.word	0x0704100c
34188fe4:	0703140c 	.word	0x0703140c
34188fe8:	0703100c 	.word	0x0703100c
34188fec:	0702140c 	.word	0x0702140c
34188ff0:	0702100c 	.word	0x0702100c
34188ff4:	0701140c 	.word	0x0701140c
34188ff8:	0701100c 	.word	0x0701100c
34188ffc:	0700100c 	.word	0x0700100c
34189000:	0700140c 	.word	0x0700140c
34189004:	03d09000 	.word	0x03d09000
34189008:	003d0900 	.word	0x003d0900

3418900c <RCCEx_GetLPTIMCLKFreq>:
  *         @arg @ref RCCEx_LPTIM5_Clock_Source
  * @retval LPTIM clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPTIMCLKFreq(uint32_t LPTIMxSource)
{
3418900c:	b590      	push	{r4, r7, lr}
3418900e:	b085      	sub	sp, #20
34189010:	af00      	add	r7, sp, #0
34189012:	6078      	str	r0, [r7, #4]
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
34189014:	2300      	movs	r3, #0
34189016:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
34189018:	6878      	ldr	r0, [r7, #4]
3418901a:	f7fa fd35 	bl	34183a88 <LL_RCC_GetLPTIMClockSource>
3418901e:	4603      	mov	r3, r0
34189020:	4aa1      	ldr	r2, [pc, #644]	@ (341892a8 <RCCEx_GetLPTIMCLKFreq+0x29c>)
34189022:	4293      	cmp	r3, r2
34189024:	f000 8185 	beq.w	34189332 <RCCEx_GetLPTIMCLKFreq+0x326>
34189028:	4a9f      	ldr	r2, [pc, #636]	@ (341892a8 <RCCEx_GetLPTIMCLKFreq+0x29c>)
3418902a:	4293      	cmp	r3, r2
3418902c:	f200 818b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189030:	4a9e      	ldr	r2, [pc, #632]	@ (341892ac <RCCEx_GetLPTIMCLKFreq+0x2a0>)
34189032:	4293      	cmp	r3, r2
34189034:	f000 817d 	beq.w	34189332 <RCCEx_GetLPTIMCLKFreq+0x326>
34189038:	4a9c      	ldr	r2, [pc, #624]	@ (341892ac <RCCEx_GetLPTIMCLKFreq+0x2a0>)
3418903a:	4293      	cmp	r3, r2
3418903c:	f200 8183 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189040:	4a9b      	ldr	r2, [pc, #620]	@ (341892b0 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
34189042:	4293      	cmp	r3, r2
34189044:	f000 8175 	beq.w	34189332 <RCCEx_GetLPTIMCLKFreq+0x326>
34189048:	4a99      	ldr	r2, [pc, #612]	@ (341892b0 <RCCEx_GetLPTIMCLKFreq+0x2a4>)
3418904a:	4293      	cmp	r3, r2
3418904c:	f200 817b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189050:	4a98      	ldr	r2, [pc, #608]	@ (341892b4 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
34189052:	4293      	cmp	r3, r2
34189054:	f000 816d 	beq.w	34189332 <RCCEx_GetLPTIMCLKFreq+0x326>
34189058:	4a96      	ldr	r2, [pc, #600]	@ (341892b4 <RCCEx_GetLPTIMCLKFreq+0x2a8>)
3418905a:	4293      	cmp	r3, r2
3418905c:	f200 8173 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189060:	4a95      	ldr	r2, [pc, #596]	@ (341892b8 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
34189062:	4293      	cmp	r3, r2
34189064:	f000 8165 	beq.w	34189332 <RCCEx_GetLPTIMCLKFreq+0x326>
34189068:	4a93      	ldr	r2, [pc, #588]	@ (341892b8 <RCCEx_GetLPTIMCLKFreq+0x2ac>)
3418906a:	4293      	cmp	r3, r2
3418906c:	f200 816b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189070:	4a92      	ldr	r2, [pc, #584]	@ (341892bc <RCCEx_GetLPTIMCLKFreq+0x2b0>)
34189072:	4293      	cmp	r3, r2
34189074:	f000 8154 	beq.w	34189320 <RCCEx_GetLPTIMCLKFreq+0x314>
34189078:	4a90      	ldr	r2, [pc, #576]	@ (341892bc <RCCEx_GetLPTIMCLKFreq+0x2b0>)
3418907a:	4293      	cmp	r3, r2
3418907c:	f200 8163 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189080:	4a8f      	ldr	r2, [pc, #572]	@ (341892c0 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
34189082:	4293      	cmp	r3, r2
34189084:	f000 814c 	beq.w	34189320 <RCCEx_GetLPTIMCLKFreq+0x314>
34189088:	4a8d      	ldr	r2, [pc, #564]	@ (341892c0 <RCCEx_GetLPTIMCLKFreq+0x2b4>)
3418908a:	4293      	cmp	r3, r2
3418908c:	f200 815b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189090:	4a8c      	ldr	r2, [pc, #560]	@ (341892c4 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
34189092:	4293      	cmp	r3, r2
34189094:	f000 8144 	beq.w	34189320 <RCCEx_GetLPTIMCLKFreq+0x314>
34189098:	4a8a      	ldr	r2, [pc, #552]	@ (341892c4 <RCCEx_GetLPTIMCLKFreq+0x2b8>)
3418909a:	4293      	cmp	r3, r2
3418909c:	f200 8153 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341890a0:	4a89      	ldr	r2, [pc, #548]	@ (341892c8 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
341890a2:	4293      	cmp	r3, r2
341890a4:	f000 813c 	beq.w	34189320 <RCCEx_GetLPTIMCLKFreq+0x314>
341890a8:	4a87      	ldr	r2, [pc, #540]	@ (341892c8 <RCCEx_GetLPTIMCLKFreq+0x2bc>)
341890aa:	4293      	cmp	r3, r2
341890ac:	f200 814b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341890b0:	4a86      	ldr	r2, [pc, #536]	@ (341892cc <RCCEx_GetLPTIMCLKFreq+0x2c0>)
341890b2:	4293      	cmp	r3, r2
341890b4:	f000 8134 	beq.w	34189320 <RCCEx_GetLPTIMCLKFreq+0x314>
341890b8:	4a84      	ldr	r2, [pc, #528]	@ (341892cc <RCCEx_GetLPTIMCLKFreq+0x2c0>)
341890ba:	4293      	cmp	r3, r2
341890bc:	f200 8143 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341890c0:	4a83      	ldr	r2, [pc, #524]	@ (341892d0 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
341890c2:	4293      	cmp	r3, r2
341890c4:	f000 80e7 	beq.w	34189296 <RCCEx_GetLPTIMCLKFreq+0x28a>
341890c8:	4a81      	ldr	r2, [pc, #516]	@ (341892d0 <RCCEx_GetLPTIMCLKFreq+0x2c4>)
341890ca:	4293      	cmp	r3, r2
341890cc:	f200 813b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341890d0:	4a80      	ldr	r2, [pc, #512]	@ (341892d4 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
341890d2:	4293      	cmp	r3, r2
341890d4:	f000 80df 	beq.w	34189296 <RCCEx_GetLPTIMCLKFreq+0x28a>
341890d8:	4a7e      	ldr	r2, [pc, #504]	@ (341892d4 <RCCEx_GetLPTIMCLKFreq+0x2c8>)
341890da:	4293      	cmp	r3, r2
341890dc:	f200 8133 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341890e0:	4a7d      	ldr	r2, [pc, #500]	@ (341892d8 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
341890e2:	4293      	cmp	r3, r2
341890e4:	f000 80d7 	beq.w	34189296 <RCCEx_GetLPTIMCLKFreq+0x28a>
341890e8:	4a7b      	ldr	r2, [pc, #492]	@ (341892d8 <RCCEx_GetLPTIMCLKFreq+0x2cc>)
341890ea:	4293      	cmp	r3, r2
341890ec:	f200 812b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341890f0:	4a7a      	ldr	r2, [pc, #488]	@ (341892dc <RCCEx_GetLPTIMCLKFreq+0x2d0>)
341890f2:	4293      	cmp	r3, r2
341890f4:	f000 80cf 	beq.w	34189296 <RCCEx_GetLPTIMCLKFreq+0x28a>
341890f8:	4a78      	ldr	r2, [pc, #480]	@ (341892dc <RCCEx_GetLPTIMCLKFreq+0x2d0>)
341890fa:	4293      	cmp	r3, r2
341890fc:	f200 8123 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189100:	4a77      	ldr	r2, [pc, #476]	@ (341892e0 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
34189102:	4293      	cmp	r3, r2
34189104:	f000 80c7 	beq.w	34189296 <RCCEx_GetLPTIMCLKFreq+0x28a>
34189108:	4a75      	ldr	r2, [pc, #468]	@ (341892e0 <RCCEx_GetLPTIMCLKFreq+0x2d4>)
3418910a:	4293      	cmp	r3, r2
3418910c:	f200 811b 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189110:	4a74      	ldr	r2, [pc, #464]	@ (341892e4 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
34189112:	4293      	cmp	r3, r2
34189114:	d07b      	beq.n	3418920e <RCCEx_GetLPTIMCLKFreq+0x202>
34189116:	4a73      	ldr	r2, [pc, #460]	@ (341892e4 <RCCEx_GetLPTIMCLKFreq+0x2d8>)
34189118:	4293      	cmp	r3, r2
3418911a:	f200 8114 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418911e:	4a72      	ldr	r2, [pc, #456]	@ (341892e8 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
34189120:	4293      	cmp	r3, r2
34189122:	d074      	beq.n	3418920e <RCCEx_GetLPTIMCLKFreq+0x202>
34189124:	4a70      	ldr	r2, [pc, #448]	@ (341892e8 <RCCEx_GetLPTIMCLKFreq+0x2dc>)
34189126:	4293      	cmp	r3, r2
34189128:	f200 810d 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418912c:	4a6f      	ldr	r2, [pc, #444]	@ (341892ec <RCCEx_GetLPTIMCLKFreq+0x2e0>)
3418912e:	4293      	cmp	r3, r2
34189130:	d06d      	beq.n	3418920e <RCCEx_GetLPTIMCLKFreq+0x202>
34189132:	4a6e      	ldr	r2, [pc, #440]	@ (341892ec <RCCEx_GetLPTIMCLKFreq+0x2e0>)
34189134:	4293      	cmp	r3, r2
34189136:	f200 8106 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418913a:	4a6d      	ldr	r2, [pc, #436]	@ (341892f0 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
3418913c:	4293      	cmp	r3, r2
3418913e:	d066      	beq.n	3418920e <RCCEx_GetLPTIMCLKFreq+0x202>
34189140:	4a6b      	ldr	r2, [pc, #428]	@ (341892f0 <RCCEx_GetLPTIMCLKFreq+0x2e4>)
34189142:	4293      	cmp	r3, r2
34189144:	f200 80ff 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189148:	4a6a      	ldr	r2, [pc, #424]	@ (341892f4 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
3418914a:	4293      	cmp	r3, r2
3418914c:	d05f      	beq.n	3418920e <RCCEx_GetLPTIMCLKFreq+0x202>
3418914e:	4a69      	ldr	r2, [pc, #420]	@ (341892f4 <RCCEx_GetLPTIMCLKFreq+0x2e8>)
34189150:	4293      	cmp	r3, r2
34189152:	f200 80f8 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189156:	4a68      	ldr	r2, [pc, #416]	@ (341892f8 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
34189158:	4293      	cmp	r3, r2
3418915a:	d053      	beq.n	34189204 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418915c:	4a66      	ldr	r2, [pc, #408]	@ (341892f8 <RCCEx_GetLPTIMCLKFreq+0x2ec>)
3418915e:	4293      	cmp	r3, r2
34189160:	f200 80f1 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189164:	4a65      	ldr	r2, [pc, #404]	@ (341892fc <RCCEx_GetLPTIMCLKFreq+0x2f0>)
34189166:	4293      	cmp	r3, r2
34189168:	d04c      	beq.n	34189204 <RCCEx_GetLPTIMCLKFreq+0x1f8>
3418916a:	4a64      	ldr	r2, [pc, #400]	@ (341892fc <RCCEx_GetLPTIMCLKFreq+0x2f0>)
3418916c:	4293      	cmp	r3, r2
3418916e:	f200 80ea 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189172:	4a63      	ldr	r2, [pc, #396]	@ (34189300 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
34189174:	4293      	cmp	r3, r2
34189176:	d045      	beq.n	34189204 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34189178:	4a61      	ldr	r2, [pc, #388]	@ (34189300 <RCCEx_GetLPTIMCLKFreq+0x2f4>)
3418917a:	4293      	cmp	r3, r2
3418917c:	f200 80e3 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
34189180:	4a60      	ldr	r2, [pc, #384]	@ (34189304 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
34189182:	4293      	cmp	r3, r2
34189184:	d03e      	beq.n	34189204 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34189186:	4a5f      	ldr	r2, [pc, #380]	@ (34189304 <RCCEx_GetLPTIMCLKFreq+0x2f8>)
34189188:	4293      	cmp	r3, r2
3418918a:	f200 80dc 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418918e:	4a5e      	ldr	r2, [pc, #376]	@ (34189308 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
34189190:	4293      	cmp	r3, r2
34189192:	d037      	beq.n	34189204 <RCCEx_GetLPTIMCLKFreq+0x1f8>
34189194:	4a5c      	ldr	r2, [pc, #368]	@ (34189308 <RCCEx_GetLPTIMCLKFreq+0x2fc>)
34189196:	4293      	cmp	r3, r2
34189198:	f200 80d5 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
3418919c:	4a5b      	ldr	r2, [pc, #364]	@ (3418930c <RCCEx_GetLPTIMCLKFreq+0x300>)
3418919e:	4293      	cmp	r3, r2
341891a0:	d024      	beq.n	341891ec <RCCEx_GetLPTIMCLKFreq+0x1e0>
341891a2:	4a5a      	ldr	r2, [pc, #360]	@ (3418930c <RCCEx_GetLPTIMCLKFreq+0x300>)
341891a4:	4293      	cmp	r3, r2
341891a6:	f200 80ce 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341891aa:	4a59      	ldr	r2, [pc, #356]	@ (34189310 <RCCEx_GetLPTIMCLKFreq+0x304>)
341891ac:	4293      	cmp	r3, r2
341891ae:	d01d      	beq.n	341891ec <RCCEx_GetLPTIMCLKFreq+0x1e0>
341891b0:	4a57      	ldr	r2, [pc, #348]	@ (34189310 <RCCEx_GetLPTIMCLKFreq+0x304>)
341891b2:	4293      	cmp	r3, r2
341891b4:	f200 80c7 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341891b8:	4a56      	ldr	r2, [pc, #344]	@ (34189314 <RCCEx_GetLPTIMCLKFreq+0x308>)
341891ba:	4293      	cmp	r3, r2
341891bc:	d016      	beq.n	341891ec <RCCEx_GetLPTIMCLKFreq+0x1e0>
341891be:	4a55      	ldr	r2, [pc, #340]	@ (34189314 <RCCEx_GetLPTIMCLKFreq+0x308>)
341891c0:	4293      	cmp	r3, r2
341891c2:	f200 80c0 	bhi.w	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
341891c6:	4a54      	ldr	r2, [pc, #336]	@ (34189318 <RCCEx_GetLPTIMCLKFreq+0x30c>)
341891c8:	4293      	cmp	r3, r2
341891ca:	d003      	beq.n	341891d4 <RCCEx_GetLPTIMCLKFreq+0x1c8>
341891cc:	4a53      	ldr	r2, [pc, #332]	@ (3418931c <RCCEx_GetLPTIMCLKFreq+0x310>)
341891ce:	4293      	cmp	r3, r2
341891d0:	d00c      	beq.n	341891ec <RCCEx_GetLPTIMCLKFreq+0x1e0>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
341891d2:	e0b8      	b.n	34189346 <RCCEx_GetLPTIMCLKFreq+0x33a>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341891d4:	f7f9 fce6 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
341891d8:	4603      	mov	r3, r0
341891da:	4618      	mov	r0, r3
341891dc:	f7fe fc86 	bl	34187aec <RCCEx_GetHCLKFreq>
341891e0:	4603      	mov	r3, r0
341891e2:	4618      	mov	r0, r3
341891e4:	f7fe fc93 	bl	34187b0e <RCCEx_GetPCLK1Freq>
341891e8:	60f8      	str	r0, [r7, #12]
      break;
341891ea:	e0b3      	b.n	34189354 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341891ec:	f7f9 fcda 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
341891f0:	4603      	mov	r3, r0
341891f2:	4618      	mov	r0, r3
341891f4:	f7fe fc7a 	bl	34187aec <RCCEx_GetHCLKFreq>
341891f8:	4603      	mov	r3, r0
341891fa:	4618      	mov	r0, r3
341891fc:	f7fe fca8 	bl	34187b50 <RCCEx_GetPCLK4Freq>
34189200:	60f8      	str	r0, [r7, #12]
      break;
34189202:	e0a7      	b.n	34189354 <RCCEx_GetLPTIMCLKFreq+0x348>
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189204:	2007      	movs	r0, #7
34189206:	f7fe ff5d 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418920a:	60f8      	str	r0, [r7, #12]
      break;
3418920c:	e0a2      	b.n	34189354 <RCCEx_GetLPTIMCLKFreq+0x348>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418920e:	f7fb fa41 	bl	34184694 <LL_RCC_IC15_IsEnabled>
34189212:	4603      	mov	r3, r0
34189214:	2b00      	cmp	r3, #0
34189216:	f000 8098 	beq.w	3418934a <RCCEx_GetLPTIMCLKFreq+0x33e>
        ic_divider = LL_RCC_IC15_GetDivider();
3418921a:	f7fb fa5d 	bl	341846d8 <LL_RCC_IC15_GetDivider>
3418921e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
34189220:	f7fb fa4c 	bl	341846bc <LL_RCC_IC15_GetSource>
34189224:	4603      	mov	r3, r0
34189226:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418922a:	d029      	beq.n	34189280 <RCCEx_GetLPTIMCLKFreq+0x274>
3418922c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189230:	d82f      	bhi.n	34189292 <RCCEx_GetLPTIMCLKFreq+0x286>
34189232:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189236:	d01a      	beq.n	3418926e <RCCEx_GetLPTIMCLKFreq+0x262>
34189238:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418923c:	d829      	bhi.n	34189292 <RCCEx_GetLPTIMCLKFreq+0x286>
3418923e:	2b00      	cmp	r3, #0
34189240:	d003      	beq.n	3418924a <RCCEx_GetLPTIMCLKFreq+0x23e>
34189242:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189246:	d009      	beq.n	3418925c <RCCEx_GetLPTIMCLKFreq+0x250>
            break;
34189248:	e023      	b.n	34189292 <RCCEx_GetLPTIMCLKFreq+0x286>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418924a:	f7fe fb37 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418924e:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189250:	68fa      	ldr	r2, [r7, #12]
34189252:	68bb      	ldr	r3, [r7, #8]
34189254:	fbb2 f3f3 	udiv	r3, r2, r3
34189258:	60fb      	str	r3, [r7, #12]
            break;
3418925a:	e01b      	b.n	34189294 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418925c:	f7fe fb74 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189260:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189262:	68fa      	ldr	r2, [r7, #12]
34189264:	68bb      	ldr	r3, [r7, #8]
34189266:	fbb2 f3f3 	udiv	r3, r2, r3
3418926a:	60fb      	str	r3, [r7, #12]
            break;
3418926c:	e012      	b.n	34189294 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418926e:	f7fe fbb1 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189272:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189274:	68fa      	ldr	r2, [r7, #12]
34189276:	68bb      	ldr	r3, [r7, #8]
34189278:	fbb2 f3f3 	udiv	r3, r2, r3
3418927c:	60fb      	str	r3, [r7, #12]
            break;
3418927e:	e009      	b.n	34189294 <RCCEx_GetLPTIMCLKFreq+0x288>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189280:	f7fe fbee 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189284:	60f8      	str	r0, [r7, #12]
            lptim_frequency = lptim_frequency / ic_divider;
34189286:	68fa      	ldr	r2, [r7, #12]
34189288:	68bb      	ldr	r3, [r7, #8]
3418928a:	fbb2 f3f3 	udiv	r3, r2, r3
3418928e:	60fb      	str	r3, [r7, #12]
            break;
34189290:	e000      	b.n	34189294 <RCCEx_GetLPTIMCLKFreq+0x288>
            break;
34189292:	bf00      	nop
      break;
34189294:	e059      	b.n	3418934a <RCCEx_GetLPTIMCLKFreq+0x33e>
      if (LL_RCC_LSE_IsReady() != 0U)
34189296:	f7fa f8d9 	bl	3418344c <LL_RCC_LSE_IsReady>
3418929a:	4603      	mov	r3, r0
3418929c:	2b00      	cmp	r3, #0
3418929e:	d056      	beq.n	3418934e <RCCEx_GetLPTIMCLKFreq+0x342>
        lptim_frequency = LSE_VALUE;
341892a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
341892a4:	60fb      	str	r3, [r7, #12]
      break;
341892a6:	e052      	b.n	3418934e <RCCEx_GetLPTIMCLKFreq+0x342>
341892a8:	0705182c 	.word	0x0705182c
341892ac:	0705142c 	.word	0x0705142c
341892b0:	0705102c 	.word	0x0705102c
341892b4:	07050c2c 	.word	0x07050c2c
341892b8:	0705082c 	.word	0x0705082c
341892bc:	0704182c 	.word	0x0704182c
341892c0:	0704142c 	.word	0x0704142c
341892c4:	0704102c 	.word	0x0704102c
341892c8:	07040c2c 	.word	0x07040c2c
341892cc:	0704082c 	.word	0x0704082c
341892d0:	0703182c 	.word	0x0703182c
341892d4:	0703142c 	.word	0x0703142c
341892d8:	0703102c 	.word	0x0703102c
341892dc:	07030c2c 	.word	0x07030c2c
341892e0:	0703082c 	.word	0x0703082c
341892e4:	0702182c 	.word	0x0702182c
341892e8:	0702142c 	.word	0x0702142c
341892ec:	0702102c 	.word	0x0702102c
341892f0:	07020c2c 	.word	0x07020c2c
341892f4:	0702082c 	.word	0x0702082c
341892f8:	0701182c 	.word	0x0701182c
341892fc:	0701142c 	.word	0x0701142c
34189300:	0701102c 	.word	0x0701102c
34189304:	07010c2c 	.word	0x07010c2c
34189308:	0701082c 	.word	0x0701082c
3418930c:	0700182c 	.word	0x0700182c
34189310:	0700142c 	.word	0x0700142c
34189314:	0700102c 	.word	0x0700102c
34189318:	0700082c 	.word	0x0700082c
3418931c:	07000c2c 	.word	0x07000c2c
      if (LL_RCC_LSI_IsReady() != 0U)
34189320:	f7fa f8a6 	bl	34183470 <LL_RCC_LSI_IsReady>
34189324:	4603      	mov	r3, r0
34189326:	2b00      	cmp	r3, #0
34189328:	d013      	beq.n	34189352 <RCCEx_GetLPTIMCLKFreq+0x346>
        lptim_frequency = LSI_VALUE;
3418932a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
3418932e:	60fb      	str	r3, [r7, #12]
      break;
34189330:	e00f      	b.n	34189352 <RCCEx_GetLPTIMCLKFreq+0x346>
      lptim_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
34189332:	f7f9 fc37 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34189336:	4604      	mov	r4, r0
34189338:	f7fa fcb0 	bl	34183c9c <LL_RCC_GetTIMPrescaler>
3418933c:	4603      	mov	r3, r0
3418933e:	fa24 f303 	lsr.w	r3, r4, r3
34189342:	60fb      	str	r3, [r7, #12]
      break;
34189344:	e006      	b.n	34189354 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
34189346:	bf00      	nop
34189348:	e004      	b.n	34189354 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418934a:	bf00      	nop
3418934c:	e002      	b.n	34189354 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
3418934e:	bf00      	nop
34189350:	e000      	b.n	34189354 <RCCEx_GetLPTIMCLKFreq+0x348>
      break;
34189352:	bf00      	nop
  }

  return lptim_frequency;
34189354:	68fb      	ldr	r3, [r7, #12]
}
34189356:	4618      	mov	r0, r3
34189358:	3714      	adds	r7, #20
3418935a:	46bd      	mov	sp, r7
3418935c:	bd90      	pop	{r4, r7, pc}
3418935e:	bf00      	nop

34189360 <RCCEx_GetLPUARTCLKFreq>:
  *         @arg @ref RCCEx_LPUART1_Clock_Source
  * @retval LPUART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLPUARTCLKFreq(uint32_t LPUARTxSource)
{
34189360:	b580      	push	{r7, lr}
34189362:	b084      	sub	sp, #16
34189364:	af00      	add	r7, sp, #0
34189366:	6078      	str	r0, [r7, #4]
  uint32_t lpuart_frequency = RCC_PERIPH_FREQUENCY_NO;
34189368:	2300      	movs	r3, #0
3418936a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3418936c:	6878      	ldr	r0, [r7, #4]
3418936e:	f7fa fb97 	bl	34183aa0 <LL_RCC_GetLPUARTClockSource>
34189372:	4603      	mov	r3, r0
34189374:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34189378:	f000 80c0 	beq.w	341894fc <RCCEx_GetLPUARTCLKFreq+0x19c>
3418937c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
34189380:	f200 80db 	bhi.w	3418953a <RCCEx_GetLPUARTCLKFreq+0x1da>
34189384:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
34189388:	f000 80c6 	beq.w	34189518 <RCCEx_GetLPUARTCLKFreq+0x1b8>
3418938c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
34189390:	f200 80d3 	bhi.w	3418953a <RCCEx_GetLPUARTCLKFreq+0x1da>
34189394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
34189398:	f000 80c6 	beq.w	34189528 <RCCEx_GetLPUARTCLKFreq+0x1c8>
3418939c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
341893a0:	f200 80cb 	bhi.w	3418953a <RCCEx_GetLPUARTCLKFreq+0x1da>
341893a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341893a8:	d065      	beq.n	34189476 <RCCEx_GetLPUARTCLKFreq+0x116>
341893aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341893ae:	f200 80c4 	bhi.w	3418953a <RCCEx_GetLPUARTCLKFreq+0x1da>
341893b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341893b6:	d01a      	beq.n	341893ee <RCCEx_GetLPUARTCLKFreq+0x8e>
341893b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341893bc:	f200 80bd 	bhi.w	3418953a <RCCEx_GetLPUARTCLKFreq+0x1da>
341893c0:	2b00      	cmp	r3, #0
341893c2:	d003      	beq.n	341893cc <RCCEx_GetLPUARTCLKFreq+0x6c>
341893c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341893c8:	d00c      	beq.n	341893e4 <RCCEx_GetLPUARTCLKFreq+0x84>
      }
      break;

    default:
      /* Unexpected case */
      break;
341893ca:	e0b6      	b.n	3418953a <RCCEx_GetLPUARTCLKFreq+0x1da>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
341893cc:	f7f9 fbea 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
341893d0:	4603      	mov	r3, r0
341893d2:	4618      	mov	r0, r3
341893d4:	f7fe fb8a 	bl	34187aec <RCCEx_GetHCLKFreq>
341893d8:	4603      	mov	r3, r0
341893da:	4618      	mov	r0, r3
341893dc:	f7fe fbb8 	bl	34187b50 <RCCEx_GetPCLK4Freq>
341893e0:	60f8      	str	r0, [r7, #12]
      break;
341893e2:	e0b5      	b.n	34189550 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      lpuart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
341893e4:	2007      	movs	r0, #7
341893e6:	f7fe fe6d 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
341893ea:	60f8      	str	r0, [r7, #12]
      break;
341893ec:	e0b0      	b.n	34189550 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
341893ee:	f7fb f811 	bl	34184414 <LL_RCC_IC9_IsEnabled>
341893f2:	4603      	mov	r3, r0
341893f4:	2b00      	cmp	r3, #0
341893f6:	f000 80a2 	beq.w	3418953e <RCCEx_GetLPUARTCLKFreq+0x1de>
        ic_divider = LL_RCC_IC9_GetDivider();
341893fa:	f7fb f82d 	bl	34184458 <LL_RCC_IC9_GetDivider>
341893fe:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
34189400:	f7fb f81c 	bl	3418443c <LL_RCC_IC9_GetSource>
34189404:	4603      	mov	r3, r0
34189406:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418940a:	d029      	beq.n	34189460 <RCCEx_GetLPUARTCLKFreq+0x100>
3418940c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189410:	d82f      	bhi.n	34189472 <RCCEx_GetLPUARTCLKFreq+0x112>
34189412:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189416:	d01a      	beq.n	3418944e <RCCEx_GetLPUARTCLKFreq+0xee>
34189418:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418941c:	d829      	bhi.n	34189472 <RCCEx_GetLPUARTCLKFreq+0x112>
3418941e:	2b00      	cmp	r3, #0
34189420:	d003      	beq.n	3418942a <RCCEx_GetLPUARTCLKFreq+0xca>
34189422:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189426:	d009      	beq.n	3418943c <RCCEx_GetLPUARTCLKFreq+0xdc>
            break;
34189428:	e023      	b.n	34189472 <RCCEx_GetLPUARTCLKFreq+0x112>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418942a:	f7fe fa47 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418942e:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189430:	68fa      	ldr	r2, [r7, #12]
34189432:	68bb      	ldr	r3, [r7, #8]
34189434:	fbb2 f3f3 	udiv	r3, r2, r3
34189438:	60fb      	str	r3, [r7, #12]
            break;
3418943a:	e01b      	b.n	34189474 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418943c:	f7fe fa84 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189440:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189442:	68fa      	ldr	r2, [r7, #12]
34189444:	68bb      	ldr	r3, [r7, #8]
34189446:	fbb2 f3f3 	udiv	r3, r2, r3
3418944a:	60fb      	str	r3, [r7, #12]
            break;
3418944c:	e012      	b.n	34189474 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418944e:	f7fe fac1 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189452:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189454:	68fa      	ldr	r2, [r7, #12]
34189456:	68bb      	ldr	r3, [r7, #8]
34189458:	fbb2 f3f3 	udiv	r3, r2, r3
3418945c:	60fb      	str	r3, [r7, #12]
            break;
3418945e:	e009      	b.n	34189474 <RCCEx_GetLPUARTCLKFreq+0x114>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189460:	f7fe fafe 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189464:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
34189466:	68fa      	ldr	r2, [r7, #12]
34189468:	68bb      	ldr	r3, [r7, #8]
3418946a:	fbb2 f3f3 	udiv	r3, r2, r3
3418946e:	60fb      	str	r3, [r7, #12]
            break;
34189470:	e000      	b.n	34189474 <RCCEx_GetLPUARTCLKFreq+0x114>
            break;
34189472:	bf00      	nop
      break;
34189474:	e063      	b.n	3418953e <RCCEx_GetLPUARTCLKFreq+0x1de>
      if (LL_RCC_IC14_IsEnabled() != 0U)
34189476:	f7fb f8cd 	bl	34184614 <LL_RCC_IC14_IsEnabled>
3418947a:	4603      	mov	r3, r0
3418947c:	2b00      	cmp	r3, #0
3418947e:	d060      	beq.n	34189542 <RCCEx_GetLPUARTCLKFreq+0x1e2>
        ic_divider = LL_RCC_IC14_GetDivider();
34189480:	f7fb f8ea 	bl	34184658 <LL_RCC_IC14_GetDivider>
34189484:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
34189486:	f7fb f8d9 	bl	3418463c <LL_RCC_IC14_GetSource>
3418948a:	4603      	mov	r3, r0
3418948c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189490:	d029      	beq.n	341894e6 <RCCEx_GetLPUARTCLKFreq+0x186>
34189492:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189496:	d82f      	bhi.n	341894f8 <RCCEx_GetLPUARTCLKFreq+0x198>
34189498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418949c:	d01a      	beq.n	341894d4 <RCCEx_GetLPUARTCLKFreq+0x174>
3418949e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341894a2:	d829      	bhi.n	341894f8 <RCCEx_GetLPUARTCLKFreq+0x198>
341894a4:	2b00      	cmp	r3, #0
341894a6:	d003      	beq.n	341894b0 <RCCEx_GetLPUARTCLKFreq+0x150>
341894a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341894ac:	d009      	beq.n	341894c2 <RCCEx_GetLPUARTCLKFreq+0x162>
            break;
341894ae:	e023      	b.n	341894f8 <RCCEx_GetLPUARTCLKFreq+0x198>
            lpuart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341894b0:	f7fe fa04 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
341894b4:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341894b6:	68fa      	ldr	r2, [r7, #12]
341894b8:	68bb      	ldr	r3, [r7, #8]
341894ba:	fbb2 f3f3 	udiv	r3, r2, r3
341894be:	60fb      	str	r3, [r7, #12]
            break;
341894c0:	e01b      	b.n	341894fa <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341894c2:	f7fe fa41 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
341894c6:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341894c8:	68fa      	ldr	r2, [r7, #12]
341894ca:	68bb      	ldr	r3, [r7, #8]
341894cc:	fbb2 f3f3 	udiv	r3, r2, r3
341894d0:	60fb      	str	r3, [r7, #12]
            break;
341894d2:	e012      	b.n	341894fa <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341894d4:	f7fe fa7e 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
341894d8:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341894da:	68fa      	ldr	r2, [r7, #12]
341894dc:	68bb      	ldr	r3, [r7, #8]
341894de:	fbb2 f3f3 	udiv	r3, r2, r3
341894e2:	60fb      	str	r3, [r7, #12]
            break;
341894e4:	e009      	b.n	341894fa <RCCEx_GetLPUARTCLKFreq+0x19a>
            lpuart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
341894e6:	f7fe fabb 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
341894ea:	60f8      	str	r0, [r7, #12]
            lpuart_frequency = lpuart_frequency / ic_divider;
341894ec:	68fa      	ldr	r2, [r7, #12]
341894ee:	68bb      	ldr	r3, [r7, #8]
341894f0:	fbb2 f3f3 	udiv	r3, r2, r3
341894f4:	60fb      	str	r3, [r7, #12]
            break;
341894f6:	e000      	b.n	341894fa <RCCEx_GetLPUARTCLKFreq+0x19a>
            break;
341894f8:	bf00      	nop
      break;
341894fa:	e022      	b.n	34189542 <RCCEx_GetLPUARTCLKFreq+0x1e2>
      if (LL_RCC_HSI_IsReady() != 0U)
341894fc:	f7f9 ff66 	bl	341833cc <LL_RCC_HSI_IsReady>
34189500:	4603      	mov	r3, r0
34189502:	2b00      	cmp	r3, #0
34189504:	d01f      	beq.n	34189546 <RCCEx_GetLPUARTCLKFreq+0x1e6>
        lpuart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189506:	f7f9 ff73 	bl	341833f0 <LL_RCC_HSI_GetDivider>
3418950a:	4603      	mov	r3, r0
3418950c:	09db      	lsrs	r3, r3, #7
3418950e:	4a13      	ldr	r2, [pc, #76]	@ (3418955c <RCCEx_GetLPUARTCLKFreq+0x1fc>)
34189510:	fa22 f303 	lsr.w	r3, r2, r3
34189514:	60fb      	str	r3, [r7, #12]
      break;
34189516:	e016      	b.n	34189546 <RCCEx_GetLPUARTCLKFreq+0x1e6>
      if (LL_RCC_MSI_IsReady() != 0U)
34189518:	f7f9 ff78 	bl	3418340c <LL_RCC_MSI_IsReady>
3418951c:	4603      	mov	r3, r0
3418951e:	2b00      	cmp	r3, #0
34189520:	d013      	beq.n	3418954a <RCCEx_GetLPUARTCLKFreq+0x1ea>
        lpuart_frequency = MSI_VALUE;
34189522:	4b0f      	ldr	r3, [pc, #60]	@ (34189560 <RCCEx_GetLPUARTCLKFreq+0x200>)
34189524:	60fb      	str	r3, [r7, #12]
      break;
34189526:	e010      	b.n	3418954a <RCCEx_GetLPUARTCLKFreq+0x1ea>
      if (LL_RCC_LSE_IsReady() != 0U)
34189528:	f7f9 ff90 	bl	3418344c <LL_RCC_LSE_IsReady>
3418952c:	4603      	mov	r3, r0
3418952e:	2b00      	cmp	r3, #0
34189530:	d00d      	beq.n	3418954e <RCCEx_GetLPUARTCLKFreq+0x1ee>
        lpuart_frequency = LSE_VALUE;
34189532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
34189536:	60fb      	str	r3, [r7, #12]
      break;
34189538:	e009      	b.n	3418954e <RCCEx_GetLPUARTCLKFreq+0x1ee>
      break;
3418953a:	bf00      	nop
3418953c:	e008      	b.n	34189550 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418953e:	bf00      	nop
34189540:	e006      	b.n	34189550 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34189542:	bf00      	nop
34189544:	e004      	b.n	34189550 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
34189546:	bf00      	nop
34189548:	e002      	b.n	34189550 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418954a:	bf00      	nop
3418954c:	e000      	b.n	34189550 <RCCEx_GetLPUARTCLKFreq+0x1f0>
      break;
3418954e:	bf00      	nop
  }

  return lpuart_frequency;
34189550:	68fb      	ldr	r3, [r7, #12]
}
34189552:	4618      	mov	r0, r3
34189554:	3710      	adds	r7, #16
34189556:	46bd      	mov	sp, r7
34189558:	bd80      	pop	{r7, pc}
3418955a:	bf00      	nop
3418955c:	03d09000 	.word	0x03d09000
34189560:	003d0900 	.word	0x003d0900

34189564 <RCCEx_GetLTDCCLKFreq>:
  *         @arg @ref RCCEx_LTDC_Clock_Source
  * @retval LTDC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetLTDCCLKFreq(uint32_t LTDCxSource)
{
34189564:	b580      	push	{r7, lr}
34189566:	b084      	sub	sp, #16
34189568:	af00      	add	r7, sp, #0
3418956a:	6078      	str	r0, [r7, #4]
  uint32_t ltdc_frequency = RCC_PERIPH_FREQUENCY_NO;
3418956c:	2300      	movs	r3, #0
3418956e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
34189570:	6878      	ldr	r0, [r7, #4]
34189572:	f7fa faa7 	bl	34183ac4 <LL_RCC_GetLTDCClockSource>
34189576:	4603      	mov	r3, r0
34189578:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3418957c:	d062      	beq.n	34189644 <RCCEx_GetLTDCCLKFreq+0xe0>
3418957e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34189582:	d86d      	bhi.n	34189660 <RCCEx_GetLTDCCLKFreq+0xfc>
34189584:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
34189588:	d019      	beq.n	341895be <RCCEx_GetLTDCCLKFreq+0x5a>
3418958a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418958e:	d867      	bhi.n	34189660 <RCCEx_GetLTDCCLKFreq+0xfc>
34189590:	2b00      	cmp	r3, #0
34189592:	d003      	beq.n	3418959c <RCCEx_GetLTDCCLKFreq+0x38>
34189594:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34189598:	d00c      	beq.n	341895b4 <RCCEx_GetLTDCCLKFreq+0x50>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418959a:	e061      	b.n	34189660 <RCCEx_GetLTDCCLKFreq+0xfc>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418959c:	f7f9 fb02 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
341895a0:	4603      	mov	r3, r0
341895a2:	4618      	mov	r0, r3
341895a4:	f7fe faa2 	bl	34187aec <RCCEx_GetHCLKFreq>
341895a8:	4603      	mov	r3, r0
341895aa:	4618      	mov	r0, r3
341895ac:	f7fe fae1 	bl	34187b72 <RCCEx_GetPCLK5Freq>
341895b0:	60f8      	str	r0, [r7, #12]
      break;
341895b2:	e05a      	b.n	3418966a <RCCEx_GetLTDCCLKFreq+0x106>
      ltdc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
341895b4:	2007      	movs	r0, #7
341895b6:	f7fe fd85 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
341895ba:	60f8      	str	r0, [r7, #12]
      break;
341895bc:	e055      	b.n	3418966a <RCCEx_GetLTDCCLKFreq+0x106>
      if (LL_RCC_IC16_IsEnabled() != 0U)
341895be:	f7fb f8a9 	bl	34184714 <LL_RCC_IC16_IsEnabled>
341895c2:	4603      	mov	r3, r0
341895c4:	2b00      	cmp	r3, #0
341895c6:	d04d      	beq.n	34189664 <RCCEx_GetLTDCCLKFreq+0x100>
        ic_divider = LL_RCC_IC16_GetDivider();
341895c8:	f7fb f8c6 	bl	34184758 <LL_RCC_IC16_GetDivider>
341895cc:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC16_GetSource())
341895ce:	f7fb f8b5 	bl	3418473c <LL_RCC_IC16_GetSource>
341895d2:	4603      	mov	r3, r0
341895d4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341895d8:	d029      	beq.n	3418962e <RCCEx_GetLTDCCLKFreq+0xca>
341895da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341895de:	d82f      	bhi.n	34189640 <RCCEx_GetLTDCCLKFreq+0xdc>
341895e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341895e4:	d01a      	beq.n	3418961c <RCCEx_GetLTDCCLKFreq+0xb8>
341895e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341895ea:	d829      	bhi.n	34189640 <RCCEx_GetLTDCCLKFreq+0xdc>
341895ec:	2b00      	cmp	r3, #0
341895ee:	d003      	beq.n	341895f8 <RCCEx_GetLTDCCLKFreq+0x94>
341895f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341895f4:	d009      	beq.n	3418960a <RCCEx_GetLTDCCLKFreq+0xa6>
            break;
341895f6:	e023      	b.n	34189640 <RCCEx_GetLTDCCLKFreq+0xdc>
            ltdc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341895f8:	f7fe f960 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
341895fc:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
341895fe:	68fa      	ldr	r2, [r7, #12]
34189600:	68bb      	ldr	r3, [r7, #8]
34189602:	fbb2 f3f3 	udiv	r3, r2, r3
34189606:	60fb      	str	r3, [r7, #12]
            break;
34189608:	e01b      	b.n	34189642 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418960a:	f7fe f99d 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418960e:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34189610:	68fa      	ldr	r2, [r7, #12]
34189612:	68bb      	ldr	r3, [r7, #8]
34189614:	fbb2 f3f3 	udiv	r3, r2, r3
34189618:	60fb      	str	r3, [r7, #12]
            break;
3418961a:	e012      	b.n	34189642 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418961c:	f7fe f9da 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189620:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34189622:	68fa      	ldr	r2, [r7, #12]
34189624:	68bb      	ldr	r3, [r7, #8]
34189626:	fbb2 f3f3 	udiv	r3, r2, r3
3418962a:	60fb      	str	r3, [r7, #12]
            break;
3418962c:	e009      	b.n	34189642 <RCCEx_GetLTDCCLKFreq+0xde>
            ltdc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418962e:	f7fe fa17 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189632:	60f8      	str	r0, [r7, #12]
            ltdc_frequency = ltdc_frequency / ic_divider;
34189634:	68fa      	ldr	r2, [r7, #12]
34189636:	68bb      	ldr	r3, [r7, #8]
34189638:	fbb2 f3f3 	udiv	r3, r2, r3
3418963c:	60fb      	str	r3, [r7, #12]
            break;
3418963e:	e000      	b.n	34189642 <RCCEx_GetLTDCCLKFreq+0xde>
            break;
34189640:	bf00      	nop
      break;
34189642:	e00f      	b.n	34189664 <RCCEx_GetLTDCCLKFreq+0x100>
      if (LL_RCC_HSI_IsReady() != 0U)
34189644:	f7f9 fec2 	bl	341833cc <LL_RCC_HSI_IsReady>
34189648:	4603      	mov	r3, r0
3418964a:	2b00      	cmp	r3, #0
3418964c:	d00c      	beq.n	34189668 <RCCEx_GetLTDCCLKFreq+0x104>
        ltdc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418964e:	f7f9 fecf 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34189652:	4603      	mov	r3, r0
34189654:	09db      	lsrs	r3, r3, #7
34189656:	4a07      	ldr	r2, [pc, #28]	@ (34189674 <RCCEx_GetLTDCCLKFreq+0x110>)
34189658:	fa22 f303 	lsr.w	r3, r2, r3
3418965c:	60fb      	str	r3, [r7, #12]
      break;
3418965e:	e003      	b.n	34189668 <RCCEx_GetLTDCCLKFreq+0x104>
      break;
34189660:	bf00      	nop
34189662:	e002      	b.n	3418966a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34189664:	bf00      	nop
34189666:	e000      	b.n	3418966a <RCCEx_GetLTDCCLKFreq+0x106>
      break;
34189668:	bf00      	nop
  }

  return ltdc_frequency;
3418966a:	68fb      	ldr	r3, [r7, #12]
}
3418966c:	4618      	mov	r0, r3
3418966e:	3710      	adds	r7, #16
34189670:	46bd      	mov	sp, r7
34189672:	bd80      	pop	{r7, pc}
34189674:	03d09000 	.word	0x03d09000

34189678 <RCCEx_GetMDFCLKFreq>:
  *         @arg @ref RCCEx_MDF1_Clock_Source
  * @retval MDF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetMDFCLKFreq(uint32_t MDFxSource)
{
34189678:	b590      	push	{r4, r7, lr}
3418967a:	b085      	sub	sp, #20
3418967c:	af00      	add	r7, sp, #0
3418967e:	6078      	str	r0, [r7, #4]
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34189680:	2300      	movs	r3, #0
34189682:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetMDFClockSource(MDFxSource))
34189684:	6878      	ldr	r0, [r7, #4]
34189686:	f7fa fa2f 	bl	34183ae8 <LL_RCC_GetMDFClockSource>
3418968a:	4603      	mov	r3, r0
3418968c:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34189690:	f000 80dd 	beq.w	3418984e <RCCEx_GetMDFCLKFreq+0x1d6>
34189694:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
34189698:	f200 80e3 	bhi.w	34189862 <RCCEx_GetMDFCLKFreq+0x1ea>
3418969c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
341896a0:	f000 80d2 	beq.w	34189848 <RCCEx_GetMDFCLKFreq+0x1d0>
341896a4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
341896a8:	f200 80db 	bhi.w	34189862 <RCCEx_GetMDFCLKFreq+0x1ea>
341896ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
341896b0:	f000 80b4 	beq.w	3418981c <RCCEx_GetMDFCLKFreq+0x1a4>
341896b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
341896b8:	f200 80d3 	bhi.w	34189862 <RCCEx_GetMDFCLKFreq+0x1ea>
341896bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
341896c0:	f000 80ba 	beq.w	34189838 <RCCEx_GetMDFCLKFreq+0x1c0>
341896c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
341896c8:	f200 80cb 	bhi.w	34189862 <RCCEx_GetMDFCLKFreq+0x1ea>
341896cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341896d0:	d061      	beq.n	34189796 <RCCEx_GetMDFCLKFreq+0x11e>
341896d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
341896d6:	f200 80c4 	bhi.w	34189862 <RCCEx_GetMDFCLKFreq+0x1ea>
341896da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341896de:	d016      	beq.n	3418970e <RCCEx_GetMDFCLKFreq+0x96>
341896e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
341896e4:	f200 80bd 	bhi.w	34189862 <RCCEx_GetMDFCLKFreq+0x1ea>
341896e8:	2b00      	cmp	r3, #0
341896ea:	d003      	beq.n	341896f4 <RCCEx_GetMDFCLKFreq+0x7c>
341896ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
341896f0:	d008      	beq.n	34189704 <RCCEx_GetMDFCLKFreq+0x8c>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
      break;

    default:
      /* Unexpected case */
      break;
341896f2:	e0b6      	b.n	34189862 <RCCEx_GetMDFCLKFreq+0x1ea>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
341896f4:	f7f9 fa56 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
341896f8:	4603      	mov	r3, r0
341896fa:	4618      	mov	r0, r3
341896fc:	f7fe f9f6 	bl	34187aec <RCCEx_GetHCLKFreq>
34189700:	60f8      	str	r0, [r7, #12]
      break;
34189702:	e0b7      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189704:	2007      	movs	r0, #7
34189706:	f7fe fcdd 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418970a:	60f8      	str	r0, [r7, #12]
      break;
3418970c:	e0b2      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3418970e:	f7fa fe01 	bl	34184314 <LL_RCC_IC7_IsEnabled>
34189712:	4603      	mov	r3, r0
34189714:	2b00      	cmp	r3, #0
34189716:	f000 80a6 	beq.w	34189866 <RCCEx_GetMDFCLKFreq+0x1ee>
        ic_divider = LL_RCC_IC7_GetDivider();
3418971a:	f7fa fe1d 	bl	34184358 <LL_RCC_IC7_GetDivider>
3418971e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34189720:	f7fa fe0c 	bl	3418433c <LL_RCC_IC7_GetSource>
34189724:	4603      	mov	r3, r0
34189726:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418972a:	d029      	beq.n	34189780 <RCCEx_GetMDFCLKFreq+0x108>
3418972c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189730:	d82f      	bhi.n	34189792 <RCCEx_GetMDFCLKFreq+0x11a>
34189732:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189736:	d01a      	beq.n	3418976e <RCCEx_GetMDFCLKFreq+0xf6>
34189738:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418973c:	d829      	bhi.n	34189792 <RCCEx_GetMDFCLKFreq+0x11a>
3418973e:	2b00      	cmp	r3, #0
34189740:	d003      	beq.n	3418974a <RCCEx_GetMDFCLKFreq+0xd2>
34189742:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189746:	d009      	beq.n	3418975c <RCCEx_GetMDFCLKFreq+0xe4>
            break;
34189748:	e023      	b.n	34189792 <RCCEx_GetMDFCLKFreq+0x11a>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418974a:	f7fe f8b7 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418974e:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189750:	68fa      	ldr	r2, [r7, #12]
34189752:	68bb      	ldr	r3, [r7, #8]
34189754:	fbb2 f3f3 	udiv	r3, r2, r3
34189758:	60fb      	str	r3, [r7, #12]
            break;
3418975a:	e01b      	b.n	34189794 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418975c:	f7fe f8f4 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189760:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189762:	68fa      	ldr	r2, [r7, #12]
34189764:	68bb      	ldr	r3, [r7, #8]
34189766:	fbb2 f3f3 	udiv	r3, r2, r3
3418976a:	60fb      	str	r3, [r7, #12]
            break;
3418976c:	e012      	b.n	34189794 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418976e:	f7fe f931 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189772:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189774:	68fa      	ldr	r2, [r7, #12]
34189776:	68bb      	ldr	r3, [r7, #8]
34189778:	fbb2 f3f3 	udiv	r3, r2, r3
3418977c:	60fb      	str	r3, [r7, #12]
            break;
3418977e:	e009      	b.n	34189794 <RCCEx_GetMDFCLKFreq+0x11c>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189780:	f7fe f96e 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189784:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
34189786:	68fa      	ldr	r2, [r7, #12]
34189788:	68bb      	ldr	r3, [r7, #8]
3418978a:	fbb2 f3f3 	udiv	r3, r2, r3
3418978e:	60fb      	str	r3, [r7, #12]
            break;
34189790:	e000      	b.n	34189794 <RCCEx_GetMDFCLKFreq+0x11c>
            break;
34189792:	bf00      	nop
      break;
34189794:	e067      	b.n	34189866 <RCCEx_GetMDFCLKFreq+0x1ee>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34189796:	f7fa fdfd 	bl	34184394 <LL_RCC_IC8_IsEnabled>
3418979a:	4603      	mov	r3, r0
3418979c:	2b00      	cmp	r3, #0
3418979e:	d064      	beq.n	3418986a <RCCEx_GetMDFCLKFreq+0x1f2>
        ic_divider = LL_RCC_IC8_GetDivider();
341897a0:	f7fa fe1a 	bl	341843d8 <LL_RCC_IC8_GetDivider>
341897a4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
341897a6:	f7fa fe09 	bl	341843bc <LL_RCC_IC8_GetSource>
341897aa:	4603      	mov	r3, r0
341897ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341897b0:	d029      	beq.n	34189806 <RCCEx_GetMDFCLKFreq+0x18e>
341897b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341897b6:	d82f      	bhi.n	34189818 <RCCEx_GetMDFCLKFreq+0x1a0>
341897b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341897bc:	d01a      	beq.n	341897f4 <RCCEx_GetMDFCLKFreq+0x17c>
341897be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341897c2:	d829      	bhi.n	34189818 <RCCEx_GetMDFCLKFreq+0x1a0>
341897c4:	2b00      	cmp	r3, #0
341897c6:	d003      	beq.n	341897d0 <RCCEx_GetMDFCLKFreq+0x158>
341897c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
341897cc:	d009      	beq.n	341897e2 <RCCEx_GetMDFCLKFreq+0x16a>
            break;
341897ce:	e023      	b.n	34189818 <RCCEx_GetMDFCLKFreq+0x1a0>
            adf_frequency = HAL_RCCEx_GetPLL1CLKFreq();
341897d0:	f7fe f874 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
341897d4:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341897d6:	68fa      	ldr	r2, [r7, #12]
341897d8:	68bb      	ldr	r3, [r7, #8]
341897da:	fbb2 f3f3 	udiv	r3, r2, r3
341897de:	60fb      	str	r3, [r7, #12]
            break;
341897e0:	e01b      	b.n	3418981a <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
341897e2:	f7fe f8b1 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
341897e6:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341897e8:	68fa      	ldr	r2, [r7, #12]
341897ea:	68bb      	ldr	r3, [r7, #8]
341897ec:	fbb2 f3f3 	udiv	r3, r2, r3
341897f0:	60fb      	str	r3, [r7, #12]
            break;
341897f2:	e012      	b.n	3418981a <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL3CLKFreq();
341897f4:	f7fe f8ee 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
341897f8:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
341897fa:	68fa      	ldr	r2, [r7, #12]
341897fc:	68bb      	ldr	r3, [r7, #8]
341897fe:	fbb2 f3f3 	udiv	r3, r2, r3
34189802:	60fb      	str	r3, [r7, #12]
            break;
34189804:	e009      	b.n	3418981a <RCCEx_GetMDFCLKFreq+0x1a2>
            adf_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189806:	f7fe f92b 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418980a:	60f8      	str	r0, [r7, #12]
            adf_frequency = adf_frequency / ic_divider;
3418980c:	68fa      	ldr	r2, [r7, #12]
3418980e:	68bb      	ldr	r3, [r7, #8]
34189810:	fbb2 f3f3 	udiv	r3, r2, r3
34189814:	60fb      	str	r3, [r7, #12]
            break;
34189816:	e000      	b.n	3418981a <RCCEx_GetMDFCLKFreq+0x1a2>
            break;
34189818:	bf00      	nop
      break;
3418981a:	e026      	b.n	3418986a <RCCEx_GetMDFCLKFreq+0x1f2>
      if (LL_RCC_HSI_IsReady() != 0U)
3418981c:	f7f9 fdd6 	bl	341833cc <LL_RCC_HSI_IsReady>
34189820:	4603      	mov	r3, r0
34189822:	2b00      	cmp	r3, #0
34189824:	d023      	beq.n	3418986e <RCCEx_GetMDFCLKFreq+0x1f6>
        adf_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189826:	f7f9 fde3 	bl	341833f0 <LL_RCC_HSI_GetDivider>
3418982a:	4603      	mov	r3, r0
3418982c:	09db      	lsrs	r3, r3, #7
3418982e:	4a14      	ldr	r2, [pc, #80]	@ (34189880 <RCCEx_GetMDFCLKFreq+0x208>)
34189830:	fa22 f303 	lsr.w	r3, r2, r3
34189834:	60fb      	str	r3, [r7, #12]
      break;
34189836:	e01a      	b.n	3418986e <RCCEx_GetMDFCLKFreq+0x1f6>
      if (LL_RCC_MSI_IsReady() != 0U)
34189838:	f7f9 fde8 	bl	3418340c <LL_RCC_MSI_IsReady>
3418983c:	4603      	mov	r3, r0
3418983e:	2b00      	cmp	r3, #0
34189840:	d017      	beq.n	34189872 <RCCEx_GetMDFCLKFreq+0x1fa>
        adf_frequency = MSI_VALUE;
34189842:	4b10      	ldr	r3, [pc, #64]	@ (34189884 <RCCEx_GetMDFCLKFreq+0x20c>)
34189844:	60fb      	str	r3, [r7, #12]
      break;
34189846:	e014      	b.n	34189872 <RCCEx_GetMDFCLKFreq+0x1fa>
      adf_frequency = EXTERNAL_CLOCK_VALUE;
34189848:	4b0f      	ldr	r3, [pc, #60]	@ (34189888 <RCCEx_GetMDFCLKFreq+0x210>)
3418984a:	60fb      	str	r3, [r7, #12]
      break;
3418984c:	e012      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      adf_frequency = LL_RCC_CALC_TIMG_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetTIMPrescaler());
3418984e:	f7f9 f9a9 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34189852:	4604      	mov	r4, r0
34189854:	f7fa fa22 	bl	34183c9c <LL_RCC_GetTIMPrescaler>
34189858:	4603      	mov	r3, r0
3418985a:	fa24 f303 	lsr.w	r3, r4, r3
3418985e:	60fb      	str	r3, [r7, #12]
      break;
34189860:	e008      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189862:	bf00      	nop
34189864:	e006      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189866:	bf00      	nop
34189868:	e004      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418986a:	bf00      	nop
3418986c:	e002      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
3418986e:	bf00      	nop
34189870:	e000      	b.n	34189874 <RCCEx_GetMDFCLKFreq+0x1fc>
      break;
34189872:	bf00      	nop
  }

  return adf_frequency;
34189874:	68fb      	ldr	r3, [r7, #12]
}
34189876:	4618      	mov	r0, r3
34189878:	3714      	adds	r7, #20
3418987a:	46bd      	mov	sp, r7
3418987c:	bd90      	pop	{r4, r7, pc}
3418987e:	bf00      	nop
34189880:	03d09000 	.word	0x03d09000
34189884:	003d0900 	.word	0x003d0900
34189888:	00bb8000 	.word	0x00bb8000

3418988c <RCCEx_GetPSSICLKFreq>:
  *         @arg @ref RCCEx_PSSI_Clock_Source
  * @retval PSSI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetPSSICLKFreq(uint32_t PSSIxSource)
{
3418988c:	b580      	push	{r7, lr}
3418988e:	b084      	sub	sp, #16
34189890:	af00      	add	r7, sp, #0
34189892:	6078      	str	r0, [r7, #4]
  uint32_t pssi_frequency = RCC_PERIPH_FREQUENCY_NO;
34189894:	2300      	movs	r3, #0
34189896:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
34189898:	6878      	ldr	r0, [r7, #4]
3418989a:	f7fa f937 	bl	34183b0c <LL_RCC_GetPSSIClockSource>
3418989e:	4603      	mov	r3, r0
341898a0:	2b30      	cmp	r3, #48	@ 0x30
341898a2:	d05a      	beq.n	3418995a <RCCEx_GetPSSICLKFreq+0xce>
341898a4:	2b30      	cmp	r3, #48	@ 0x30
341898a6:	d866      	bhi.n	34189976 <RCCEx_GetPSSICLKFreq+0xea>
341898a8:	2b20      	cmp	r3, #32
341898aa:	d013      	beq.n	341898d4 <RCCEx_GetPSSICLKFreq+0x48>
341898ac:	2b20      	cmp	r3, #32
341898ae:	d862      	bhi.n	34189976 <RCCEx_GetPSSICLKFreq+0xea>
341898b0:	2b00      	cmp	r3, #0
341898b2:	d002      	beq.n	341898ba <RCCEx_GetPSSICLKFreq+0x2e>
341898b4:	2b10      	cmp	r3, #16
341898b6:	d008      	beq.n	341898ca <RCCEx_GetPSSICLKFreq+0x3e>
      }
      break;

    default:
      /* Unexpected case */
      break;
341898b8:	e05d      	b.n	34189976 <RCCEx_GetPSSICLKFreq+0xea>
      pssi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
341898ba:	f7f9 f973 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
341898be:	4603      	mov	r3, r0
341898c0:	4618      	mov	r0, r3
341898c2:	f7fe f913 	bl	34187aec <RCCEx_GetHCLKFreq>
341898c6:	60f8      	str	r0, [r7, #12]
      break;
341898c8:	e05a      	b.n	34189980 <RCCEx_GetPSSICLKFreq+0xf4>
      pssi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
341898ca:	2007      	movs	r0, #7
341898cc:	f7fe fbfa 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
341898d0:	60f8      	str	r0, [r7, #12]
      break;
341898d2:	e055      	b.n	34189980 <RCCEx_GetPSSICLKFreq+0xf4>
      if (LL_RCC_IC20_IsEnabled() != 0U)
341898d4:	f7fb f81e 	bl	34184914 <LL_RCC_IC20_IsEnabled>
341898d8:	4603      	mov	r3, r0
341898da:	2b00      	cmp	r3, #0
341898dc:	d04d      	beq.n	3418997a <RCCEx_GetPSSICLKFreq+0xee>
        ic_divider = LL_RCC_IC20_GetDivider();
341898de:	f7fb f83b 	bl	34184958 <LL_RCC_IC20_GetDivider>
341898e2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC20_GetSource())
341898e4:	f7fb f82a 	bl	3418493c <LL_RCC_IC20_GetSource>
341898e8:	4603      	mov	r3, r0
341898ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341898ee:	d029      	beq.n	34189944 <RCCEx_GetPSSICLKFreq+0xb8>
341898f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
341898f4:	d82f      	bhi.n	34189956 <RCCEx_GetPSSICLKFreq+0xca>
341898f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
341898fa:	d01a      	beq.n	34189932 <RCCEx_GetPSSICLKFreq+0xa6>
341898fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189900:	d829      	bhi.n	34189956 <RCCEx_GetPSSICLKFreq+0xca>
34189902:	2b00      	cmp	r3, #0
34189904:	d003      	beq.n	3418990e <RCCEx_GetPSSICLKFreq+0x82>
34189906:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418990a:	d009      	beq.n	34189920 <RCCEx_GetPSSICLKFreq+0x94>
            break;
3418990c:	e023      	b.n	34189956 <RCCEx_GetPSSICLKFreq+0xca>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418990e:	f7fd ffd5 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34189912:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34189914:	68fa      	ldr	r2, [r7, #12]
34189916:	68bb      	ldr	r3, [r7, #8]
34189918:	fbb2 f3f3 	udiv	r3, r2, r3
3418991c:	60fb      	str	r3, [r7, #12]
            break;
3418991e:	e01b      	b.n	34189958 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189920:	f7fe f812 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189924:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34189926:	68fa      	ldr	r2, [r7, #12]
34189928:	68bb      	ldr	r3, [r7, #8]
3418992a:	fbb2 f3f3 	udiv	r3, r2, r3
3418992e:	60fb      	str	r3, [r7, #12]
            break;
34189930:	e012      	b.n	34189958 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189932:	f7fe f84f 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189936:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
34189938:	68fa      	ldr	r2, [r7, #12]
3418993a:	68bb      	ldr	r3, [r7, #8]
3418993c:	fbb2 f3f3 	udiv	r3, r2, r3
34189940:	60fb      	str	r3, [r7, #12]
            break;
34189942:	e009      	b.n	34189958 <RCCEx_GetPSSICLKFreq+0xcc>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189944:	f7fe f88c 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189948:	60f8      	str	r0, [r7, #12]
            pssi_frequency = pssi_frequency / ic_divider;
3418994a:	68fa      	ldr	r2, [r7, #12]
3418994c:	68bb      	ldr	r3, [r7, #8]
3418994e:	fbb2 f3f3 	udiv	r3, r2, r3
34189952:	60fb      	str	r3, [r7, #12]
            break;
34189954:	e000      	b.n	34189958 <RCCEx_GetPSSICLKFreq+0xcc>
            break;
34189956:	bf00      	nop
      break;
34189958:	e00f      	b.n	3418997a <RCCEx_GetPSSICLKFreq+0xee>
      if (LL_RCC_HSI_IsReady() != 0U)
3418995a:	f7f9 fd37 	bl	341833cc <LL_RCC_HSI_IsReady>
3418995e:	4603      	mov	r3, r0
34189960:	2b00      	cmp	r3, #0
34189962:	d00c      	beq.n	3418997e <RCCEx_GetPSSICLKFreq+0xf2>
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189964:	f7f9 fd44 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34189968:	4603      	mov	r3, r0
3418996a:	09db      	lsrs	r3, r3, #7
3418996c:	4a07      	ldr	r2, [pc, #28]	@ (3418998c <RCCEx_GetPSSICLKFreq+0x100>)
3418996e:	fa22 f303 	lsr.w	r3, r2, r3
34189972:	60fb      	str	r3, [r7, #12]
      break;
34189974:	e003      	b.n	3418997e <RCCEx_GetPSSICLKFreq+0xf2>
      break;
34189976:	bf00      	nop
34189978:	e002      	b.n	34189980 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418997a:	bf00      	nop
3418997c:	e000      	b.n	34189980 <RCCEx_GetPSSICLKFreq+0xf4>
      break;
3418997e:	bf00      	nop
  }

  return pssi_frequency;
34189980:	68fb      	ldr	r3, [r7, #12]
}
34189982:	4618      	mov	r0, r3
34189984:	3710      	adds	r7, #16
34189986:	46bd      	mov	sp, r7
34189988:	bd80      	pop	{r7, pc}
3418998a:	bf00      	nop
3418998c:	03d09000 	.word	0x03d09000

34189990 <RCCEx_GetRTCCLKFreq>:
  * @brief  Return RTC clock frequency
  * @retval RTC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetRTCCLKFreq()
{
34189990:	b580      	push	{r7, lr}
34189992:	b082      	sub	sp, #8
34189994:	af00      	add	r7, sp, #0
  uint32_t rtc_frequency = RCC_PERIPH_FREQUENCY_NO;
34189996:	2300      	movs	r3, #0
34189998:	607b      	str	r3, [r7, #4]

  switch (LL_RCC_GetRTCClockSource())
3418999a:	f7fa f945 	bl	34183c28 <LL_RCC_GetRTCClockSource>
3418999e:	4603      	mov	r3, r0
341899a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341899a4:	d020      	beq.n	341899e8 <RCCEx_GetRTCCLKFreq+0x58>
341899a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
341899aa:	d830      	bhi.n	34189a0e <RCCEx_GetRTCCLKFreq+0x7e>
341899ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341899b0:	d011      	beq.n	341899d6 <RCCEx_GetRTCCLKFreq+0x46>
341899b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
341899b6:	d82a      	bhi.n	34189a0e <RCCEx_GetRTCCLKFreq+0x7e>
341899b8:	2b00      	cmp	r3, #0
341899ba:	d02a      	beq.n	34189a12 <RCCEx_GetRTCCLKFreq+0x82>
341899bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
341899c0:	d000      	beq.n	341899c4 <RCCEx_GetRTCCLKFreq+0x34>
      }
      break;

    default:
      /* Unexpected case */
      break;
341899c2:	e024      	b.n	34189a0e <RCCEx_GetRTCCLKFreq+0x7e>
      if (LL_RCC_LSE_IsReady() != 0U)
341899c4:	f7f9 fd42 	bl	3418344c <LL_RCC_LSE_IsReady>
341899c8:	4603      	mov	r3, r0
341899ca:	2b00      	cmp	r3, #0
341899cc:	d023      	beq.n	34189a16 <RCCEx_GetRTCCLKFreq+0x86>
        rtc_frequency = LSE_VALUE;
341899ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
341899d2:	607b      	str	r3, [r7, #4]
      break;
341899d4:	e01f      	b.n	34189a16 <RCCEx_GetRTCCLKFreq+0x86>
      if (LL_RCC_LSI_IsReady() != 0U)
341899d6:	f7f9 fd4b 	bl	34183470 <LL_RCC_LSI_IsReady>
341899da:	4603      	mov	r3, r0
341899dc:	2b00      	cmp	r3, #0
341899de:	d01c      	beq.n	34189a1a <RCCEx_GetRTCCLKFreq+0x8a>
        rtc_frequency = LSI_VALUE;
341899e0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
341899e4:	607b      	str	r3, [r7, #4]
      break;
341899e6:	e018      	b.n	34189a1a <RCCEx_GetRTCCLKFreq+0x8a>
      if (LL_RCC_HSE_IsReady() != 0U)
341899e8:	f7f9 fcde 	bl	341833a8 <LL_RCC_HSE_IsReady>
341899ec:	4603      	mov	r3, r0
341899ee:	2b00      	cmp	r3, #0
341899f0:	d015      	beq.n	34189a1e <RCCEx_GetRTCCLKFreq+0x8e>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
341899f2:	4b0e      	ldr	r3, [pc, #56]	@ (34189a2c <RCCEx_GetRTCCLKFreq+0x9c>)
341899f4:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
341899f8:	0b1b      	lsrs	r3, r3, #12
341899fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
341899fe:	3301      	adds	r3, #1
34189a00:	603b      	str	r3, [r7, #0]
        rtc_frequency = HSE_VALUE / prescaler;
34189a02:	4a0b      	ldr	r2, [pc, #44]	@ (34189a30 <RCCEx_GetRTCCLKFreq+0xa0>)
34189a04:	683b      	ldr	r3, [r7, #0]
34189a06:	fbb2 f3f3 	udiv	r3, r2, r3
34189a0a:	607b      	str	r3, [r7, #4]
      break;
34189a0c:	e007      	b.n	34189a1e <RCCEx_GetRTCCLKFreq+0x8e>
      break;
34189a0e:	bf00      	nop
34189a10:	e006      	b.n	34189a20 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189a12:	bf00      	nop
34189a14:	e004      	b.n	34189a20 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189a16:	bf00      	nop
34189a18:	e002      	b.n	34189a20 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189a1a:	bf00      	nop
34189a1c:	e000      	b.n	34189a20 <RCCEx_GetRTCCLKFreq+0x90>
      break;
34189a1e:	bf00      	nop
  }

  return rtc_frequency;
34189a20:	687b      	ldr	r3, [r7, #4]
}
34189a22:	4618      	mov	r0, r3
34189a24:	3708      	adds	r7, #8
34189a26:	46bd      	mov	sp, r7
34189a28:	bd80      	pop	{r7, pc}
34189a2a:	bf00      	nop
34189a2c:	56028000 	.word	0x56028000
34189a30:	02dc6c00 	.word	0x02dc6c00

34189a34 <RCCEx_GetSAICLKFreq>:
  *         @arg @ref RCCEx_SAI2_Clock_Source
  * @retval SAI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSAICLKFreq(uint32_t SAIxSource)
{
34189a34:	b580      	push	{r7, lr}
34189a36:	b084      	sub	sp, #16
34189a38:	af00      	add	r7, sp, #0
34189a3a:	6078      	str	r0, [r7, #4]
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
34189a3c:	2300      	movs	r3, #0
34189a3e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSAIClockSource(SAIxSource))
34189a40:	6878      	ldr	r0, [r7, #4]
34189a42:	f7fa f875 	bl	34183b30 <LL_RCC_GetSAIClockSource>
34189a46:	4603      	mov	r3, r0
34189a48:	4a9a      	ldr	r2, [pc, #616]	@ (34189cb4 <RCCEx_GetSAICLKFreq+0x280>)
34189a4a:	4293      	cmp	r3, r2
34189a4c:	f000 811f 	beq.w	34189c8e <RCCEx_GetSAICLKFreq+0x25a>
34189a50:	4a98      	ldr	r2, [pc, #608]	@ (34189cb4 <RCCEx_GetSAICLKFreq+0x280>)
34189a52:	4293      	cmp	r3, r2
34189a54:	f200 8120 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189a58:	4a97      	ldr	r2, [pc, #604]	@ (34189cb8 <RCCEx_GetSAICLKFreq+0x284>)
34189a5a:	4293      	cmp	r3, r2
34189a5c:	f000 8117 	beq.w	34189c8e <RCCEx_GetSAICLKFreq+0x25a>
34189a60:	4a95      	ldr	r2, [pc, #596]	@ (34189cb8 <RCCEx_GetSAICLKFreq+0x284>)
34189a62:	4293      	cmp	r3, r2
34189a64:	f200 8118 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189a68:	4a94      	ldr	r2, [pc, #592]	@ (34189cbc <RCCEx_GetSAICLKFreq+0x288>)
34189a6a:	4293      	cmp	r3, r2
34189a6c:	f000 810c 	beq.w	34189c88 <RCCEx_GetSAICLKFreq+0x254>
34189a70:	4a92      	ldr	r2, [pc, #584]	@ (34189cbc <RCCEx_GetSAICLKFreq+0x288>)
34189a72:	4293      	cmp	r3, r2
34189a74:	f200 8110 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189a78:	4a91      	ldr	r2, [pc, #580]	@ (34189cc0 <RCCEx_GetSAICLKFreq+0x28c>)
34189a7a:	4293      	cmp	r3, r2
34189a7c:	f000 8104 	beq.w	34189c88 <RCCEx_GetSAICLKFreq+0x254>
34189a80:	4a8f      	ldr	r2, [pc, #572]	@ (34189cc0 <RCCEx_GetSAICLKFreq+0x28c>)
34189a82:	4293      	cmp	r3, r2
34189a84:	f200 8108 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189a88:	4a8e      	ldr	r2, [pc, #568]	@ (34189cc4 <RCCEx_GetSAICLKFreq+0x290>)
34189a8a:	4293      	cmp	r3, r2
34189a8c:	f000 80e6 	beq.w	34189c5c <RCCEx_GetSAICLKFreq+0x228>
34189a90:	4a8c      	ldr	r2, [pc, #560]	@ (34189cc4 <RCCEx_GetSAICLKFreq+0x290>)
34189a92:	4293      	cmp	r3, r2
34189a94:	f200 8100 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189a98:	4a8b      	ldr	r2, [pc, #556]	@ (34189cc8 <RCCEx_GetSAICLKFreq+0x294>)
34189a9a:	4293      	cmp	r3, r2
34189a9c:	f000 80de 	beq.w	34189c5c <RCCEx_GetSAICLKFreq+0x228>
34189aa0:	4a89      	ldr	r2, [pc, #548]	@ (34189cc8 <RCCEx_GetSAICLKFreq+0x294>)
34189aa2:	4293      	cmp	r3, r2
34189aa4:	f200 80f8 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189aa8:	4a88      	ldr	r2, [pc, #544]	@ (34189ccc <RCCEx_GetSAICLKFreq+0x298>)
34189aaa:	4293      	cmp	r3, r2
34189aac:	f000 80e4 	beq.w	34189c78 <RCCEx_GetSAICLKFreq+0x244>
34189ab0:	4a86      	ldr	r2, [pc, #536]	@ (34189ccc <RCCEx_GetSAICLKFreq+0x298>)
34189ab2:	4293      	cmp	r3, r2
34189ab4:	f200 80f0 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189ab8:	4a85      	ldr	r2, [pc, #532]	@ (34189cd0 <RCCEx_GetSAICLKFreq+0x29c>)
34189aba:	4293      	cmp	r3, r2
34189abc:	f000 80dc 	beq.w	34189c78 <RCCEx_GetSAICLKFreq+0x244>
34189ac0:	4a83      	ldr	r2, [pc, #524]	@ (34189cd0 <RCCEx_GetSAICLKFreq+0x29c>)
34189ac2:	4293      	cmp	r3, r2
34189ac4:	f200 80e8 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189ac8:	4a82      	ldr	r2, [pc, #520]	@ (34189cd4 <RCCEx_GetSAICLKFreq+0x2a0>)
34189aca:	4293      	cmp	r3, r2
34189acc:	f000 8083 	beq.w	34189bd6 <RCCEx_GetSAICLKFreq+0x1a2>
34189ad0:	4a80      	ldr	r2, [pc, #512]	@ (34189cd4 <RCCEx_GetSAICLKFreq+0x2a0>)
34189ad2:	4293      	cmp	r3, r2
34189ad4:	f200 80e0 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189ad8:	4a7f      	ldr	r2, [pc, #508]	@ (34189cd8 <RCCEx_GetSAICLKFreq+0x2a4>)
34189ada:	4293      	cmp	r3, r2
34189adc:	d07b      	beq.n	34189bd6 <RCCEx_GetSAICLKFreq+0x1a2>
34189ade:	4a7e      	ldr	r2, [pc, #504]	@ (34189cd8 <RCCEx_GetSAICLKFreq+0x2a4>)
34189ae0:	4293      	cmp	r3, r2
34189ae2:	f200 80d9 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189ae6:	4a7d      	ldr	r2, [pc, #500]	@ (34189cdc <RCCEx_GetSAICLKFreq+0x2a8>)
34189ae8:	4293      	cmp	r3, r2
34189aea:	d030      	beq.n	34189b4e <RCCEx_GetSAICLKFreq+0x11a>
34189aec:	4a7b      	ldr	r2, [pc, #492]	@ (34189cdc <RCCEx_GetSAICLKFreq+0x2a8>)
34189aee:	4293      	cmp	r3, r2
34189af0:	f200 80d2 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189af4:	4a7a      	ldr	r2, [pc, #488]	@ (34189ce0 <RCCEx_GetSAICLKFreq+0x2ac>)
34189af6:	4293      	cmp	r3, r2
34189af8:	d029      	beq.n	34189b4e <RCCEx_GetSAICLKFreq+0x11a>
34189afa:	4a79      	ldr	r2, [pc, #484]	@ (34189ce0 <RCCEx_GetSAICLKFreq+0x2ac>)
34189afc:	4293      	cmp	r3, r2
34189afe:	f200 80cb 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189b02:	4a78      	ldr	r2, [pc, #480]	@ (34189ce4 <RCCEx_GetSAICLKFreq+0x2b0>)
34189b04:	4293      	cmp	r3, r2
34189b06:	d01d      	beq.n	34189b44 <RCCEx_GetSAICLKFreq+0x110>
34189b08:	4a76      	ldr	r2, [pc, #472]	@ (34189ce4 <RCCEx_GetSAICLKFreq+0x2b0>)
34189b0a:	4293      	cmp	r3, r2
34189b0c:	f200 80c4 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189b10:	4a75      	ldr	r2, [pc, #468]	@ (34189ce8 <RCCEx_GetSAICLKFreq+0x2b4>)
34189b12:	4293      	cmp	r3, r2
34189b14:	d016      	beq.n	34189b44 <RCCEx_GetSAICLKFreq+0x110>
34189b16:	4a74      	ldr	r2, [pc, #464]	@ (34189ce8 <RCCEx_GetSAICLKFreq+0x2b4>)
34189b18:	4293      	cmp	r3, r2
34189b1a:	f200 80bd 	bhi.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
34189b1e:	4a73      	ldr	r2, [pc, #460]	@ (34189cec <RCCEx_GetSAICLKFreq+0x2b8>)
34189b20:	4293      	cmp	r3, r2
34189b22:	d003      	beq.n	34189b2c <RCCEx_GetSAICLKFreq+0xf8>
34189b24:	4a72      	ldr	r2, [pc, #456]	@ (34189cf0 <RCCEx_GetSAICLKFreq+0x2bc>)
34189b26:	4293      	cmp	r3, r2
34189b28:	f040 80b6 	bne.w	34189c98 <RCCEx_GetSAICLKFreq+0x264>
  {
    case LL_RCC_SAI1_CLKSOURCE_PCLK2:
    case LL_RCC_SAI2_CLKSOURCE_PCLK2:
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34189b2c:	f7f9 f83a 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34189b30:	4603      	mov	r3, r0
34189b32:	4618      	mov	r0, r3
34189b34:	f7fd ffda 	bl	34187aec <RCCEx_GetHCLKFreq>
34189b38:	4603      	mov	r3, r0
34189b3a:	4618      	mov	r0, r3
34189b3c:	f7fd fff7 	bl	34187b2e <RCCEx_GetPCLK2Freq>
34189b40:	60f8      	str	r0, [r7, #12]
      break;
34189b42:	e0b2      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_CLKP:
    case LL_RCC_SAI2_CLKSOURCE_CLKP:
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189b44:	2007      	movs	r0, #7
34189b46:	f7fe fabd 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34189b4a:	60f8      	str	r0, [r7, #12]
      break;
34189b4c:	e0ad      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_IC7:
    case LL_RCC_SAI2_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
34189b4e:	f7fa fbe1 	bl	34184314 <LL_RCC_IC7_IsEnabled>
34189b52:	4603      	mov	r3, r0
34189b54:	2b00      	cmp	r3, #0
34189b56:	f000 80a1 	beq.w	34189c9c <RCCEx_GetSAICLKFreq+0x268>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
34189b5a:	f7fa fbfd 	bl	34184358 <LL_RCC_IC7_GetDivider>
34189b5e:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34189b60:	f7fa fbec 	bl	3418433c <LL_RCC_IC7_GetSource>
34189b64:	4603      	mov	r3, r0
34189b66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189b6a:	d029      	beq.n	34189bc0 <RCCEx_GetSAICLKFreq+0x18c>
34189b6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189b70:	d82f      	bhi.n	34189bd2 <RCCEx_GetSAICLKFreq+0x19e>
34189b72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189b76:	d01a      	beq.n	34189bae <RCCEx_GetSAICLKFreq+0x17a>
34189b78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189b7c:	d829      	bhi.n	34189bd2 <RCCEx_GetSAICLKFreq+0x19e>
34189b7e:	2b00      	cmp	r3, #0
34189b80:	d003      	beq.n	34189b8a <RCCEx_GetSAICLKFreq+0x156>
34189b82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189b86:	d009      	beq.n	34189b9c <RCCEx_GetSAICLKFreq+0x168>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189b88:	e023      	b.n	34189bd2 <RCCEx_GetSAICLKFreq+0x19e>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189b8a:	f7fd fe97 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34189b8e:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189b90:	68fa      	ldr	r2, [r7, #12]
34189b92:	68bb      	ldr	r3, [r7, #8]
34189b94:	fbb2 f3f3 	udiv	r3, r2, r3
34189b98:	60fb      	str	r3, [r7, #12]
            break;
34189b9a:	e01b      	b.n	34189bd4 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189b9c:	f7fd fed4 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189ba0:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189ba2:	68fa      	ldr	r2, [r7, #12]
34189ba4:	68bb      	ldr	r3, [r7, #8]
34189ba6:	fbb2 f3f3 	udiv	r3, r2, r3
34189baa:	60fb      	str	r3, [r7, #12]
            break;
34189bac:	e012      	b.n	34189bd4 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189bae:	f7fd ff11 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189bb2:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189bb4:	68fa      	ldr	r2, [r7, #12]
34189bb6:	68bb      	ldr	r3, [r7, #8]
34189bb8:	fbb2 f3f3 	udiv	r3, r2, r3
34189bbc:	60fb      	str	r3, [r7, #12]
            break;
34189bbe:	e009      	b.n	34189bd4 <RCCEx_GetSAICLKFreq+0x1a0>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189bc0:	f7fd ff4e 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189bc4:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189bc6:	68fa      	ldr	r2, [r7, #12]
34189bc8:	68bb      	ldr	r3, [r7, #8]
34189bca:	fbb2 f3f3 	udiv	r3, r2, r3
34189bce:	60fb      	str	r3, [r7, #12]
            break;
34189bd0:	e000      	b.n	34189bd4 <RCCEx_GetSAICLKFreq+0x1a0>
            break;
34189bd2:	bf00      	nop
        }
      }
      break;
34189bd4:	e062      	b.n	34189c9c <RCCEx_GetSAICLKFreq+0x268>

    case LL_RCC_SAI1_CLKSOURCE_IC8:
    case LL_RCC_SAI2_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
34189bd6:	f7fa fbdd 	bl	34184394 <LL_RCC_IC8_IsEnabled>
34189bda:	4603      	mov	r3, r0
34189bdc:	2b00      	cmp	r3, #0
34189bde:	d05f      	beq.n	34189ca0 <RCCEx_GetSAICLKFreq+0x26c>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34189be0:	f7fa fbfa 	bl	341843d8 <LL_RCC_IC8_GetDivider>
34189be4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34189be6:	f7fa fbe9 	bl	341843bc <LL_RCC_IC8_GetSource>
34189bea:	4603      	mov	r3, r0
34189bec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189bf0:	d029      	beq.n	34189c46 <RCCEx_GetSAICLKFreq+0x212>
34189bf2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189bf6:	d82f      	bhi.n	34189c58 <RCCEx_GetSAICLKFreq+0x224>
34189bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189bfc:	d01a      	beq.n	34189c34 <RCCEx_GetSAICLKFreq+0x200>
34189bfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189c02:	d829      	bhi.n	34189c58 <RCCEx_GetSAICLKFreq+0x224>
34189c04:	2b00      	cmp	r3, #0
34189c06:	d003      	beq.n	34189c10 <RCCEx_GetSAICLKFreq+0x1dc>
34189c08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189c0c:	d009      	beq.n	34189c22 <RCCEx_GetSAICLKFreq+0x1ee>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sai_frequency = sai_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189c0e:	e023      	b.n	34189c58 <RCCEx_GetSAICLKFreq+0x224>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189c10:	f7fd fe54 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34189c14:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189c16:	68fa      	ldr	r2, [r7, #12]
34189c18:	68bb      	ldr	r3, [r7, #8]
34189c1a:	fbb2 f3f3 	udiv	r3, r2, r3
34189c1e:	60fb      	str	r3, [r7, #12]
            break;
34189c20:	e01b      	b.n	34189c5a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189c22:	f7fd fe91 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189c26:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189c28:	68fa      	ldr	r2, [r7, #12]
34189c2a:	68bb      	ldr	r3, [r7, #8]
34189c2c:	fbb2 f3f3 	udiv	r3, r2, r3
34189c30:	60fb      	str	r3, [r7, #12]
            break;
34189c32:	e012      	b.n	34189c5a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189c34:	f7fd fece 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189c38:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189c3a:	68fa      	ldr	r2, [r7, #12]
34189c3c:	68bb      	ldr	r3, [r7, #8]
34189c3e:	fbb2 f3f3 	udiv	r3, r2, r3
34189c42:	60fb      	str	r3, [r7, #12]
            break;
34189c44:	e009      	b.n	34189c5a <RCCEx_GetSAICLKFreq+0x226>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189c46:	f7fd ff0b 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189c4a:	60f8      	str	r0, [r7, #12]
            sai_frequency = sai_frequency / ic_divider;
34189c4c:	68fa      	ldr	r2, [r7, #12]
34189c4e:	68bb      	ldr	r3, [r7, #8]
34189c50:	fbb2 f3f3 	udiv	r3, r2, r3
34189c54:	60fb      	str	r3, [r7, #12]
            break;
34189c56:	e000      	b.n	34189c5a <RCCEx_GetSAICLKFreq+0x226>
            break;
34189c58:	bf00      	nop
        }
      }
      break;
34189c5a:	e021      	b.n	34189ca0 <RCCEx_GetSAICLKFreq+0x26c>

    case LL_RCC_SAI1_CLKSOURCE_HSI:
    case LL_RCC_SAI2_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34189c5c:	f7f9 fbb6 	bl	341833cc <LL_RCC_HSI_IsReady>
34189c60:	4603      	mov	r3, r0
34189c62:	2b00      	cmp	r3, #0
34189c64:	d01e      	beq.n	34189ca4 <RCCEx_GetSAICLKFreq+0x270>
      {
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34189c66:	f7f9 fbc3 	bl	341833f0 <LL_RCC_HSI_GetDivider>
34189c6a:	4603      	mov	r3, r0
34189c6c:	09db      	lsrs	r3, r3, #7
34189c6e:	4a21      	ldr	r2, [pc, #132]	@ (34189cf4 <RCCEx_GetSAICLKFreq+0x2c0>)
34189c70:	fa22 f303 	lsr.w	r3, r2, r3
34189c74:	60fb      	str	r3, [r7, #12]
      }
      break;
34189c76:	e015      	b.n	34189ca4 <RCCEx_GetSAICLKFreq+0x270>

    case LL_RCC_SAI1_CLKSOURCE_MSI:
    case LL_RCC_SAI2_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
34189c78:	f7f9 fbc8 	bl	3418340c <LL_RCC_MSI_IsReady>
34189c7c:	4603      	mov	r3, r0
34189c7e:	2b00      	cmp	r3, #0
34189c80:	d012      	beq.n	34189ca8 <RCCEx_GetSAICLKFreq+0x274>
      {
        sai_frequency = MSI_VALUE;
34189c82:	4b1d      	ldr	r3, [pc, #116]	@ (34189cf8 <RCCEx_GetSAICLKFreq+0x2c4>)
34189c84:	60fb      	str	r3, [r7, #12]
      }
      break;
34189c86:	e00f      	b.n	34189ca8 <RCCEx_GetSAICLKFreq+0x274>

    case LL_RCC_SAI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SAI2_CLKSOURCE_I2S_CKIN:
      sai_frequency = EXTERNAL_CLOCK_VALUE;
34189c88:	4b1c      	ldr	r3, [pc, #112]	@ (34189cfc <RCCEx_GetSAICLKFreq+0x2c8>)
34189c8a:	60fb      	str	r3, [r7, #12]
      break;
34189c8c:	e00d      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>

    case LL_RCC_SAI1_CLKSOURCE_SPDIFRX1:
    case LL_RCC_SAI2_CLKSOURCE_SPDIFRX1:
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
34189c8e:	2007      	movs	r0, #7
34189c90:	f000 f920 	bl	34189ed4 <RCCEx_GetSPDIFRXCLKFreq>
34189c94:	60f8      	str	r0, [r7, #12]
      break;
34189c96:	e008      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>

    default:
      /* Unexpected case */
      break;
34189c98:	bf00      	nop
34189c9a:	e006      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>
      break;
34189c9c:	bf00      	nop
34189c9e:	e004      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>
      break;
34189ca0:	bf00      	nop
34189ca2:	e002      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>
      break;
34189ca4:	bf00      	nop
34189ca6:	e000      	b.n	34189caa <RCCEx_GetSAICLKFreq+0x276>
      break;
34189ca8:	bf00      	nop
  }

  return sai_frequency;
34189caa:	68fb      	ldr	r3, [r7, #12]
}
34189cac:	4618      	mov	r0, r3
34189cae:	3710      	adds	r7, #16
34189cb0:	46bd      	mov	sp, r7
34189cb2:	bd80      	pop	{r7, pc}
34189cb4:	07071818 	.word	0x07071818
34189cb8:	07071418 	.word	0x07071418
34189cbc:	07061818 	.word	0x07061818
34189cc0:	07061418 	.word	0x07061418
34189cc4:	07051818 	.word	0x07051818
34189cc8:	07051418 	.word	0x07051418
34189ccc:	07041818 	.word	0x07041818
34189cd0:	07041418 	.word	0x07041418
34189cd4:	07031818 	.word	0x07031818
34189cd8:	07031418 	.word	0x07031418
34189cdc:	07021818 	.word	0x07021818
34189ce0:	07021418 	.word	0x07021418
34189ce4:	07011818 	.word	0x07011818
34189ce8:	07011418 	.word	0x07011418
34189cec:	07001418 	.word	0x07001418
34189cf0:	07001818 	.word	0x07001818
34189cf4:	03d09000 	.word	0x03d09000
34189cf8:	003d0900 	.word	0x003d0900
34189cfc:	00bb8000 	.word	0x00bb8000

34189d00 <RCCEx_GetSDMMCCLKFreq>:
  *         @arg @ref RCCEx_SDMMC2_Clock_Source
  * @retval SDMMC clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSDMMCCLKFreq(uint32_t SDMMCxSource)
{
34189d00:	b580      	push	{r7, lr}
34189d02:	b084      	sub	sp, #16
34189d04:	af00      	add	r7, sp, #0
34189d06:	6078      	str	r0, [r7, #4]
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
34189d08:	2300      	movs	r3, #0
34189d0a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
34189d0c:	6878      	ldr	r0, [r7, #4]
34189d0e:	f7f9 ff1b 	bl	34183b48 <LL_RCC_GetSDMMCClockSource>
34189d12:	4603      	mov	r3, r0
34189d14:	4a67      	ldr	r2, [pc, #412]	@ (34189eb4 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
34189d16:	4293      	cmp	r3, r2
34189d18:	d07e      	beq.n	34189e18 <RCCEx_GetSDMMCCLKFreq+0x118>
34189d1a:	4a66      	ldr	r2, [pc, #408]	@ (34189eb4 <RCCEx_GetSDMMCCLKFreq+0x1b4>)
34189d1c:	4293      	cmp	r3, r2
34189d1e:	f200 80be 	bhi.w	34189e9e <RCCEx_GetSDMMCCLKFreq+0x19e>
34189d22:	4a65      	ldr	r2, [pc, #404]	@ (34189eb8 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
34189d24:	4293      	cmp	r3, r2
34189d26:	d077      	beq.n	34189e18 <RCCEx_GetSDMMCCLKFreq+0x118>
34189d28:	4a63      	ldr	r2, [pc, #396]	@ (34189eb8 <RCCEx_GetSDMMCCLKFreq+0x1b8>)
34189d2a:	4293      	cmp	r3, r2
34189d2c:	f200 80b7 	bhi.w	34189e9e <RCCEx_GetSDMMCCLKFreq+0x19e>
34189d30:	4a62      	ldr	r2, [pc, #392]	@ (34189ebc <RCCEx_GetSDMMCCLKFreq+0x1bc>)
34189d32:	4293      	cmp	r3, r2
34189d34:	d02c      	beq.n	34189d90 <RCCEx_GetSDMMCCLKFreq+0x90>
34189d36:	4a61      	ldr	r2, [pc, #388]	@ (34189ebc <RCCEx_GetSDMMCCLKFreq+0x1bc>)
34189d38:	4293      	cmp	r3, r2
34189d3a:	f200 80b0 	bhi.w	34189e9e <RCCEx_GetSDMMCCLKFreq+0x19e>
34189d3e:	4a60      	ldr	r2, [pc, #384]	@ (34189ec0 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
34189d40:	4293      	cmp	r3, r2
34189d42:	d025      	beq.n	34189d90 <RCCEx_GetSDMMCCLKFreq+0x90>
34189d44:	4a5e      	ldr	r2, [pc, #376]	@ (34189ec0 <RCCEx_GetSDMMCCLKFreq+0x1c0>)
34189d46:	4293      	cmp	r3, r2
34189d48:	f200 80a9 	bhi.w	34189e9e <RCCEx_GetSDMMCCLKFreq+0x19e>
34189d4c:	4a5d      	ldr	r2, [pc, #372]	@ (34189ec4 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
34189d4e:	4293      	cmp	r3, r2
34189d50:	d019      	beq.n	34189d86 <RCCEx_GetSDMMCCLKFreq+0x86>
34189d52:	4a5c      	ldr	r2, [pc, #368]	@ (34189ec4 <RCCEx_GetSDMMCCLKFreq+0x1c4>)
34189d54:	4293      	cmp	r3, r2
34189d56:	f200 80a2 	bhi.w	34189e9e <RCCEx_GetSDMMCCLKFreq+0x19e>
34189d5a:	4a5b      	ldr	r2, [pc, #364]	@ (34189ec8 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
34189d5c:	4293      	cmp	r3, r2
34189d5e:	d012      	beq.n	34189d86 <RCCEx_GetSDMMCCLKFreq+0x86>
34189d60:	4a59      	ldr	r2, [pc, #356]	@ (34189ec8 <RCCEx_GetSDMMCCLKFreq+0x1c8>)
34189d62:	4293      	cmp	r3, r2
34189d64:	f200 809b 	bhi.w	34189e9e <RCCEx_GetSDMMCCLKFreq+0x19e>
34189d68:	4a58      	ldr	r2, [pc, #352]	@ (34189ecc <RCCEx_GetSDMMCCLKFreq+0x1cc>)
34189d6a:	4293      	cmp	r3, r2
34189d6c:	d003      	beq.n	34189d76 <RCCEx_GetSDMMCCLKFreq+0x76>
34189d6e:	4a58      	ldr	r2, [pc, #352]	@ (34189ed0 <RCCEx_GetSDMMCCLKFreq+0x1d0>)
34189d70:	4293      	cmp	r3, r2
34189d72:	f040 8094 	bne.w	34189e9e <RCCEx_GetSDMMCCLKFreq+0x19e>
  {
    case LL_RCC_SDMMC1_CLKSOURCE_HCLK:
    case LL_RCC_SDMMC2_CLKSOURCE_HCLK:
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34189d76:	f7f8 ff15 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34189d7a:	4603      	mov	r3, r0
34189d7c:	4618      	mov	r0, r3
34189d7e:	f7fd feb5 	bl	34187aec <RCCEx_GetHCLKFreq>
34189d82:	60f8      	str	r0, [r7, #12]
      break;
34189d84:	e090      	b.n	34189ea8 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_CLKP:
    case LL_RCC_SDMMC2_CLKSOURCE_CLKP:
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189d86:	2007      	movs	r0, #7
34189d88:	f7fe f99c 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34189d8c:	60f8      	str	r0, [r7, #12]
      break;
34189d8e:	e08b      	b.n	34189ea8 <RCCEx_GetSDMMCCLKFreq+0x1a8>

    case LL_RCC_SDMMC1_CLKSOURCE_IC4:
    case LL_RCC_SDMMC2_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
34189d90:	f7fa fa40 	bl	34184214 <LL_RCC_IC4_IsEnabled>
34189d94:	4603      	mov	r3, r0
34189d96:	2b00      	cmp	r3, #0
34189d98:	f000 8083 	beq.w	34189ea2 <RCCEx_GetSDMMCCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
34189d9c:	f7fa fa5c 	bl	34184258 <LL_RCC_IC4_GetDivider>
34189da0:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
34189da2:	f7fa fa4b 	bl	3418423c <LL_RCC_IC4_GetSource>
34189da6:	4603      	mov	r3, r0
34189da8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189dac:	d029      	beq.n	34189e02 <RCCEx_GetSDMMCCLKFreq+0x102>
34189dae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189db2:	d82f      	bhi.n	34189e14 <RCCEx_GetSDMMCCLKFreq+0x114>
34189db4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189db8:	d01a      	beq.n	34189df0 <RCCEx_GetSDMMCCLKFreq+0xf0>
34189dba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189dbe:	d829      	bhi.n	34189e14 <RCCEx_GetSDMMCCLKFreq+0x114>
34189dc0:	2b00      	cmp	r3, #0
34189dc2:	d003      	beq.n	34189dcc <RCCEx_GetSDMMCCLKFreq+0xcc>
34189dc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189dc8:	d009      	beq.n	34189dde <RCCEx_GetSDMMCCLKFreq+0xde>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189dca:	e023      	b.n	34189e14 <RCCEx_GetSDMMCCLKFreq+0x114>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189dcc:	f7fd fd76 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34189dd0:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189dd2:	68fa      	ldr	r2, [r7, #12]
34189dd4:	68bb      	ldr	r3, [r7, #8]
34189dd6:	fbb2 f3f3 	udiv	r3, r2, r3
34189dda:	60fb      	str	r3, [r7, #12]
            break;
34189ddc:	e01b      	b.n	34189e16 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189dde:	f7fd fdb3 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189de2:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189de4:	68fa      	ldr	r2, [r7, #12]
34189de6:	68bb      	ldr	r3, [r7, #8]
34189de8:	fbb2 f3f3 	udiv	r3, r2, r3
34189dec:	60fb      	str	r3, [r7, #12]
            break;
34189dee:	e012      	b.n	34189e16 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189df0:	f7fd fdf0 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189df4:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189df6:	68fa      	ldr	r2, [r7, #12]
34189df8:	68bb      	ldr	r3, [r7, #8]
34189dfa:	fbb2 f3f3 	udiv	r3, r2, r3
34189dfe:	60fb      	str	r3, [r7, #12]
            break;
34189e00:	e009      	b.n	34189e16 <RCCEx_GetSDMMCCLKFreq+0x116>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189e02:	f7fd fe2d 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189e06:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189e08:	68fa      	ldr	r2, [r7, #12]
34189e0a:	68bb      	ldr	r3, [r7, #8]
34189e0c:	fbb2 f3f3 	udiv	r3, r2, r3
34189e10:	60fb      	str	r3, [r7, #12]
            break;
34189e12:	e000      	b.n	34189e16 <RCCEx_GetSDMMCCLKFreq+0x116>
            break;
34189e14:	bf00      	nop
        }
      }
      break;
34189e16:	e044      	b.n	34189ea2 <RCCEx_GetSDMMCCLKFreq+0x1a2>

    case LL_RCC_SDMMC1_CLKSOURCE_IC5:
    case LL_RCC_SDMMC2_CLKSOURCE_IC5:
      if (LL_RCC_IC5_IsEnabled() != 0U)
34189e18:	f7fa fa3c 	bl	34184294 <LL_RCC_IC5_IsEnabled>
34189e1c:	4603      	mov	r3, r0
34189e1e:	2b00      	cmp	r3, #0
34189e20:	d041      	beq.n	34189ea6 <RCCEx_GetSDMMCCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC5_GetDivider();
34189e22:	f7fa fa59 	bl	341842d8 <LL_RCC_IC5_GetDivider>
34189e26:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC5_GetSource())
34189e28:	f7fa fa48 	bl	341842bc <LL_RCC_IC5_GetSource>
34189e2c:	4603      	mov	r3, r0
34189e2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189e32:	d029      	beq.n	34189e88 <RCCEx_GetSDMMCCLKFreq+0x188>
34189e34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189e38:	d82f      	bhi.n	34189e9a <RCCEx_GetSDMMCCLKFreq+0x19a>
34189e3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e3e:	d01a      	beq.n	34189e76 <RCCEx_GetSDMMCCLKFreq+0x176>
34189e40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189e44:	d829      	bhi.n	34189e9a <RCCEx_GetSDMMCCLKFreq+0x19a>
34189e46:	2b00      	cmp	r3, #0
34189e48:	d003      	beq.n	34189e52 <RCCEx_GetSDMMCCLKFreq+0x152>
34189e4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189e4e:	d009      	beq.n	34189e64 <RCCEx_GetSDMMCCLKFreq+0x164>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            sdmmc_frequency = sdmmc_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189e50:	e023      	b.n	34189e9a <RCCEx_GetSDMMCCLKFreq+0x19a>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189e52:	f7fd fd33 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34189e56:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189e58:	68fa      	ldr	r2, [r7, #12]
34189e5a:	68bb      	ldr	r3, [r7, #8]
34189e5c:	fbb2 f3f3 	udiv	r3, r2, r3
34189e60:	60fb      	str	r3, [r7, #12]
            break;
34189e62:	e01b      	b.n	34189e9c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189e64:	f7fd fd70 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189e68:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189e6a:	68fa      	ldr	r2, [r7, #12]
34189e6c:	68bb      	ldr	r3, [r7, #8]
34189e6e:	fbb2 f3f3 	udiv	r3, r2, r3
34189e72:	60fb      	str	r3, [r7, #12]
            break;
34189e74:	e012      	b.n	34189e9c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189e76:	f7fd fdad 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189e7a:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189e7c:	68fa      	ldr	r2, [r7, #12]
34189e7e:	68bb      	ldr	r3, [r7, #8]
34189e80:	fbb2 f3f3 	udiv	r3, r2, r3
34189e84:	60fb      	str	r3, [r7, #12]
            break;
34189e86:	e009      	b.n	34189e9c <RCCEx_GetSDMMCCLKFreq+0x19c>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189e88:	f7fd fdea 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189e8c:	60f8      	str	r0, [r7, #12]
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34189e8e:	68fa      	ldr	r2, [r7, #12]
34189e90:	68bb      	ldr	r3, [r7, #8]
34189e92:	fbb2 f3f3 	udiv	r3, r2, r3
34189e96:	60fb      	str	r3, [r7, #12]
            break;
34189e98:	e000      	b.n	34189e9c <RCCEx_GetSDMMCCLKFreq+0x19c>
            break;
34189e9a:	bf00      	nop
        }
      }
      break;
34189e9c:	e003      	b.n	34189ea6 <RCCEx_GetSDMMCCLKFreq+0x1a6>

    default:
      /* Unexpected case */
      break;
34189e9e:	bf00      	nop
34189ea0:	e002      	b.n	34189ea8 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
34189ea2:	bf00      	nop
34189ea4:	e000      	b.n	34189ea8 <RCCEx_GetSDMMCCLKFreq+0x1a8>
      break;
34189ea6:	bf00      	nop
  }

  return sdmmc_frequency;
34189ea8:	68fb      	ldr	r3, [r7, #12]
}
34189eaa:	4618      	mov	r0, r3
34189eac:	3710      	adds	r7, #16
34189eae:	46bd      	mov	sp, r7
34189eb0:	bd80      	pop	{r7, pc}
34189eb2:	bf00      	nop
34189eb4:	0303041c 	.word	0x0303041c
34189eb8:	0303001c 	.word	0x0303001c
34189ebc:	0302041c 	.word	0x0302041c
34189ec0:	0302001c 	.word	0x0302001c
34189ec4:	0301041c 	.word	0x0301041c
34189ec8:	0301001c 	.word	0x0301001c
34189ecc:	0300001c 	.word	0x0300001c
34189ed0:	0300041c 	.word	0x0300041c

34189ed4 <RCCEx_GetSPDIFRXCLKFreq>:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
{
34189ed4:	b580      	push	{r7, lr}
34189ed6:	b084      	sub	sp, #16
34189ed8:	af00      	add	r7, sp, #0
34189eda:	6078      	str	r0, [r7, #4]
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
34189edc:	2300      	movs	r3, #0
34189ede:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
34189ee0:	6878      	ldr	r0, [r7, #4]
34189ee2:	f7f9 fe3d 	bl	34183b60 <LL_RCC_GetSPDIFRXClockSource>
34189ee6:	4603      	mov	r3, r0
34189ee8:	2b06      	cmp	r3, #6
34189eea:	f200 80c2 	bhi.w	3418a072 <RCCEx_GetSPDIFRXCLKFreq+0x19e>
34189eee:	a201      	add	r2, pc, #4	@ (adr r2, 34189ef4 <RCCEx_GetSPDIFRXCLKFreq+0x20>)
34189ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34189ef4:	34189f11 	.word	0x34189f11
34189ef8:	34189f29 	.word	0x34189f29
34189efc:	34189f33 	.word	0x34189f33
34189f00:	34189fbb 	.word	0x34189fbb
34189f04:	3418a05d 	.word	0x3418a05d
34189f08:	3418a041 	.word	0x3418a041
34189f0c:	3418a06d 	.word	0x3418a06d
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34189f10:	f7f8 fe48 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
34189f14:	4603      	mov	r3, r0
34189f16:	4618      	mov	r0, r3
34189f18:	f7fd fde8 	bl	34187aec <RCCEx_GetHCLKFreq>
34189f1c:	4603      	mov	r3, r0
34189f1e:	4618      	mov	r0, r3
34189f20:	f7fd fdf5 	bl	34187b0e <RCCEx_GetPCLK1Freq>
34189f24:	60f8      	str	r0, [r7, #12]
      break;
34189f26:	e0ad      	b.n	3418a084 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_CLKP:
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34189f28:	2007      	movs	r0, #7
34189f2a:	f7fe f8cb 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
34189f2e:	60f8      	str	r0, [r7, #12]
      break;
34189f30:	e0a8      	b.n	3418a084 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC7:
      if (LL_RCC_IC7_IsEnabled() != 0U)
34189f32:	f7fa f9ef 	bl	34184314 <LL_RCC_IC7_IsEnabled>
34189f36:	4603      	mov	r3, r0
34189f38:	2b00      	cmp	r3, #0
34189f3a:	f000 809c 	beq.w	3418a076 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>
      {
        ic_divider = LL_RCC_IC7_GetDivider();
34189f3e:	f7fa fa0b 	bl	34184358 <LL_RCC_IC7_GetDivider>
34189f42:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC7_GetSource())
34189f44:	f7fa f9fa 	bl	3418433c <LL_RCC_IC7_GetSource>
34189f48:	4603      	mov	r3, r0
34189f4a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189f4e:	d029      	beq.n	34189fa4 <RCCEx_GetSPDIFRXCLKFreq+0xd0>
34189f50:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189f54:	d82f      	bhi.n	34189fb6 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
34189f56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189f5a:	d01a      	beq.n	34189f92 <RCCEx_GetSPDIFRXCLKFreq+0xbe>
34189f5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189f60:	d829      	bhi.n	34189fb6 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
34189f62:	2b00      	cmp	r3, #0
34189f64:	d003      	beq.n	34189f6e <RCCEx_GetSPDIFRXCLKFreq+0x9a>
34189f66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189f6a:	d009      	beq.n	34189f80 <RCCEx_GetSPDIFRXCLKFreq+0xac>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189f6c:	e023      	b.n	34189fb6 <RCCEx_GetSPDIFRXCLKFreq+0xe2>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189f6e:	f7fd fca5 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34189f72:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34189f74:	68fa      	ldr	r2, [r7, #12]
34189f76:	68bb      	ldr	r3, [r7, #8]
34189f78:	fbb2 f3f3 	udiv	r3, r2, r3
34189f7c:	60fb      	str	r3, [r7, #12]
            break;
34189f7e:	e01b      	b.n	34189fb8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34189f80:	f7fd fce2 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
34189f84:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34189f86:	68fa      	ldr	r2, [r7, #12]
34189f88:	68bb      	ldr	r3, [r7, #8]
34189f8a:	fbb2 f3f3 	udiv	r3, r2, r3
34189f8e:	60fb      	str	r3, [r7, #12]
            break;
34189f90:	e012      	b.n	34189fb8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34189f92:	f7fd fd1f 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
34189f96:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34189f98:	68fa      	ldr	r2, [r7, #12]
34189f9a:	68bb      	ldr	r3, [r7, #8]
34189f9c:	fbb2 f3f3 	udiv	r3, r2, r3
34189fa0:	60fb      	str	r3, [r7, #12]
            break;
34189fa2:	e009      	b.n	34189fb8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34189fa4:	f7fd fd5c 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
34189fa8:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34189faa:	68fa      	ldr	r2, [r7, #12]
34189fac:	68bb      	ldr	r3, [r7, #8]
34189fae:	fbb2 f3f3 	udiv	r3, r2, r3
34189fb2:	60fb      	str	r3, [r7, #12]
            break;
34189fb4:	e000      	b.n	34189fb8 <RCCEx_GetSPDIFRXCLKFreq+0xe4>
            break;
34189fb6:	bf00      	nop
        }
      }
      break;
34189fb8:	e05d      	b.n	3418a076 <RCCEx_GetSPDIFRXCLKFreq+0x1a2>

    case LL_RCC_SPDIFRX1_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
34189fba:	f7fa f9eb 	bl	34184394 <LL_RCC_IC8_IsEnabled>
34189fbe:	4603      	mov	r3, r0
34189fc0:	2b00      	cmp	r3, #0
34189fc2:	d05a      	beq.n	3418a07a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
34189fc4:	f7fa fa08 	bl	341843d8 <LL_RCC_IC8_GetDivider>
34189fc8:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
34189fca:	f7fa f9f7 	bl	341843bc <LL_RCC_IC8_GetSource>
34189fce:	4603      	mov	r3, r0
34189fd0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189fd4:	d029      	beq.n	3418a02a <RCCEx_GetSPDIFRXCLKFreq+0x156>
34189fd6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34189fda:	d82f      	bhi.n	3418a03c <RCCEx_GetSPDIFRXCLKFreq+0x168>
34189fdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189fe0:	d01a      	beq.n	3418a018 <RCCEx_GetSPDIFRXCLKFreq+0x144>
34189fe2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34189fe6:	d829      	bhi.n	3418a03c <RCCEx_GetSPDIFRXCLKFreq+0x168>
34189fe8:	2b00      	cmp	r3, #0
34189fea:	d003      	beq.n	34189ff4 <RCCEx_GetSPDIFRXCLKFreq+0x120>
34189fec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34189ff0:	d009      	beq.n	3418a006 <RCCEx_GetSPDIFRXCLKFreq+0x132>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spdifrx_frequency = spdifrx_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
34189ff2:	e023      	b.n	3418a03c <RCCEx_GetSPDIFRXCLKFreq+0x168>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34189ff4:	f7fd fc62 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
34189ff8:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34189ffa:	68fa      	ldr	r2, [r7, #12]
34189ffc:	68bb      	ldr	r3, [r7, #8]
34189ffe:	fbb2 f3f3 	udiv	r3, r2, r3
3418a002:	60fb      	str	r3, [r7, #12]
            break;
3418a004:	e01b      	b.n	3418a03e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a006:	f7fd fc9f 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418a00a:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a00c:	68fa      	ldr	r2, [r7, #12]
3418a00e:	68bb      	ldr	r3, [r7, #8]
3418a010:	fbb2 f3f3 	udiv	r3, r2, r3
3418a014:	60fb      	str	r3, [r7, #12]
            break;
3418a016:	e012      	b.n	3418a03e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a018:	f7fd fcdc 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a01c:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a01e:	68fa      	ldr	r2, [r7, #12]
3418a020:	68bb      	ldr	r3, [r7, #8]
3418a022:	fbb2 f3f3 	udiv	r3, r2, r3
3418a026:	60fb      	str	r3, [r7, #12]
            break;
3418a028:	e009      	b.n	3418a03e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a02a:	f7fd fd19 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418a02e:	60f8      	str	r0, [r7, #12]
            spdifrx_frequency = spdifrx_frequency / ic_divider;
3418a030:	68fa      	ldr	r2, [r7, #12]
3418a032:	68bb      	ldr	r3, [r7, #8]
3418a034:	fbb2 f3f3 	udiv	r3, r2, r3
3418a038:	60fb      	str	r3, [r7, #12]
            break;
3418a03a:	e000      	b.n	3418a03e <RCCEx_GetSPDIFRXCLKFreq+0x16a>
            break;
3418a03c:	bf00      	nop
        }
      }
      break;
3418a03e:	e01c      	b.n	3418a07a <RCCEx_GetSPDIFRXCLKFreq+0x1a6>

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418a040:	f7f9 f9c4 	bl	341833cc <LL_RCC_HSI_IsReady>
3418a044:	4603      	mov	r3, r0
3418a046:	2b00      	cmp	r3, #0
3418a048:	d019      	beq.n	3418a07e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a04a:	f7f9 f9d1 	bl	341833f0 <LL_RCC_HSI_GetDivider>
3418a04e:	4603      	mov	r3, r0
3418a050:	09db      	lsrs	r3, r3, #7
3418a052:	4a0f      	ldr	r2, [pc, #60]	@ (3418a090 <RCCEx_GetSPDIFRXCLKFreq+0x1bc>)
3418a054:	fa22 f303 	lsr.w	r3, r2, r3
3418a058:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a05a:	e010      	b.n	3418a07e <RCCEx_GetSPDIFRXCLKFreq+0x1aa>

    case LL_RCC_SPDIFRX1_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418a05c:	f7f9 f9d6 	bl	3418340c <LL_RCC_MSI_IsReady>
3418a060:	4603      	mov	r3, r0
3418a062:	2b00      	cmp	r3, #0
3418a064:	d00d      	beq.n	3418a082 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>
      {
        spdifrx_frequency = MSI_VALUE;
3418a066:	4b0b      	ldr	r3, [pc, #44]	@ (3418a094 <RCCEx_GetSPDIFRXCLKFreq+0x1c0>)
3418a068:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a06a:	e00a      	b.n	3418a082 <RCCEx_GetSPDIFRXCLKFreq+0x1ae>

    case LL_RCC_SPDIFRX1_CLKSOURCE_I2S_CKIN:
      spdifrx_frequency = EXTERNAL_CLOCK_VALUE;
3418a06c:	4b0a      	ldr	r3, [pc, #40]	@ (3418a098 <RCCEx_GetSPDIFRXCLKFreq+0x1c4>)
3418a06e:	60fb      	str	r3, [r7, #12]
      break;
3418a070:	e008      	b.n	3418a084 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>

    default:
      /* Unexpected case */
      break;
3418a072:	bf00      	nop
3418a074:	e006      	b.n	3418a084 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a076:	bf00      	nop
3418a078:	e004      	b.n	3418a084 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a07a:	bf00      	nop
3418a07c:	e002      	b.n	3418a084 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a07e:	bf00      	nop
3418a080:	e000      	b.n	3418a084 <RCCEx_GetSPDIFRXCLKFreq+0x1b0>
      break;
3418a082:	bf00      	nop
  }

  return spdifrx_frequency;
3418a084:	68fb      	ldr	r3, [r7, #12]
}
3418a086:	4618      	mov	r0, r3
3418a088:	3710      	adds	r7, #16
3418a08a:	46bd      	mov	sp, r7
3418a08c:	bd80      	pop	{r7, pc}
3418a08e:	bf00      	nop
3418a090:	03d09000 	.word	0x03d09000
3418a094:	003d0900 	.word	0x003d0900
3418a098:	00bb8000 	.word	0x00bb8000

3418a09c <RCCEx_GetSPICLKFreq>:
  *         @arg @ref RCCEx_SPI6_Clock_Source
  * @retval SPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPICLKFreq(uint32_t SPIxSource)
{
3418a09c:	b580      	push	{r7, lr}
3418a09e:	b084      	sub	sp, #16
3418a0a0:	af00      	add	r7, sp, #0
3418a0a2:	6078      	str	r0, [r7, #4]
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a0a4:	2300      	movs	r3, #0
3418a0a6:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetSPIClockSource(SPIxSource))
3418a0a8:	6878      	ldr	r0, [r7, #4]
3418a0aa:	f7f9 fd6b 	bl	34183b84 <LL_RCC_GetSPIClockSource>
3418a0ae:	4603      	mov	r3, r0
3418a0b0:	4aa7      	ldr	r2, [pc, #668]	@ (3418a350 <RCCEx_GetSPICLKFreq+0x2b4>)
3418a0b2:	4293      	cmp	r3, r2
3418a0b4:	f000 829e 	beq.w	3418a5f4 <RCCEx_GetSPICLKFreq+0x558>
3418a0b8:	4aa5      	ldr	r2, [pc, #660]	@ (3418a350 <RCCEx_GetSPICLKFreq+0x2b4>)
3418a0ba:	4293      	cmp	r3, r2
3418a0bc:	f200 82a5 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a0c0:	4aa4      	ldr	r2, [pc, #656]	@ (3418a354 <RCCEx_GetSPICLKFreq+0x2b8>)
3418a0c2:	4293      	cmp	r3, r2
3418a0c4:	f000 8299 	beq.w	3418a5fa <RCCEx_GetSPICLKFreq+0x55e>
3418a0c8:	4aa2      	ldr	r2, [pc, #648]	@ (3418a354 <RCCEx_GetSPICLKFreq+0x2b8>)
3418a0ca:	4293      	cmp	r3, r2
3418a0cc:	f200 829d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a0d0:	4aa1      	ldr	r2, [pc, #644]	@ (3418a358 <RCCEx_GetSPICLKFreq+0x2bc>)
3418a0d2:	4293      	cmp	r3, r2
3418a0d4:	f000 8291 	beq.w	3418a5fa <RCCEx_GetSPICLKFreq+0x55e>
3418a0d8:	4a9f      	ldr	r2, [pc, #636]	@ (3418a358 <RCCEx_GetSPICLKFreq+0x2bc>)
3418a0da:	4293      	cmp	r3, r2
3418a0dc:	f200 8295 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a0e0:	4a9e      	ldr	r2, [pc, #632]	@ (3418a35c <RCCEx_GetSPICLKFreq+0x2c0>)
3418a0e2:	4293      	cmp	r3, r2
3418a0e4:	f000 8286 	beq.w	3418a5f4 <RCCEx_GetSPICLKFreq+0x558>
3418a0e8:	4a9c      	ldr	r2, [pc, #624]	@ (3418a35c <RCCEx_GetSPICLKFreq+0x2c0>)
3418a0ea:	4293      	cmp	r3, r2
3418a0ec:	f200 828d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a0f0:	4a9b      	ldr	r2, [pc, #620]	@ (3418a360 <RCCEx_GetSPICLKFreq+0x2c4>)
3418a0f2:	4293      	cmp	r3, r2
3418a0f4:	f000 827e 	beq.w	3418a5f4 <RCCEx_GetSPICLKFreq+0x558>
3418a0f8:	4a99      	ldr	r2, [pc, #612]	@ (3418a360 <RCCEx_GetSPICLKFreq+0x2c4>)
3418a0fa:	4293      	cmp	r3, r2
3418a0fc:	f200 8285 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a100:	4a98      	ldr	r2, [pc, #608]	@ (3418a364 <RCCEx_GetSPICLKFreq+0x2c8>)
3418a102:	4293      	cmp	r3, r2
3418a104:	f000 8276 	beq.w	3418a5f4 <RCCEx_GetSPICLKFreq+0x558>
3418a108:	4a96      	ldr	r2, [pc, #600]	@ (3418a364 <RCCEx_GetSPICLKFreq+0x2c8>)
3418a10a:	4293      	cmp	r3, r2
3418a10c:	f200 827d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a110:	4a95      	ldr	r2, [pc, #596]	@ (3418a368 <RCCEx_GetSPICLKFreq+0x2cc>)
3418a112:	4293      	cmp	r3, r2
3418a114:	f000 8258 	beq.w	3418a5c8 <RCCEx_GetSPICLKFreq+0x52c>
3418a118:	4a93      	ldr	r2, [pc, #588]	@ (3418a368 <RCCEx_GetSPICLKFreq+0x2cc>)
3418a11a:	4293      	cmp	r3, r2
3418a11c:	f200 8275 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a120:	4a92      	ldr	r2, [pc, #584]	@ (3418a36c <RCCEx_GetSPICLKFreq+0x2d0>)
3418a122:	4293      	cmp	r3, r2
3418a124:	f000 8250 	beq.w	3418a5c8 <RCCEx_GetSPICLKFreq+0x52c>
3418a128:	4a90      	ldr	r2, [pc, #576]	@ (3418a36c <RCCEx_GetSPICLKFreq+0x2d0>)
3418a12a:	4293      	cmp	r3, r2
3418a12c:	f200 826d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a130:	4a8f      	ldr	r2, [pc, #572]	@ (3418a370 <RCCEx_GetSPICLKFreq+0x2d4>)
3418a132:	4293      	cmp	r3, r2
3418a134:	f000 8248 	beq.w	3418a5c8 <RCCEx_GetSPICLKFreq+0x52c>
3418a138:	4a8d      	ldr	r2, [pc, #564]	@ (3418a370 <RCCEx_GetSPICLKFreq+0x2d4>)
3418a13a:	4293      	cmp	r3, r2
3418a13c:	f200 8265 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a140:	4a8c      	ldr	r2, [pc, #560]	@ (3418a374 <RCCEx_GetSPICLKFreq+0x2d8>)
3418a142:	4293      	cmp	r3, r2
3418a144:	f000 8240 	beq.w	3418a5c8 <RCCEx_GetSPICLKFreq+0x52c>
3418a148:	4a8a      	ldr	r2, [pc, #552]	@ (3418a374 <RCCEx_GetSPICLKFreq+0x2d8>)
3418a14a:	4293      	cmp	r3, r2
3418a14c:	f200 825d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a150:	4a89      	ldr	r2, [pc, #548]	@ (3418a378 <RCCEx_GetSPICLKFreq+0x2dc>)
3418a152:	4293      	cmp	r3, r2
3418a154:	f000 8238 	beq.w	3418a5c8 <RCCEx_GetSPICLKFreq+0x52c>
3418a158:	4a87      	ldr	r2, [pc, #540]	@ (3418a378 <RCCEx_GetSPICLKFreq+0x2dc>)
3418a15a:	4293      	cmp	r3, r2
3418a15c:	f200 8255 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a160:	4a86      	ldr	r2, [pc, #536]	@ (3418a37c <RCCEx_GetSPICLKFreq+0x2e0>)
3418a162:	4293      	cmp	r3, r2
3418a164:	f000 8230 	beq.w	3418a5c8 <RCCEx_GetSPICLKFreq+0x52c>
3418a168:	4a84      	ldr	r2, [pc, #528]	@ (3418a37c <RCCEx_GetSPICLKFreq+0x2e0>)
3418a16a:	4293      	cmp	r3, r2
3418a16c:	f200 824d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a170:	4a83      	ldr	r2, [pc, #524]	@ (3418a380 <RCCEx_GetSPICLKFreq+0x2e4>)
3418a172:	4293      	cmp	r3, r2
3418a174:	f000 8236 	beq.w	3418a5e4 <RCCEx_GetSPICLKFreq+0x548>
3418a178:	4a81      	ldr	r2, [pc, #516]	@ (3418a380 <RCCEx_GetSPICLKFreq+0x2e4>)
3418a17a:	4293      	cmp	r3, r2
3418a17c:	f200 8245 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a180:	4a80      	ldr	r2, [pc, #512]	@ (3418a384 <RCCEx_GetSPICLKFreq+0x2e8>)
3418a182:	4293      	cmp	r3, r2
3418a184:	f000 822e 	beq.w	3418a5e4 <RCCEx_GetSPICLKFreq+0x548>
3418a188:	4a7e      	ldr	r2, [pc, #504]	@ (3418a384 <RCCEx_GetSPICLKFreq+0x2e8>)
3418a18a:	4293      	cmp	r3, r2
3418a18c:	f200 823d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a190:	4a7d      	ldr	r2, [pc, #500]	@ (3418a388 <RCCEx_GetSPICLKFreq+0x2ec>)
3418a192:	4293      	cmp	r3, r2
3418a194:	f000 8226 	beq.w	3418a5e4 <RCCEx_GetSPICLKFreq+0x548>
3418a198:	4a7b      	ldr	r2, [pc, #492]	@ (3418a388 <RCCEx_GetSPICLKFreq+0x2ec>)
3418a19a:	4293      	cmp	r3, r2
3418a19c:	f200 8235 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a1a0:	4a7a      	ldr	r2, [pc, #488]	@ (3418a38c <RCCEx_GetSPICLKFreq+0x2f0>)
3418a1a2:	4293      	cmp	r3, r2
3418a1a4:	f000 821e 	beq.w	3418a5e4 <RCCEx_GetSPICLKFreq+0x548>
3418a1a8:	4a78      	ldr	r2, [pc, #480]	@ (3418a38c <RCCEx_GetSPICLKFreq+0x2f0>)
3418a1aa:	4293      	cmp	r3, r2
3418a1ac:	f200 822d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a1b0:	4a77      	ldr	r2, [pc, #476]	@ (3418a390 <RCCEx_GetSPICLKFreq+0x2f4>)
3418a1b2:	4293      	cmp	r3, r2
3418a1b4:	f000 8216 	beq.w	3418a5e4 <RCCEx_GetSPICLKFreq+0x548>
3418a1b8:	4a75      	ldr	r2, [pc, #468]	@ (3418a390 <RCCEx_GetSPICLKFreq+0x2f4>)
3418a1ba:	4293      	cmp	r3, r2
3418a1bc:	f200 8225 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a1c0:	4a74      	ldr	r2, [pc, #464]	@ (3418a394 <RCCEx_GetSPICLKFreq+0x2f8>)
3418a1c2:	4293      	cmp	r3, r2
3418a1c4:	f000 820e 	beq.w	3418a5e4 <RCCEx_GetSPICLKFreq+0x548>
3418a1c8:	4a72      	ldr	r2, [pc, #456]	@ (3418a394 <RCCEx_GetSPICLKFreq+0x2f8>)
3418a1ca:	4293      	cmp	r3, r2
3418a1cc:	f200 821d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a1d0:	4a71      	ldr	r2, [pc, #452]	@ (3418a398 <RCCEx_GetSPICLKFreq+0x2fc>)
3418a1d2:	4293      	cmp	r3, r2
3418a1d4:	f000 8171 	beq.w	3418a4ba <RCCEx_GetSPICLKFreq+0x41e>
3418a1d8:	4a6f      	ldr	r2, [pc, #444]	@ (3418a398 <RCCEx_GetSPICLKFreq+0x2fc>)
3418a1da:	4293      	cmp	r3, r2
3418a1dc:	f200 8215 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a1e0:	4a6e      	ldr	r2, [pc, #440]	@ (3418a39c <RCCEx_GetSPICLKFreq+0x300>)
3418a1e2:	4293      	cmp	r3, r2
3418a1e4:	f000 81ad 	beq.w	3418a542 <RCCEx_GetSPICLKFreq+0x4a6>
3418a1e8:	4a6c      	ldr	r2, [pc, #432]	@ (3418a39c <RCCEx_GetSPICLKFreq+0x300>)
3418a1ea:	4293      	cmp	r3, r2
3418a1ec:	f200 820d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a1f0:	4a6b      	ldr	r2, [pc, #428]	@ (3418a3a0 <RCCEx_GetSPICLKFreq+0x304>)
3418a1f2:	4293      	cmp	r3, r2
3418a1f4:	f000 81a5 	beq.w	3418a542 <RCCEx_GetSPICLKFreq+0x4a6>
3418a1f8:	4a69      	ldr	r2, [pc, #420]	@ (3418a3a0 <RCCEx_GetSPICLKFreq+0x304>)
3418a1fa:	4293      	cmp	r3, r2
3418a1fc:	f200 8205 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a200:	4a68      	ldr	r2, [pc, #416]	@ (3418a3a4 <RCCEx_GetSPICLKFreq+0x308>)
3418a202:	4293      	cmp	r3, r2
3418a204:	f000 8159 	beq.w	3418a4ba <RCCEx_GetSPICLKFreq+0x41e>
3418a208:	4a66      	ldr	r2, [pc, #408]	@ (3418a3a4 <RCCEx_GetSPICLKFreq+0x308>)
3418a20a:	4293      	cmp	r3, r2
3418a20c:	f200 81fd 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a210:	4a65      	ldr	r2, [pc, #404]	@ (3418a3a8 <RCCEx_GetSPICLKFreq+0x30c>)
3418a212:	4293      	cmp	r3, r2
3418a214:	f000 8151 	beq.w	3418a4ba <RCCEx_GetSPICLKFreq+0x41e>
3418a218:	4a63      	ldr	r2, [pc, #396]	@ (3418a3a8 <RCCEx_GetSPICLKFreq+0x30c>)
3418a21a:	4293      	cmp	r3, r2
3418a21c:	f200 81f5 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a220:	4a62      	ldr	r2, [pc, #392]	@ (3418a3ac <RCCEx_GetSPICLKFreq+0x310>)
3418a222:	4293      	cmp	r3, r2
3418a224:	f000 8149 	beq.w	3418a4ba <RCCEx_GetSPICLKFreq+0x41e>
3418a228:	4a60      	ldr	r2, [pc, #384]	@ (3418a3ac <RCCEx_GetSPICLKFreq+0x310>)
3418a22a:	4293      	cmp	r3, r2
3418a22c:	f200 81ed 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a230:	4a5f      	ldr	r2, [pc, #380]	@ (3418a3b0 <RCCEx_GetSPICLKFreq+0x314>)
3418a232:	4293      	cmp	r3, r2
3418a234:	f000 80fd 	beq.w	3418a432 <RCCEx_GetSPICLKFreq+0x396>
3418a238:	4a5d      	ldr	r2, [pc, #372]	@ (3418a3b0 <RCCEx_GetSPICLKFreq+0x314>)
3418a23a:	4293      	cmp	r3, r2
3418a23c:	f200 81e5 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a240:	4a5c      	ldr	r2, [pc, #368]	@ (3418a3b4 <RCCEx_GetSPICLKFreq+0x318>)
3418a242:	4293      	cmp	r3, r2
3418a244:	f000 8139 	beq.w	3418a4ba <RCCEx_GetSPICLKFreq+0x41e>
3418a248:	4a5a      	ldr	r2, [pc, #360]	@ (3418a3b4 <RCCEx_GetSPICLKFreq+0x318>)
3418a24a:	4293      	cmp	r3, r2
3418a24c:	f200 81dd 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a250:	4a59      	ldr	r2, [pc, #356]	@ (3418a3b8 <RCCEx_GetSPICLKFreq+0x31c>)
3418a252:	4293      	cmp	r3, r2
3418a254:	f000 8131 	beq.w	3418a4ba <RCCEx_GetSPICLKFreq+0x41e>
3418a258:	4a57      	ldr	r2, [pc, #348]	@ (3418a3b8 <RCCEx_GetSPICLKFreq+0x31c>)
3418a25a:	4293      	cmp	r3, r2
3418a25c:	f200 81d5 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a260:	4a56      	ldr	r2, [pc, #344]	@ (3418a3bc <RCCEx_GetSPICLKFreq+0x320>)
3418a262:	4293      	cmp	r3, r2
3418a264:	f000 80e5 	beq.w	3418a432 <RCCEx_GetSPICLKFreq+0x396>
3418a268:	4a54      	ldr	r2, [pc, #336]	@ (3418a3bc <RCCEx_GetSPICLKFreq+0x320>)
3418a26a:	4293      	cmp	r3, r2
3418a26c:	f200 81cd 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a270:	4a53      	ldr	r2, [pc, #332]	@ (3418a3c0 <RCCEx_GetSPICLKFreq+0x324>)
3418a272:	4293      	cmp	r3, r2
3418a274:	f000 80dd 	beq.w	3418a432 <RCCEx_GetSPICLKFreq+0x396>
3418a278:	4a51      	ldr	r2, [pc, #324]	@ (3418a3c0 <RCCEx_GetSPICLKFreq+0x324>)
3418a27a:	4293      	cmp	r3, r2
3418a27c:	f200 81c5 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a280:	4a50      	ldr	r2, [pc, #320]	@ (3418a3c4 <RCCEx_GetSPICLKFreq+0x328>)
3418a282:	4293      	cmp	r3, r2
3418a284:	f000 80d5 	beq.w	3418a432 <RCCEx_GetSPICLKFreq+0x396>
3418a288:	4a4e      	ldr	r2, [pc, #312]	@ (3418a3c4 <RCCEx_GetSPICLKFreq+0x328>)
3418a28a:	4293      	cmp	r3, r2
3418a28c:	f200 81bd 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a290:	4a4d      	ldr	r2, [pc, #308]	@ (3418a3c8 <RCCEx_GetSPICLKFreq+0x32c>)
3418a292:	4293      	cmp	r3, r2
3418a294:	f000 80c8 	beq.w	3418a428 <RCCEx_GetSPICLKFreq+0x38c>
3418a298:	4a4b      	ldr	r2, [pc, #300]	@ (3418a3c8 <RCCEx_GetSPICLKFreq+0x32c>)
3418a29a:	4293      	cmp	r3, r2
3418a29c:	f200 81b5 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a2a0:	4a4a      	ldr	r2, [pc, #296]	@ (3418a3cc <RCCEx_GetSPICLKFreq+0x330>)
3418a2a2:	4293      	cmp	r3, r2
3418a2a4:	f000 80c0 	beq.w	3418a428 <RCCEx_GetSPICLKFreq+0x38c>
3418a2a8:	4a48      	ldr	r2, [pc, #288]	@ (3418a3cc <RCCEx_GetSPICLKFreq+0x330>)
3418a2aa:	4293      	cmp	r3, r2
3418a2ac:	f200 81ad 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a2b0:	4a47      	ldr	r2, [pc, #284]	@ (3418a3d0 <RCCEx_GetSPICLKFreq+0x334>)
3418a2b2:	4293      	cmp	r3, r2
3418a2b4:	f000 80b8 	beq.w	3418a428 <RCCEx_GetSPICLKFreq+0x38c>
3418a2b8:	4a45      	ldr	r2, [pc, #276]	@ (3418a3d0 <RCCEx_GetSPICLKFreq+0x334>)
3418a2ba:	4293      	cmp	r3, r2
3418a2bc:	f200 81a5 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a2c0:	4a44      	ldr	r2, [pc, #272]	@ (3418a3d4 <RCCEx_GetSPICLKFreq+0x338>)
3418a2c2:	4293      	cmp	r3, r2
3418a2c4:	f000 80b0 	beq.w	3418a428 <RCCEx_GetSPICLKFreq+0x38c>
3418a2c8:	4a42      	ldr	r2, [pc, #264]	@ (3418a3d4 <RCCEx_GetSPICLKFreq+0x338>)
3418a2ca:	4293      	cmp	r3, r2
3418a2cc:	f200 819d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a2d0:	4a41      	ldr	r2, [pc, #260]	@ (3418a3d8 <RCCEx_GetSPICLKFreq+0x33c>)
3418a2d2:	4293      	cmp	r3, r2
3418a2d4:	f000 80a8 	beq.w	3418a428 <RCCEx_GetSPICLKFreq+0x38c>
3418a2d8:	4a3f      	ldr	r2, [pc, #252]	@ (3418a3d8 <RCCEx_GetSPICLKFreq+0x33c>)
3418a2da:	4293      	cmp	r3, r2
3418a2dc:	f200 8195 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a2e0:	4a3e      	ldr	r2, [pc, #248]	@ (3418a3dc <RCCEx_GetSPICLKFreq+0x340>)
3418a2e2:	4293      	cmp	r3, r2
3418a2e4:	f000 80a0 	beq.w	3418a428 <RCCEx_GetSPICLKFreq+0x38c>
3418a2e8:	4a3c      	ldr	r2, [pc, #240]	@ (3418a3dc <RCCEx_GetSPICLKFreq+0x340>)
3418a2ea:	4293      	cmp	r3, r2
3418a2ec:	f200 818d 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a2f0:	4a3b      	ldr	r2, [pc, #236]	@ (3418a3e0 <RCCEx_GetSPICLKFreq+0x344>)
3418a2f2:	4293      	cmp	r3, r2
3418a2f4:	f000 808c 	beq.w	3418a410 <RCCEx_GetSPICLKFreq+0x374>
3418a2f8:	4a39      	ldr	r2, [pc, #228]	@ (3418a3e0 <RCCEx_GetSPICLKFreq+0x344>)
3418a2fa:	4293      	cmp	r3, r2
3418a2fc:	f200 8185 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a300:	4a38      	ldr	r2, [pc, #224]	@ (3418a3e4 <RCCEx_GetSPICLKFreq+0x348>)
3418a302:	4293      	cmp	r3, r2
3418a304:	d078      	beq.n	3418a3f8 <RCCEx_GetSPICLKFreq+0x35c>
3418a306:	4a37      	ldr	r2, [pc, #220]	@ (3418a3e4 <RCCEx_GetSPICLKFreq+0x348>)
3418a308:	4293      	cmp	r3, r2
3418a30a:	f200 817e 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a30e:	4a36      	ldr	r2, [pc, #216]	@ (3418a3e8 <RCCEx_GetSPICLKFreq+0x34c>)
3418a310:	4293      	cmp	r3, r2
3418a312:	d071      	beq.n	3418a3f8 <RCCEx_GetSPICLKFreq+0x35c>
3418a314:	4a34      	ldr	r2, [pc, #208]	@ (3418a3e8 <RCCEx_GetSPICLKFreq+0x34c>)
3418a316:	4293      	cmp	r3, r2
3418a318:	f200 8177 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a31c:	4a33      	ldr	r2, [pc, #204]	@ (3418a3ec <RCCEx_GetSPICLKFreq+0x350>)
3418a31e:	4293      	cmp	r3, r2
3418a320:	d00a      	beq.n	3418a338 <RCCEx_GetSPICLKFreq+0x29c>
3418a322:	4a32      	ldr	r2, [pc, #200]	@ (3418a3ec <RCCEx_GetSPICLKFreq+0x350>)
3418a324:	4293      	cmp	r3, r2
3418a326:	f200 8170 	bhi.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
3418a32a:	4a31      	ldr	r2, [pc, #196]	@ (3418a3f0 <RCCEx_GetSPICLKFreq+0x354>)
3418a32c:	4293      	cmp	r3, r2
3418a32e:	d063      	beq.n	3418a3f8 <RCCEx_GetSPICLKFreq+0x35c>
3418a330:	4a30      	ldr	r2, [pc, #192]	@ (3418a3f4 <RCCEx_GetSPICLKFreq+0x358>)
3418a332:	4293      	cmp	r3, r2
3418a334:	f040 8169 	bne.w	3418a60a <RCCEx_GetSPICLKFreq+0x56e>
  {
    case LL_RCC_SPI2_CLKSOURCE_PCLK1:
    case LL_RCC_SPI3_CLKSOURCE_PCLK1:
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a338:	f7f8 fc34 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418a33c:	4603      	mov	r3, r0
3418a33e:	4618      	mov	r0, r3
3418a340:	f7fd fbd4 	bl	34187aec <RCCEx_GetHCLKFreq>
3418a344:	4603      	mov	r3, r0
3418a346:	4618      	mov	r0, r3
3418a348:	f7fd fbe1 	bl	34187b0e <RCCEx_GetPCLK1Freq>
3418a34c:	60f8      	str	r0, [r7, #12]
      break;
3418a34e:	e169      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
3418a350:	07061820 	.word	0x07061820
3418a354:	07061420 	.word	0x07061420
3418a358:	07061020 	.word	0x07061020
3418a35c:	07060c20 	.word	0x07060c20
3418a360:	07060820 	.word	0x07060820
3418a364:	07060420 	.word	0x07060420
3418a368:	07051820 	.word	0x07051820
3418a36c:	07051420 	.word	0x07051420
3418a370:	07051020 	.word	0x07051020
3418a374:	07050c20 	.word	0x07050c20
3418a378:	07050820 	.word	0x07050820
3418a37c:	07050420 	.word	0x07050420
3418a380:	07041820 	.word	0x07041820
3418a384:	07041420 	.word	0x07041420
3418a388:	07041020 	.word	0x07041020
3418a38c:	07040c20 	.word	0x07040c20
3418a390:	07040820 	.word	0x07040820
3418a394:	07040420 	.word	0x07040420
3418a398:	07031820 	.word	0x07031820
3418a39c:	07031420 	.word	0x07031420
3418a3a0:	07031020 	.word	0x07031020
3418a3a4:	07030c20 	.word	0x07030c20
3418a3a8:	07030820 	.word	0x07030820
3418a3ac:	07030420 	.word	0x07030420
3418a3b0:	07021820 	.word	0x07021820
3418a3b4:	07021420 	.word	0x07021420
3418a3b8:	07021020 	.word	0x07021020
3418a3bc:	07020c20 	.word	0x07020c20
3418a3c0:	07020820 	.word	0x07020820
3418a3c4:	07020420 	.word	0x07020420
3418a3c8:	07011820 	.word	0x07011820
3418a3cc:	07011420 	.word	0x07011420
3418a3d0:	07011020 	.word	0x07011020
3418a3d4:	07010c20 	.word	0x07010c20
3418a3d8:	07010820 	.word	0x07010820
3418a3dc:	07010420 	.word	0x07010420
3418a3e0:	07001820 	.word	0x07001820
3418a3e4:	07001420 	.word	0x07001420
3418a3e8:	07001020 	.word	0x07001020
3418a3ec:	07000c20 	.word	0x07000c20
3418a3f0:	07000420 	.word	0x07000420
3418a3f4:	07000820 	.word	0x07000820

    case LL_RCC_SPI1_CLKSOURCE_PCLK2:
    case LL_RCC_SPI4_CLKSOURCE_PCLK2:
    case LL_RCC_SPI5_CLKSOURCE_PCLK2:
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a3f8:	f7f8 fbd4 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418a3fc:	4603      	mov	r3, r0
3418a3fe:	4618      	mov	r0, r3
3418a400:	f7fd fb74 	bl	34187aec <RCCEx_GetHCLKFreq>
3418a404:	4603      	mov	r3, r0
3418a406:	4618      	mov	r0, r3
3418a408:	f7fd fb91 	bl	34187b2e <RCCEx_GetPCLK2Freq>
3418a40c:	60f8      	str	r0, [r7, #12]
      break;
3418a40e:	e109      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI6_CLKSOURCE_PCLK4:
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a410:	f7f8 fbc8 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418a414:	4603      	mov	r3, r0
3418a416:	4618      	mov	r0, r3
3418a418:	f7fd fb68 	bl	34187aec <RCCEx_GetHCLKFreq>
3418a41c:	4603      	mov	r3, r0
3418a41e:	4618      	mov	r0, r3
3418a420:	f7fd fb96 	bl	34187b50 <RCCEx_GetPCLK4Freq>
3418a424:	60f8      	str	r0, [r7, #12]
      break;
3418a426:	e0fd      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
    case LL_RCC_SPI2_CLKSOURCE_CLKP:
    case LL_RCC_SPI3_CLKSOURCE_CLKP:
    case LL_RCC_SPI4_CLKSOURCE_CLKP:
    case LL_RCC_SPI5_CLKSOURCE_CLKP:
    case LL_RCC_SPI6_CLKSOURCE_CLKP:
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a428:	2007      	movs	r0, #7
3418a42a:	f7fd fe4b 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418a42e:	60f8      	str	r0, [r7, #12]
      break;
3418a430:	e0f8      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI1_CLKSOURCE_IC8:
    case LL_RCC_SPI2_CLKSOURCE_IC8:
    case LL_RCC_SPI3_CLKSOURCE_IC8:
    case LL_RCC_SPI6_CLKSOURCE_IC8:
      if (LL_RCC_IC8_IsEnabled() != 0U)
3418a432:	f7f9 ffaf 	bl	34184394 <LL_RCC_IC8_IsEnabled>
3418a436:	4603      	mov	r3, r0
3418a438:	2b00      	cmp	r3, #0
3418a43a:	f000 80e8 	beq.w	3418a60e <RCCEx_GetSPICLKFreq+0x572>
      {
        ic_divider = LL_RCC_IC8_GetDivider();
3418a43e:	f7f9 ffcb 	bl	341843d8 <LL_RCC_IC8_GetDivider>
3418a442:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC8_GetSource())
3418a444:	f7f9 ffba 	bl	341843bc <LL_RCC_IC8_GetSource>
3418a448:	4603      	mov	r3, r0
3418a44a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a44e:	d029      	beq.n	3418a4a4 <RCCEx_GetSPICLKFreq+0x408>
3418a450:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a454:	d82f      	bhi.n	3418a4b6 <RCCEx_GetSPICLKFreq+0x41a>
3418a456:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a45a:	d01a      	beq.n	3418a492 <RCCEx_GetSPICLKFreq+0x3f6>
3418a45c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a460:	d829      	bhi.n	3418a4b6 <RCCEx_GetSPICLKFreq+0x41a>
3418a462:	2b00      	cmp	r3, #0
3418a464:	d003      	beq.n	3418a46e <RCCEx_GetSPICLKFreq+0x3d2>
3418a466:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a46a:	d009      	beq.n	3418a480 <RCCEx_GetSPICLKFreq+0x3e4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a46c:	e023      	b.n	3418a4b6 <RCCEx_GetSPICLKFreq+0x41a>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a46e:	f7fd fa25 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418a472:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a474:	68fa      	ldr	r2, [r7, #12]
3418a476:	68bb      	ldr	r3, [r7, #8]
3418a478:	fbb2 f3f3 	udiv	r3, r2, r3
3418a47c:	60fb      	str	r3, [r7, #12]
            break;
3418a47e:	e01b      	b.n	3418a4b8 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a480:	f7fd fa62 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418a484:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a486:	68fa      	ldr	r2, [r7, #12]
3418a488:	68bb      	ldr	r3, [r7, #8]
3418a48a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a48e:	60fb      	str	r3, [r7, #12]
            break;
3418a490:	e012      	b.n	3418a4b8 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a492:	f7fd fa9f 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a496:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a498:	68fa      	ldr	r2, [r7, #12]
3418a49a:	68bb      	ldr	r3, [r7, #8]
3418a49c:	fbb2 f3f3 	udiv	r3, r2, r3
3418a4a0:	60fb      	str	r3, [r7, #12]
            break;
3418a4a2:	e009      	b.n	3418a4b8 <RCCEx_GetSPICLKFreq+0x41c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a4a4:	f7fd fadc 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418a4a8:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a4aa:	68fa      	ldr	r2, [r7, #12]
3418a4ac:	68bb      	ldr	r3, [r7, #8]
3418a4ae:	fbb2 f3f3 	udiv	r3, r2, r3
3418a4b2:	60fb      	str	r3, [r7, #12]
            break;
3418a4b4:	e000      	b.n	3418a4b8 <RCCEx_GetSPICLKFreq+0x41c>
            break;
3418a4b6:	bf00      	nop
        }
      }
      break;
3418a4b8:	e0a9      	b.n	3418a60e <RCCEx_GetSPICLKFreq+0x572>
    case LL_RCC_SPI2_CLKSOURCE_IC9:
    case LL_RCC_SPI3_CLKSOURCE_IC9:
    case LL_RCC_SPI4_CLKSOURCE_IC9:
    case LL_RCC_SPI5_CLKSOURCE_IC9:
    case LL_RCC_SPI6_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418a4ba:	f7f9 ffab 	bl	34184414 <LL_RCC_IC9_IsEnabled>
3418a4be:	4603      	mov	r3, r0
3418a4c0:	2b00      	cmp	r3, #0
3418a4c2:	f000 80a6 	beq.w	3418a612 <RCCEx_GetSPICLKFreq+0x576>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418a4c6:	f7f9 ffc7 	bl	34184458 <LL_RCC_IC9_GetDivider>
3418a4ca:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418a4cc:	f7f9 ffb6 	bl	3418443c <LL_RCC_IC9_GetSource>
3418a4d0:	4603      	mov	r3, r0
3418a4d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a4d6:	d029      	beq.n	3418a52c <RCCEx_GetSPICLKFreq+0x490>
3418a4d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a4dc:	d82f      	bhi.n	3418a53e <RCCEx_GetSPICLKFreq+0x4a2>
3418a4de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a4e2:	d01a      	beq.n	3418a51a <RCCEx_GetSPICLKFreq+0x47e>
3418a4e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a4e8:	d829      	bhi.n	3418a53e <RCCEx_GetSPICLKFreq+0x4a2>
3418a4ea:	2b00      	cmp	r3, #0
3418a4ec:	d003      	beq.n	3418a4f6 <RCCEx_GetSPICLKFreq+0x45a>
3418a4ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a4f2:	d009      	beq.n	3418a508 <RCCEx_GetSPICLKFreq+0x46c>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a4f4:	e023      	b.n	3418a53e <RCCEx_GetSPICLKFreq+0x4a2>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a4f6:	f7fd f9e1 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418a4fa:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a4fc:	68fa      	ldr	r2, [r7, #12]
3418a4fe:	68bb      	ldr	r3, [r7, #8]
3418a500:	fbb2 f3f3 	udiv	r3, r2, r3
3418a504:	60fb      	str	r3, [r7, #12]
            break;
3418a506:	e01b      	b.n	3418a540 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a508:	f7fd fa1e 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418a50c:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a50e:	68fa      	ldr	r2, [r7, #12]
3418a510:	68bb      	ldr	r3, [r7, #8]
3418a512:	fbb2 f3f3 	udiv	r3, r2, r3
3418a516:	60fb      	str	r3, [r7, #12]
            break;
3418a518:	e012      	b.n	3418a540 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a51a:	f7fd fa5b 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a51e:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a520:	68fa      	ldr	r2, [r7, #12]
3418a522:	68bb      	ldr	r3, [r7, #8]
3418a524:	fbb2 f3f3 	udiv	r3, r2, r3
3418a528:	60fb      	str	r3, [r7, #12]
            break;
3418a52a:	e009      	b.n	3418a540 <RCCEx_GetSPICLKFreq+0x4a4>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a52c:	f7fd fa98 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418a530:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a532:	68fa      	ldr	r2, [r7, #12]
3418a534:	68bb      	ldr	r3, [r7, #8]
3418a536:	fbb2 f3f3 	udiv	r3, r2, r3
3418a53a:	60fb      	str	r3, [r7, #12]
            break;
3418a53c:	e000      	b.n	3418a540 <RCCEx_GetSPICLKFreq+0x4a4>
            break;
3418a53e:	bf00      	nop
        }
      }
      break;
3418a540:	e067      	b.n	3418a612 <RCCEx_GetSPICLKFreq+0x576>

    case LL_RCC_SPI4_CLKSOURCE_IC14:
    case LL_RCC_SPI5_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418a542:	f7fa f867 	bl	34184614 <LL_RCC_IC14_IsEnabled>
3418a546:	4603      	mov	r3, r0
3418a548:	2b00      	cmp	r3, #0
3418a54a:	d064      	beq.n	3418a616 <RCCEx_GetSPICLKFreq+0x57a>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418a54c:	f7fa f884 	bl	34184658 <LL_RCC_IC14_GetDivider>
3418a550:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418a552:	f7fa f873 	bl	3418463c <LL_RCC_IC14_GetSource>
3418a556:	4603      	mov	r3, r0
3418a558:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a55c:	d029      	beq.n	3418a5b2 <RCCEx_GetSPICLKFreq+0x516>
3418a55e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a562:	d82f      	bhi.n	3418a5c4 <RCCEx_GetSPICLKFreq+0x528>
3418a564:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a568:	d01a      	beq.n	3418a5a0 <RCCEx_GetSPICLKFreq+0x504>
3418a56a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a56e:	d829      	bhi.n	3418a5c4 <RCCEx_GetSPICLKFreq+0x528>
3418a570:	2b00      	cmp	r3, #0
3418a572:	d003      	beq.n	3418a57c <RCCEx_GetSPICLKFreq+0x4e0>
3418a574:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a578:	d009      	beq.n	3418a58e <RCCEx_GetSPICLKFreq+0x4f2>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            spi_frequency = spi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a57a:	e023      	b.n	3418a5c4 <RCCEx_GetSPICLKFreq+0x528>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a57c:	f7fd f99e 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418a580:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a582:	68fa      	ldr	r2, [r7, #12]
3418a584:	68bb      	ldr	r3, [r7, #8]
3418a586:	fbb2 f3f3 	udiv	r3, r2, r3
3418a58a:	60fb      	str	r3, [r7, #12]
            break;
3418a58c:	e01b      	b.n	3418a5c6 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a58e:	f7fd f9db 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418a592:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a594:	68fa      	ldr	r2, [r7, #12]
3418a596:	68bb      	ldr	r3, [r7, #8]
3418a598:	fbb2 f3f3 	udiv	r3, r2, r3
3418a59c:	60fb      	str	r3, [r7, #12]
            break;
3418a59e:	e012      	b.n	3418a5c6 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a5a0:	f7fd fa18 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a5a4:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a5a6:	68fa      	ldr	r2, [r7, #12]
3418a5a8:	68bb      	ldr	r3, [r7, #8]
3418a5aa:	fbb2 f3f3 	udiv	r3, r2, r3
3418a5ae:	60fb      	str	r3, [r7, #12]
            break;
3418a5b0:	e009      	b.n	3418a5c6 <RCCEx_GetSPICLKFreq+0x52a>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a5b2:	f7fd fa55 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418a5b6:	60f8      	str	r0, [r7, #12]
            spi_frequency = spi_frequency / ic_divider;
3418a5b8:	68fa      	ldr	r2, [r7, #12]
3418a5ba:	68bb      	ldr	r3, [r7, #8]
3418a5bc:	fbb2 f3f3 	udiv	r3, r2, r3
3418a5c0:	60fb      	str	r3, [r7, #12]
            break;
3418a5c2:	e000      	b.n	3418a5c6 <RCCEx_GetSPICLKFreq+0x52a>
            break;
3418a5c4:	bf00      	nop
        }
      }
      break;
3418a5c6:	e026      	b.n	3418a616 <RCCEx_GetSPICLKFreq+0x57a>
    case LL_RCC_SPI2_CLKSOURCE_HSI:
    case LL_RCC_SPI3_CLKSOURCE_HSI:
    case LL_RCC_SPI4_CLKSOURCE_HSI:
    case LL_RCC_SPI5_CLKSOURCE_HSI:
    case LL_RCC_SPI6_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418a5c8:	f7f8 ff00 	bl	341833cc <LL_RCC_HSI_IsReady>
3418a5cc:	4603      	mov	r3, r0
3418a5ce:	2b00      	cmp	r3, #0
3418a5d0:	d023      	beq.n	3418a61a <RCCEx_GetSPICLKFreq+0x57e>
      {
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418a5d2:	f7f8 ff0d 	bl	341833f0 <LL_RCC_HSI_GetDivider>
3418a5d6:	4603      	mov	r3, r0
3418a5d8:	09db      	lsrs	r3, r3, #7
3418a5da:	4a15      	ldr	r2, [pc, #84]	@ (3418a630 <RCCEx_GetSPICLKFreq+0x594>)
3418a5dc:	fa22 f303 	lsr.w	r3, r2, r3
3418a5e0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a5e2:	e01a      	b.n	3418a61a <RCCEx_GetSPICLKFreq+0x57e>
    case LL_RCC_SPI2_CLKSOURCE_MSI:
    case LL_RCC_SPI3_CLKSOURCE_MSI:
    case LL_RCC_SPI4_CLKSOURCE_MSI:
    case LL_RCC_SPI5_CLKSOURCE_MSI:
    case LL_RCC_SPI6_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418a5e4:	f7f8 ff12 	bl	3418340c <LL_RCC_MSI_IsReady>
3418a5e8:	4603      	mov	r3, r0
3418a5ea:	2b00      	cmp	r3, #0
3418a5ec:	d017      	beq.n	3418a61e <RCCEx_GetSPICLKFreq+0x582>
      {
        spi_frequency = MSI_VALUE;
3418a5ee:	4b11      	ldr	r3, [pc, #68]	@ (3418a634 <RCCEx_GetSPICLKFreq+0x598>)
3418a5f0:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a5f2:	e014      	b.n	3418a61e <RCCEx_GetSPICLKFreq+0x582>

    case LL_RCC_SPI1_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI2_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI3_CLKSOURCE_I2S_CKIN:
    case LL_RCC_SPI6_CLKSOURCE_I2S_CKIN:
      spi_frequency = EXTERNAL_CLOCK_VALUE;
3418a5f4:	4b10      	ldr	r3, [pc, #64]	@ (3418a638 <RCCEx_GetSPICLKFreq+0x59c>)
3418a5f6:	60fb      	str	r3, [r7, #12]
      break;
3418a5f8:	e014      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>

    case LL_RCC_SPI4_CLKSOURCE_HSE:
    case LL_RCC_SPI5_CLKSOURCE_HSE:
      if (LL_RCC_HSE_IsReady() != 0U)
3418a5fa:	f7f8 fed5 	bl	341833a8 <LL_RCC_HSE_IsReady>
3418a5fe:	4603      	mov	r3, r0
3418a600:	2b00      	cmp	r3, #0
3418a602:	d00e      	beq.n	3418a622 <RCCEx_GetSPICLKFreq+0x586>
      {
        spi_frequency = HSE_VALUE;
3418a604:	4b0d      	ldr	r3, [pc, #52]	@ (3418a63c <RCCEx_GetSPICLKFreq+0x5a0>)
3418a606:	60fb      	str	r3, [r7, #12]
      }
      break;
3418a608:	e00b      	b.n	3418a622 <RCCEx_GetSPICLKFreq+0x586>

    default:
      /* Unexpected case */
      break;
3418a60a:	bf00      	nop
3418a60c:	e00a      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a60e:	bf00      	nop
3418a610:	e008      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a612:	bf00      	nop
3418a614:	e006      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a616:	bf00      	nop
3418a618:	e004      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a61a:	bf00      	nop
3418a61c:	e002      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a61e:	bf00      	nop
3418a620:	e000      	b.n	3418a624 <RCCEx_GetSPICLKFreq+0x588>
      break;
3418a622:	bf00      	nop
  }

  return spi_frequency;
3418a624:	68fb      	ldr	r3, [r7, #12]
}
3418a626:	4618      	mov	r0, r3
3418a628:	3710      	adds	r7, #16
3418a62a:	46bd      	mov	sp, r7
3418a62c:	bd80      	pop	{r7, pc}
3418a62e:	bf00      	nop
3418a630:	03d09000 	.word	0x03d09000
3418a634:	003d0900 	.word	0x003d0900
3418a638:	00bb8000 	.word	0x00bb8000
3418a63c:	02dc6c00 	.word	0x02dc6c00

3418a640 <RCCEx_GetUARTCLKFreq>:
  *         @arg @ref RCCEx_UART9_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUARTCLKFreq(uint32_t UARTxSource)
{
3418a640:	b580      	push	{r7, lr}
3418a642:	b084      	sub	sp, #16
3418a644:	af00      	add	r7, sp, #0
3418a646:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418a648:	2300      	movs	r3, #0
3418a64a:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUARTClockSource(UARTxSource))
3418a64c:	6878      	ldr	r0, [r7, #4]
3418a64e:	f7f9 fab1 	bl	34183bb4 <LL_RCC_GetUARTClockSource>
3418a652:	4603      	mov	r3, r0
3418a654:	4aa2      	ldr	r2, [pc, #648]	@ (3418a8e0 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418a656:	4293      	cmp	r3, r2
3418a658:	f000 81e8 	beq.w	3418aa2c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a65c:	4aa0      	ldr	r2, [pc, #640]	@ (3418a8e0 <RCCEx_GetUARTCLKFreq+0x2a0>)
3418a65e:	4293      	cmp	r3, r2
3418a660:	f200 8203 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a664:	4a9f      	ldr	r2, [pc, #636]	@ (3418a8e4 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418a666:	4293      	cmp	r3, r2
3418a668:	f000 81e0 	beq.w	3418aa2c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a66c:	4a9d      	ldr	r2, [pc, #628]	@ (3418a8e4 <RCCEx_GetUARTCLKFreq+0x2a4>)
3418a66e:	4293      	cmp	r3, r2
3418a670:	f200 81fb 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a674:	4a9c      	ldr	r2, [pc, #624]	@ (3418a8e8 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418a676:	4293      	cmp	r3, r2
3418a678:	f000 81d8 	beq.w	3418aa2c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a67c:	4a9a      	ldr	r2, [pc, #616]	@ (3418a8e8 <RCCEx_GetUARTCLKFreq+0x2a8>)
3418a67e:	4293      	cmp	r3, r2
3418a680:	f200 81f3 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a684:	4a99      	ldr	r2, [pc, #612]	@ (3418a8ec <RCCEx_GetUARTCLKFreq+0x2ac>)
3418a686:	4293      	cmp	r3, r2
3418a688:	f000 81d0 	beq.w	3418aa2c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a68c:	4a97      	ldr	r2, [pc, #604]	@ (3418a8ec <RCCEx_GetUARTCLKFreq+0x2ac>)
3418a68e:	4293      	cmp	r3, r2
3418a690:	f200 81eb 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a694:	4a96      	ldr	r2, [pc, #600]	@ (3418a8f0 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418a696:	4293      	cmp	r3, r2
3418a698:	f000 81c8 	beq.w	3418aa2c <RCCEx_GetUARTCLKFreq+0x3ec>
3418a69c:	4a94      	ldr	r2, [pc, #592]	@ (3418a8f0 <RCCEx_GetUARTCLKFreq+0x2b0>)
3418a69e:	4293      	cmp	r3, r2
3418a6a0:	f200 81e3 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a6a4:	4a93      	ldr	r2, [pc, #588]	@ (3418a8f4 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418a6a6:	4293      	cmp	r3, r2
3418a6a8:	f000 81ce 	beq.w	3418aa48 <RCCEx_GetUARTCLKFreq+0x408>
3418a6ac:	4a91      	ldr	r2, [pc, #580]	@ (3418a8f4 <RCCEx_GetUARTCLKFreq+0x2b4>)
3418a6ae:	4293      	cmp	r3, r2
3418a6b0:	f200 81db 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a6b4:	4a90      	ldr	r2, [pc, #576]	@ (3418a8f8 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418a6b6:	4293      	cmp	r3, r2
3418a6b8:	f000 81c6 	beq.w	3418aa48 <RCCEx_GetUARTCLKFreq+0x408>
3418a6bc:	4a8e      	ldr	r2, [pc, #568]	@ (3418a8f8 <RCCEx_GetUARTCLKFreq+0x2b8>)
3418a6be:	4293      	cmp	r3, r2
3418a6c0:	f200 81d3 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a6c4:	4a8d      	ldr	r2, [pc, #564]	@ (3418a8fc <RCCEx_GetUARTCLKFreq+0x2bc>)
3418a6c6:	4293      	cmp	r3, r2
3418a6c8:	f000 81be 	beq.w	3418aa48 <RCCEx_GetUARTCLKFreq+0x408>
3418a6cc:	4a8b      	ldr	r2, [pc, #556]	@ (3418a8fc <RCCEx_GetUARTCLKFreq+0x2bc>)
3418a6ce:	4293      	cmp	r3, r2
3418a6d0:	f200 81cb 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a6d4:	4a8a      	ldr	r2, [pc, #552]	@ (3418a900 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418a6d6:	4293      	cmp	r3, r2
3418a6d8:	f000 81b6 	beq.w	3418aa48 <RCCEx_GetUARTCLKFreq+0x408>
3418a6dc:	4a88      	ldr	r2, [pc, #544]	@ (3418a900 <RCCEx_GetUARTCLKFreq+0x2c0>)
3418a6de:	4293      	cmp	r3, r2
3418a6e0:	f200 81c3 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a6e4:	4a87      	ldr	r2, [pc, #540]	@ (3418a904 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418a6e6:	4293      	cmp	r3, r2
3418a6e8:	f000 81ae 	beq.w	3418aa48 <RCCEx_GetUARTCLKFreq+0x408>
3418a6ec:	4a85      	ldr	r2, [pc, #532]	@ (3418a904 <RCCEx_GetUARTCLKFreq+0x2c4>)
3418a6ee:	4293      	cmp	r3, r2
3418a6f0:	f200 81bb 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a6f4:	4a84      	ldr	r2, [pc, #528]	@ (3418a908 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418a6f6:	4293      	cmp	r3, r2
3418a6f8:	f000 81ae 	beq.w	3418aa58 <RCCEx_GetUARTCLKFreq+0x418>
3418a6fc:	4a82      	ldr	r2, [pc, #520]	@ (3418a908 <RCCEx_GetUARTCLKFreq+0x2c8>)
3418a6fe:	4293      	cmp	r3, r2
3418a700:	f200 81b3 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a704:	4a81      	ldr	r2, [pc, #516]	@ (3418a90c <RCCEx_GetUARTCLKFreq+0x2cc>)
3418a706:	4293      	cmp	r3, r2
3418a708:	f000 81a6 	beq.w	3418aa58 <RCCEx_GetUARTCLKFreq+0x418>
3418a70c:	4a7f      	ldr	r2, [pc, #508]	@ (3418a90c <RCCEx_GetUARTCLKFreq+0x2cc>)
3418a70e:	4293      	cmp	r3, r2
3418a710:	f200 81ab 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a714:	4a7e      	ldr	r2, [pc, #504]	@ (3418a910 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418a716:	4293      	cmp	r3, r2
3418a718:	f000 819e 	beq.w	3418aa58 <RCCEx_GetUARTCLKFreq+0x418>
3418a71c:	4a7c      	ldr	r2, [pc, #496]	@ (3418a910 <RCCEx_GetUARTCLKFreq+0x2d0>)
3418a71e:	4293      	cmp	r3, r2
3418a720:	f200 81a3 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a724:	4a7b      	ldr	r2, [pc, #492]	@ (3418a914 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418a726:	4293      	cmp	r3, r2
3418a728:	f000 8196 	beq.w	3418aa58 <RCCEx_GetUARTCLKFreq+0x418>
3418a72c:	4a79      	ldr	r2, [pc, #484]	@ (3418a914 <RCCEx_GetUARTCLKFreq+0x2d4>)
3418a72e:	4293      	cmp	r3, r2
3418a730:	f200 819b 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a734:	4a78      	ldr	r2, [pc, #480]	@ (3418a918 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418a736:	4293      	cmp	r3, r2
3418a738:	f000 818e 	beq.w	3418aa58 <RCCEx_GetUARTCLKFreq+0x418>
3418a73c:	4a76      	ldr	r2, [pc, #472]	@ (3418a918 <RCCEx_GetUARTCLKFreq+0x2d8>)
3418a73e:	4293      	cmp	r3, r2
3418a740:	f200 8193 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a744:	4a75      	ldr	r2, [pc, #468]	@ (3418a91c <RCCEx_GetUARTCLKFreq+0x2dc>)
3418a746:	4293      	cmp	r3, r2
3418a748:	f000 812d 	beq.w	3418a9a6 <RCCEx_GetUARTCLKFreq+0x366>
3418a74c:	4a73      	ldr	r2, [pc, #460]	@ (3418a91c <RCCEx_GetUARTCLKFreq+0x2dc>)
3418a74e:	4293      	cmp	r3, r2
3418a750:	f200 818b 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a754:	4a72      	ldr	r2, [pc, #456]	@ (3418a920 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418a756:	4293      	cmp	r3, r2
3418a758:	f000 8125 	beq.w	3418a9a6 <RCCEx_GetUARTCLKFreq+0x366>
3418a75c:	4a70      	ldr	r2, [pc, #448]	@ (3418a920 <RCCEx_GetUARTCLKFreq+0x2e0>)
3418a75e:	4293      	cmp	r3, r2
3418a760:	f200 8183 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a764:	4a6f      	ldr	r2, [pc, #444]	@ (3418a924 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418a766:	4293      	cmp	r3, r2
3418a768:	f000 811d 	beq.w	3418a9a6 <RCCEx_GetUARTCLKFreq+0x366>
3418a76c:	4a6d      	ldr	r2, [pc, #436]	@ (3418a924 <RCCEx_GetUARTCLKFreq+0x2e4>)
3418a76e:	4293      	cmp	r3, r2
3418a770:	f200 817b 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a774:	4a6c      	ldr	r2, [pc, #432]	@ (3418a928 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418a776:	4293      	cmp	r3, r2
3418a778:	f000 8115 	beq.w	3418a9a6 <RCCEx_GetUARTCLKFreq+0x366>
3418a77c:	4a6a      	ldr	r2, [pc, #424]	@ (3418a928 <RCCEx_GetUARTCLKFreq+0x2e8>)
3418a77e:	4293      	cmp	r3, r2
3418a780:	f200 8173 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a784:	4a69      	ldr	r2, [pc, #420]	@ (3418a92c <RCCEx_GetUARTCLKFreq+0x2ec>)
3418a786:	4293      	cmp	r3, r2
3418a788:	f000 810d 	beq.w	3418a9a6 <RCCEx_GetUARTCLKFreq+0x366>
3418a78c:	4a67      	ldr	r2, [pc, #412]	@ (3418a92c <RCCEx_GetUARTCLKFreq+0x2ec>)
3418a78e:	4293      	cmp	r3, r2
3418a790:	f200 816b 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a794:	4a66      	ldr	r2, [pc, #408]	@ (3418a930 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418a796:	4293      	cmp	r3, r2
3418a798:	d07b      	beq.n	3418a892 <RCCEx_GetUARTCLKFreq+0x252>
3418a79a:	4a65      	ldr	r2, [pc, #404]	@ (3418a930 <RCCEx_GetUARTCLKFreq+0x2f0>)
3418a79c:	4293      	cmp	r3, r2
3418a79e:	f200 8164 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a7a2:	4a64      	ldr	r2, [pc, #400]	@ (3418a934 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418a7a4:	4293      	cmp	r3, r2
3418a7a6:	d074      	beq.n	3418a892 <RCCEx_GetUARTCLKFreq+0x252>
3418a7a8:	4a62      	ldr	r2, [pc, #392]	@ (3418a934 <RCCEx_GetUARTCLKFreq+0x2f4>)
3418a7aa:	4293      	cmp	r3, r2
3418a7ac:	f200 815d 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a7b0:	4a61      	ldr	r2, [pc, #388]	@ (3418a938 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418a7b2:	4293      	cmp	r3, r2
3418a7b4:	d06d      	beq.n	3418a892 <RCCEx_GetUARTCLKFreq+0x252>
3418a7b6:	4a60      	ldr	r2, [pc, #384]	@ (3418a938 <RCCEx_GetUARTCLKFreq+0x2f8>)
3418a7b8:	4293      	cmp	r3, r2
3418a7ba:	f200 8156 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a7be:	4a5f      	ldr	r2, [pc, #380]	@ (3418a93c <RCCEx_GetUARTCLKFreq+0x2fc>)
3418a7c0:	4293      	cmp	r3, r2
3418a7c2:	d066      	beq.n	3418a892 <RCCEx_GetUARTCLKFreq+0x252>
3418a7c4:	4a5d      	ldr	r2, [pc, #372]	@ (3418a93c <RCCEx_GetUARTCLKFreq+0x2fc>)
3418a7c6:	4293      	cmp	r3, r2
3418a7c8:	f200 814f 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a7cc:	4a5c      	ldr	r2, [pc, #368]	@ (3418a940 <RCCEx_GetUARTCLKFreq+0x300>)
3418a7ce:	4293      	cmp	r3, r2
3418a7d0:	d05f      	beq.n	3418a892 <RCCEx_GetUARTCLKFreq+0x252>
3418a7d2:	4a5b      	ldr	r2, [pc, #364]	@ (3418a940 <RCCEx_GetUARTCLKFreq+0x300>)
3418a7d4:	4293      	cmp	r3, r2
3418a7d6:	f200 8148 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a7da:	4a5a      	ldr	r2, [pc, #360]	@ (3418a944 <RCCEx_GetUARTCLKFreq+0x304>)
3418a7dc:	4293      	cmp	r3, r2
3418a7de:	d053      	beq.n	3418a888 <RCCEx_GetUARTCLKFreq+0x248>
3418a7e0:	4a58      	ldr	r2, [pc, #352]	@ (3418a944 <RCCEx_GetUARTCLKFreq+0x304>)
3418a7e2:	4293      	cmp	r3, r2
3418a7e4:	f200 8141 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a7e8:	4a57      	ldr	r2, [pc, #348]	@ (3418a948 <RCCEx_GetUARTCLKFreq+0x308>)
3418a7ea:	4293      	cmp	r3, r2
3418a7ec:	d04c      	beq.n	3418a888 <RCCEx_GetUARTCLKFreq+0x248>
3418a7ee:	4a56      	ldr	r2, [pc, #344]	@ (3418a948 <RCCEx_GetUARTCLKFreq+0x308>)
3418a7f0:	4293      	cmp	r3, r2
3418a7f2:	f200 813a 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a7f6:	4a55      	ldr	r2, [pc, #340]	@ (3418a94c <RCCEx_GetUARTCLKFreq+0x30c>)
3418a7f8:	4293      	cmp	r3, r2
3418a7fa:	d045      	beq.n	3418a888 <RCCEx_GetUARTCLKFreq+0x248>
3418a7fc:	4a53      	ldr	r2, [pc, #332]	@ (3418a94c <RCCEx_GetUARTCLKFreq+0x30c>)
3418a7fe:	4293      	cmp	r3, r2
3418a800:	f200 8133 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a804:	4a52      	ldr	r2, [pc, #328]	@ (3418a950 <RCCEx_GetUARTCLKFreq+0x310>)
3418a806:	4293      	cmp	r3, r2
3418a808:	d03e      	beq.n	3418a888 <RCCEx_GetUARTCLKFreq+0x248>
3418a80a:	4a51      	ldr	r2, [pc, #324]	@ (3418a950 <RCCEx_GetUARTCLKFreq+0x310>)
3418a80c:	4293      	cmp	r3, r2
3418a80e:	f200 812c 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a812:	4a50      	ldr	r2, [pc, #320]	@ (3418a954 <RCCEx_GetUARTCLKFreq+0x314>)
3418a814:	4293      	cmp	r3, r2
3418a816:	d037      	beq.n	3418a888 <RCCEx_GetUARTCLKFreq+0x248>
3418a818:	4a4e      	ldr	r2, [pc, #312]	@ (3418a954 <RCCEx_GetUARTCLKFreq+0x314>)
3418a81a:	4293      	cmp	r3, r2
3418a81c:	f200 8125 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a820:	4a4d      	ldr	r2, [pc, #308]	@ (3418a958 <RCCEx_GetUARTCLKFreq+0x318>)
3418a822:	4293      	cmp	r3, r2
3418a824:	d018      	beq.n	3418a858 <RCCEx_GetUARTCLKFreq+0x218>
3418a826:	4a4c      	ldr	r2, [pc, #304]	@ (3418a958 <RCCEx_GetUARTCLKFreq+0x318>)
3418a828:	4293      	cmp	r3, r2
3418a82a:	f200 811e 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a82e:	4a4b      	ldr	r2, [pc, #300]	@ (3418a95c <RCCEx_GetUARTCLKFreq+0x31c>)
3418a830:	4293      	cmp	r3, r2
3418a832:	d011      	beq.n	3418a858 <RCCEx_GetUARTCLKFreq+0x218>
3418a834:	4a49      	ldr	r2, [pc, #292]	@ (3418a95c <RCCEx_GetUARTCLKFreq+0x31c>)
3418a836:	4293      	cmp	r3, r2
3418a838:	f200 8117 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a83c:	4a48      	ldr	r2, [pc, #288]	@ (3418a960 <RCCEx_GetUARTCLKFreq+0x320>)
3418a83e:	4293      	cmp	r3, r2
3418a840:	d00a      	beq.n	3418a858 <RCCEx_GetUARTCLKFreq+0x218>
3418a842:	4a47      	ldr	r2, [pc, #284]	@ (3418a960 <RCCEx_GetUARTCLKFreq+0x320>)
3418a844:	4293      	cmp	r3, r2
3418a846:	f200 8110 	bhi.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
3418a84a:	4a46      	ldr	r2, [pc, #280]	@ (3418a964 <RCCEx_GetUARTCLKFreq+0x324>)
3418a84c:	4293      	cmp	r3, r2
3418a84e:	d00f      	beq.n	3418a870 <RCCEx_GetUARTCLKFreq+0x230>
3418a850:	4a45      	ldr	r2, [pc, #276]	@ (3418a968 <RCCEx_GetUARTCLKFreq+0x328>)
3418a852:	4293      	cmp	r3, r2
3418a854:	f040 8109 	bne.w	3418aa6a <RCCEx_GetUARTCLKFreq+0x42a>
  {
    case LL_RCC_UART4_CLKSOURCE_PCLK1:
    case LL_RCC_UART5_CLKSOURCE_PCLK1:
    case LL_RCC_UART7_CLKSOURCE_PCLK1:
    case LL_RCC_UART8_CLKSOURCE_PCLK1:
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a858:	f7f8 f9a4 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418a85c:	4603      	mov	r3, r0
3418a85e:	4618      	mov	r0, r3
3418a860:	f7fd f944 	bl	34187aec <RCCEx_GetHCLKFreq>
3418a864:	4603      	mov	r3, r0
3418a866:	4618      	mov	r0, r3
3418a868:	f7fd f951 	bl	34187b0e <RCCEx_GetPCLK1Freq>
3418a86c:	60f8      	str	r0, [r7, #12]
      break;
3418a86e:	e107      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>

    case LL_RCC_UART9_CLKSOURCE_PCLK2:
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418a870:	f7f8 f998 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418a874:	4603      	mov	r3, r0
3418a876:	4618      	mov	r0, r3
3418a878:	f7fd f938 	bl	34187aec <RCCEx_GetHCLKFreq>
3418a87c:	4603      	mov	r3, r0
3418a87e:	4618      	mov	r0, r3
3418a880:	f7fd f955 	bl	34187b2e <RCCEx_GetPCLK2Freq>
3418a884:	60f8      	str	r0, [r7, #12]
      break;
3418a886:	e0fb      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_CLKP:
    case LL_RCC_UART5_CLKSOURCE_CLKP:
    case LL_RCC_UART7_CLKSOURCE_CLKP:
    case LL_RCC_UART8_CLKSOURCE_CLKP:
    case LL_RCC_UART9_CLKSOURCE_CLKP:
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418a888:	2007      	movs	r0, #7
3418a88a:	f7fd fc1b 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418a88e:	60f8      	str	r0, [r7, #12]
      break;
3418a890:	e0f6      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>
    case LL_RCC_UART4_CLKSOURCE_IC9:
    case LL_RCC_UART5_CLKSOURCE_IC9:
    case LL_RCC_UART7_CLKSOURCE_IC9:
    case LL_RCC_UART8_CLKSOURCE_IC9:
    case LL_RCC_UART9_CLKSOURCE_IC9:
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418a892:	f7f9 fdbf 	bl	34184414 <LL_RCC_IC9_IsEnabled>
3418a896:	4603      	mov	r3, r0
3418a898:	2b00      	cmp	r3, #0
3418a89a:	f000 80e8 	beq.w	3418aa6e <RCCEx_GetUARTCLKFreq+0x42e>
      {
        ic_divider = LL_RCC_IC9_GetDivider();
3418a89e:	f7f9 fddb 	bl	34184458 <LL_RCC_IC9_GetDivider>
3418a8a2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418a8a4:	f7f9 fdca 	bl	3418443c <LL_RCC_IC9_GetSource>
3418a8a8:	4603      	mov	r3, r0
3418a8aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a8ae:	d06f      	beq.n	3418a990 <RCCEx_GetUARTCLKFreq+0x350>
3418a8b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a8b4:	d875      	bhi.n	3418a9a2 <RCCEx_GetUARTCLKFreq+0x362>
3418a8b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a8ba:	d060      	beq.n	3418a97e <RCCEx_GetUARTCLKFreq+0x33e>
3418a8bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a8c0:	d86f      	bhi.n	3418a9a2 <RCCEx_GetUARTCLKFreq+0x362>
3418a8c2:	2b00      	cmp	r3, #0
3418a8c4:	d003      	beq.n	3418a8ce <RCCEx_GetUARTCLKFreq+0x28e>
3418a8c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a8ca:	d04f      	beq.n	3418a96c <RCCEx_GetUARTCLKFreq+0x32c>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a8cc:	e069      	b.n	3418a9a2 <RCCEx_GetUARTCLKFreq+0x362>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a8ce:	f7fc fff5 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418a8d2:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418a8d4:	68fa      	ldr	r2, [r7, #12]
3418a8d6:	68bb      	ldr	r3, [r7, #8]
3418a8d8:	fbb2 f3f3 	udiv	r3, r2, r3
3418a8dc:	60fb      	str	r3, [r7, #12]
            break;
3418a8de:	e061      	b.n	3418a9a4 <RCCEx_GetUARTCLKFreq+0x364>
3418a8e0:	07061c30 	.word	0x07061c30
3418a8e4:	07061830 	.word	0x07061830
3418a8e8:	07061030 	.word	0x07061030
3418a8ec:	07060c30 	.word	0x07060c30
3418a8f0:	07060034 	.word	0x07060034
3418a8f4:	07051c30 	.word	0x07051c30
3418a8f8:	07051830 	.word	0x07051830
3418a8fc:	07051030 	.word	0x07051030
3418a900:	07050c30 	.word	0x07050c30
3418a904:	07050034 	.word	0x07050034
3418a908:	07041c30 	.word	0x07041c30
3418a90c:	07041830 	.word	0x07041830
3418a910:	07041030 	.word	0x07041030
3418a914:	07040c30 	.word	0x07040c30
3418a918:	07040034 	.word	0x07040034
3418a91c:	07031c30 	.word	0x07031c30
3418a920:	07031830 	.word	0x07031830
3418a924:	07031030 	.word	0x07031030
3418a928:	07030c30 	.word	0x07030c30
3418a92c:	07030034 	.word	0x07030034
3418a930:	07021c30 	.word	0x07021c30
3418a934:	07021830 	.word	0x07021830
3418a938:	07021030 	.word	0x07021030
3418a93c:	07020c30 	.word	0x07020c30
3418a940:	07020034 	.word	0x07020034
3418a944:	07011c30 	.word	0x07011c30
3418a948:	07011830 	.word	0x07011830
3418a94c:	07011030 	.word	0x07011030
3418a950:	07010c30 	.word	0x07010c30
3418a954:	07010034 	.word	0x07010034
3418a958:	07001c30 	.word	0x07001c30
3418a95c:	07001830 	.word	0x07001830
3418a960:	07001030 	.word	0x07001030
3418a964:	07000034 	.word	0x07000034
3418a968:	07000c30 	.word	0x07000c30
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a96c:	f7fc ffec 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418a970:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418a972:	68fa      	ldr	r2, [r7, #12]
3418a974:	68bb      	ldr	r3, [r7, #8]
3418a976:	fbb2 f3f3 	udiv	r3, r2, r3
3418a97a:	60fb      	str	r3, [r7, #12]
            break;
3418a97c:	e012      	b.n	3418a9a4 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418a97e:	f7fd f829 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418a982:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418a984:	68fa      	ldr	r2, [r7, #12]
3418a986:	68bb      	ldr	r3, [r7, #8]
3418a988:	fbb2 f3f3 	udiv	r3, r2, r3
3418a98c:	60fb      	str	r3, [r7, #12]
            break;
3418a98e:	e009      	b.n	3418a9a4 <RCCEx_GetUARTCLKFreq+0x364>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418a990:	f7fd f866 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418a994:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418a996:	68fa      	ldr	r2, [r7, #12]
3418a998:	68bb      	ldr	r3, [r7, #8]
3418a99a:	fbb2 f3f3 	udiv	r3, r2, r3
3418a99e:	60fb      	str	r3, [r7, #12]
            break;
3418a9a0:	e000      	b.n	3418a9a4 <RCCEx_GetUARTCLKFreq+0x364>
            break;
3418a9a2:	bf00      	nop
        }
      }
      break;
3418a9a4:	e063      	b.n	3418aa6e <RCCEx_GetUARTCLKFreq+0x42e>
    case LL_RCC_UART4_CLKSOURCE_IC14:
    case LL_RCC_UART5_CLKSOURCE_IC14:
    case LL_RCC_UART7_CLKSOURCE_IC14:
    case LL_RCC_UART8_CLKSOURCE_IC14:
    case LL_RCC_UART9_CLKSOURCE_IC14:
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418a9a6:	f7f9 fe35 	bl	34184614 <LL_RCC_IC14_IsEnabled>
3418a9aa:	4603      	mov	r3, r0
3418a9ac:	2b00      	cmp	r3, #0
3418a9ae:	d060      	beq.n	3418aa72 <RCCEx_GetUARTCLKFreq+0x432>
      {
        ic_divider = LL_RCC_IC14_GetDivider();
3418a9b0:	f7f9 fe52 	bl	34184658 <LL_RCC_IC14_GetDivider>
3418a9b4:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418a9b6:	f7f9 fe41 	bl	3418463c <LL_RCC_IC14_GetSource>
3418a9ba:	4603      	mov	r3, r0
3418a9bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a9c0:	d029      	beq.n	3418aa16 <RCCEx_GetUARTCLKFreq+0x3d6>
3418a9c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418a9c6:	d82f      	bhi.n	3418aa28 <RCCEx_GetUARTCLKFreq+0x3e8>
3418a9c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a9cc:	d01a      	beq.n	3418aa04 <RCCEx_GetUARTCLKFreq+0x3c4>
3418a9ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418a9d2:	d829      	bhi.n	3418aa28 <RCCEx_GetUARTCLKFreq+0x3e8>
3418a9d4:	2b00      	cmp	r3, #0
3418a9d6:	d003      	beq.n	3418a9e0 <RCCEx_GetUARTCLKFreq+0x3a0>
3418a9d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418a9dc:	d009      	beq.n	3418a9f2 <RCCEx_GetUARTCLKFreq+0x3b2>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            uart_frequency = uart_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418a9de:	e023      	b.n	3418aa28 <RCCEx_GetUARTCLKFreq+0x3e8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418a9e0:	f7fc ff6c 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418a9e4:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418a9e6:	68fa      	ldr	r2, [r7, #12]
3418a9e8:	68bb      	ldr	r3, [r7, #8]
3418a9ea:	fbb2 f3f3 	udiv	r3, r2, r3
3418a9ee:	60fb      	str	r3, [r7, #12]
            break;
3418a9f0:	e01b      	b.n	3418aa2a <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418a9f2:	f7fc ffa9 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418a9f6:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418a9f8:	68fa      	ldr	r2, [r7, #12]
3418a9fa:	68bb      	ldr	r3, [r7, #8]
3418a9fc:	fbb2 f3f3 	udiv	r3, r2, r3
3418aa00:	60fb      	str	r3, [r7, #12]
            break;
3418aa02:	e012      	b.n	3418aa2a <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418aa04:	f7fc ffe6 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418aa08:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418aa0a:	68fa      	ldr	r2, [r7, #12]
3418aa0c:	68bb      	ldr	r3, [r7, #8]
3418aa0e:	fbb2 f3f3 	udiv	r3, r2, r3
3418aa12:	60fb      	str	r3, [r7, #12]
            break;
3418aa14:	e009      	b.n	3418aa2a <RCCEx_GetUARTCLKFreq+0x3ea>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418aa16:	f7fd f823 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418aa1a:	60f8      	str	r0, [r7, #12]
            uart_frequency = uart_frequency / ic_divider;
3418aa1c:	68fa      	ldr	r2, [r7, #12]
3418aa1e:	68bb      	ldr	r3, [r7, #8]
3418aa20:	fbb2 f3f3 	udiv	r3, r2, r3
3418aa24:	60fb      	str	r3, [r7, #12]
            break;
3418aa26:	e000      	b.n	3418aa2a <RCCEx_GetUARTCLKFreq+0x3ea>
            break;
3418aa28:	bf00      	nop
        }
      }
      break;
3418aa2a:	e022      	b.n	3418aa72 <RCCEx_GetUARTCLKFreq+0x432>
    case LL_RCC_UART4_CLKSOURCE_HSI:
    case LL_RCC_UART5_CLKSOURCE_HSI:
    case LL_RCC_UART7_CLKSOURCE_HSI:
    case LL_RCC_UART8_CLKSOURCE_HSI:
    case LL_RCC_UART9_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
3418aa2c:	f7f8 fcce 	bl	341833cc <LL_RCC_HSI_IsReady>
3418aa30:	4603      	mov	r3, r0
3418aa32:	2b00      	cmp	r3, #0
3418aa34:	d01f      	beq.n	3418aa76 <RCCEx_GetUARTCLKFreq+0x436>
      {
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418aa36:	f7f8 fcdb 	bl	341833f0 <LL_RCC_HSI_GetDivider>
3418aa3a:	4603      	mov	r3, r0
3418aa3c:	09db      	lsrs	r3, r3, #7
3418aa3e:	4a13      	ldr	r2, [pc, #76]	@ (3418aa8c <RCCEx_GetUARTCLKFreq+0x44c>)
3418aa40:	fa22 f303 	lsr.w	r3, r2, r3
3418aa44:	60fb      	str	r3, [r7, #12]
      }
      break;
3418aa46:	e016      	b.n	3418aa76 <RCCEx_GetUARTCLKFreq+0x436>
    case LL_RCC_UART4_CLKSOURCE_MSI:
    case LL_RCC_UART5_CLKSOURCE_MSI:
    case LL_RCC_UART7_CLKSOURCE_MSI:
    case LL_RCC_UART8_CLKSOURCE_MSI:
    case LL_RCC_UART9_CLKSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() != 0U)
3418aa48:	f7f8 fce0 	bl	3418340c <LL_RCC_MSI_IsReady>
3418aa4c:	4603      	mov	r3, r0
3418aa4e:	2b00      	cmp	r3, #0
3418aa50:	d013      	beq.n	3418aa7a <RCCEx_GetUARTCLKFreq+0x43a>
      {
        uart_frequency = MSI_VALUE;
3418aa52:	4b0f      	ldr	r3, [pc, #60]	@ (3418aa90 <RCCEx_GetUARTCLKFreq+0x450>)
3418aa54:	60fb      	str	r3, [r7, #12]
      }
      break;
3418aa56:	e010      	b.n	3418aa7a <RCCEx_GetUARTCLKFreq+0x43a>
    case LL_RCC_UART4_CLKSOURCE_LSE:
    case LL_RCC_UART5_CLKSOURCE_LSE:
    case LL_RCC_UART7_CLKSOURCE_LSE:
    case LL_RCC_UART8_CLKSOURCE_LSE:
    case LL_RCC_UART9_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
3418aa58:	f7f8 fcf8 	bl	3418344c <LL_RCC_LSE_IsReady>
3418aa5c:	4603      	mov	r3, r0
3418aa5e:	2b00      	cmp	r3, #0
3418aa60:	d00d      	beq.n	3418aa7e <RCCEx_GetUARTCLKFreq+0x43e>
      {
        uart_frequency = LSE_VALUE;
3418aa62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418aa66:	60fb      	str	r3, [r7, #12]
      }
      break;
3418aa68:	e009      	b.n	3418aa7e <RCCEx_GetUARTCLKFreq+0x43e>

    default:
      /* Unexpected case */
      break;
3418aa6a:	bf00      	nop
3418aa6c:	e008      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418aa6e:	bf00      	nop
3418aa70:	e006      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418aa72:	bf00      	nop
3418aa74:	e004      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418aa76:	bf00      	nop
3418aa78:	e002      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418aa7a:	bf00      	nop
3418aa7c:	e000      	b.n	3418aa80 <RCCEx_GetUARTCLKFreq+0x440>
      break;
3418aa7e:	bf00      	nop
  }

  return uart_frequency;
3418aa80:	68fb      	ldr	r3, [r7, #12]
}
3418aa82:	4618      	mov	r0, r3
3418aa84:	3710      	adds	r7, #16
3418aa86:	46bd      	mov	sp, r7
3418aa88:	bd80      	pop	{r7, pc}
3418aa8a:	bf00      	nop
3418aa8c:	03d09000 	.word	0x03d09000
3418aa90:	003d0900 	.word	0x003d0900

3418aa94 <RCCEx_GetUSARTCLKFreq>:
  *         @arg @ref RCCEx_USART10_Clock_Source
  * @retval USART clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetUSARTCLKFreq(uint32_t USARTxSource)
{
3418aa94:	b580      	push	{r7, lr}
3418aa96:	b084      	sub	sp, #16
3418aa98:	af00      	add	r7, sp, #0
3418aa9a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
3418aa9c:	2300      	movs	r3, #0
3418aa9e:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
3418aaa0:	6878      	ldr	r0, [r7, #4]
3418aaa2:	f7f9 f87b 	bl	34183b9c <LL_RCC_GetUSARTClockSource>
3418aaa6:	4603      	mov	r3, r0
3418aaa8:	4aa2      	ldr	r2, [pc, #648]	@ (3418ad34 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418aaaa:	4293      	cmp	r3, r2
3418aaac:	f000 81e8 	beq.w	3418ae80 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418aab0:	4aa0      	ldr	r2, [pc, #640]	@ (3418ad34 <RCCEx_GetUSARTCLKFreq+0x2a0>)
3418aab2:	4293      	cmp	r3, r2
3418aab4:	f200 8203 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418aab8:	4a9f      	ldr	r2, [pc, #636]	@ (3418ad38 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418aaba:	4293      	cmp	r3, r2
3418aabc:	f000 81e0 	beq.w	3418ae80 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418aac0:	4a9d      	ldr	r2, [pc, #628]	@ (3418ad38 <RCCEx_GetUSARTCLKFreq+0x2a4>)
3418aac2:	4293      	cmp	r3, r2
3418aac4:	f200 81fb 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418aac8:	4a9c      	ldr	r2, [pc, #624]	@ (3418ad3c <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418aaca:	4293      	cmp	r3, r2
3418aacc:	f000 81d8 	beq.w	3418ae80 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418aad0:	4a9a      	ldr	r2, [pc, #616]	@ (3418ad3c <RCCEx_GetUSARTCLKFreq+0x2a8>)
3418aad2:	4293      	cmp	r3, r2
3418aad4:	f200 81f3 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418aad8:	4a99      	ldr	r2, [pc, #612]	@ (3418ad40 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418aada:	4293      	cmp	r3, r2
3418aadc:	f000 81d0 	beq.w	3418ae80 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418aae0:	4a97      	ldr	r2, [pc, #604]	@ (3418ad40 <RCCEx_GetUSARTCLKFreq+0x2ac>)
3418aae2:	4293      	cmp	r3, r2
3418aae4:	f200 81eb 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418aae8:	4a96      	ldr	r2, [pc, #600]	@ (3418ad44 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418aaea:	4293      	cmp	r3, r2
3418aaec:	f000 81c8 	beq.w	3418ae80 <RCCEx_GetUSARTCLKFreq+0x3ec>
3418aaf0:	4a94      	ldr	r2, [pc, #592]	@ (3418ad44 <RCCEx_GetUSARTCLKFreq+0x2b0>)
3418aaf2:	4293      	cmp	r3, r2
3418aaf4:	f200 81e3 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418aaf8:	4a93      	ldr	r2, [pc, #588]	@ (3418ad48 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418aafa:	4293      	cmp	r3, r2
3418aafc:	f000 81ce 	beq.w	3418ae9c <RCCEx_GetUSARTCLKFreq+0x408>
3418ab00:	4a91      	ldr	r2, [pc, #580]	@ (3418ad48 <RCCEx_GetUSARTCLKFreq+0x2b4>)
3418ab02:	4293      	cmp	r3, r2
3418ab04:	f200 81db 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab08:	4a90      	ldr	r2, [pc, #576]	@ (3418ad4c <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418ab0a:	4293      	cmp	r3, r2
3418ab0c:	f000 81c6 	beq.w	3418ae9c <RCCEx_GetUSARTCLKFreq+0x408>
3418ab10:	4a8e      	ldr	r2, [pc, #568]	@ (3418ad4c <RCCEx_GetUSARTCLKFreq+0x2b8>)
3418ab12:	4293      	cmp	r3, r2
3418ab14:	f200 81d3 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab18:	4a8d      	ldr	r2, [pc, #564]	@ (3418ad50 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418ab1a:	4293      	cmp	r3, r2
3418ab1c:	f000 81be 	beq.w	3418ae9c <RCCEx_GetUSARTCLKFreq+0x408>
3418ab20:	4a8b      	ldr	r2, [pc, #556]	@ (3418ad50 <RCCEx_GetUSARTCLKFreq+0x2bc>)
3418ab22:	4293      	cmp	r3, r2
3418ab24:	f200 81cb 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab28:	4a8a      	ldr	r2, [pc, #552]	@ (3418ad54 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418ab2a:	4293      	cmp	r3, r2
3418ab2c:	f000 81b6 	beq.w	3418ae9c <RCCEx_GetUSARTCLKFreq+0x408>
3418ab30:	4a88      	ldr	r2, [pc, #544]	@ (3418ad54 <RCCEx_GetUSARTCLKFreq+0x2c0>)
3418ab32:	4293      	cmp	r3, r2
3418ab34:	f200 81c3 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab38:	4a87      	ldr	r2, [pc, #540]	@ (3418ad58 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418ab3a:	4293      	cmp	r3, r2
3418ab3c:	f000 81ae 	beq.w	3418ae9c <RCCEx_GetUSARTCLKFreq+0x408>
3418ab40:	4a85      	ldr	r2, [pc, #532]	@ (3418ad58 <RCCEx_GetUSARTCLKFreq+0x2c4>)
3418ab42:	4293      	cmp	r3, r2
3418ab44:	f200 81bb 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab48:	4a84      	ldr	r2, [pc, #528]	@ (3418ad5c <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418ab4a:	4293      	cmp	r3, r2
3418ab4c:	f000 81ae 	beq.w	3418aeac <RCCEx_GetUSARTCLKFreq+0x418>
3418ab50:	4a82      	ldr	r2, [pc, #520]	@ (3418ad5c <RCCEx_GetUSARTCLKFreq+0x2c8>)
3418ab52:	4293      	cmp	r3, r2
3418ab54:	f200 81b3 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab58:	4a81      	ldr	r2, [pc, #516]	@ (3418ad60 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418ab5a:	4293      	cmp	r3, r2
3418ab5c:	f000 81a6 	beq.w	3418aeac <RCCEx_GetUSARTCLKFreq+0x418>
3418ab60:	4a7f      	ldr	r2, [pc, #508]	@ (3418ad60 <RCCEx_GetUSARTCLKFreq+0x2cc>)
3418ab62:	4293      	cmp	r3, r2
3418ab64:	f200 81ab 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab68:	4a7e      	ldr	r2, [pc, #504]	@ (3418ad64 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418ab6a:	4293      	cmp	r3, r2
3418ab6c:	f000 819e 	beq.w	3418aeac <RCCEx_GetUSARTCLKFreq+0x418>
3418ab70:	4a7c      	ldr	r2, [pc, #496]	@ (3418ad64 <RCCEx_GetUSARTCLKFreq+0x2d0>)
3418ab72:	4293      	cmp	r3, r2
3418ab74:	f200 81a3 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab78:	4a7b      	ldr	r2, [pc, #492]	@ (3418ad68 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418ab7a:	4293      	cmp	r3, r2
3418ab7c:	f000 8196 	beq.w	3418aeac <RCCEx_GetUSARTCLKFreq+0x418>
3418ab80:	4a79      	ldr	r2, [pc, #484]	@ (3418ad68 <RCCEx_GetUSARTCLKFreq+0x2d4>)
3418ab82:	4293      	cmp	r3, r2
3418ab84:	f200 819b 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab88:	4a78      	ldr	r2, [pc, #480]	@ (3418ad6c <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418ab8a:	4293      	cmp	r3, r2
3418ab8c:	f000 818e 	beq.w	3418aeac <RCCEx_GetUSARTCLKFreq+0x418>
3418ab90:	4a76      	ldr	r2, [pc, #472]	@ (3418ad6c <RCCEx_GetUSARTCLKFreq+0x2d8>)
3418ab92:	4293      	cmp	r3, r2
3418ab94:	f200 8193 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ab98:	4a75      	ldr	r2, [pc, #468]	@ (3418ad70 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418ab9a:	4293      	cmp	r3, r2
3418ab9c:	f000 812d 	beq.w	3418adfa <RCCEx_GetUSARTCLKFreq+0x366>
3418aba0:	4a73      	ldr	r2, [pc, #460]	@ (3418ad70 <RCCEx_GetUSARTCLKFreq+0x2dc>)
3418aba2:	4293      	cmp	r3, r2
3418aba4:	f200 818b 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418aba8:	4a72      	ldr	r2, [pc, #456]	@ (3418ad74 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418abaa:	4293      	cmp	r3, r2
3418abac:	f000 8125 	beq.w	3418adfa <RCCEx_GetUSARTCLKFreq+0x366>
3418abb0:	4a70      	ldr	r2, [pc, #448]	@ (3418ad74 <RCCEx_GetUSARTCLKFreq+0x2e0>)
3418abb2:	4293      	cmp	r3, r2
3418abb4:	f200 8183 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418abb8:	4a6f      	ldr	r2, [pc, #444]	@ (3418ad78 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418abba:	4293      	cmp	r3, r2
3418abbc:	f000 811d 	beq.w	3418adfa <RCCEx_GetUSARTCLKFreq+0x366>
3418abc0:	4a6d      	ldr	r2, [pc, #436]	@ (3418ad78 <RCCEx_GetUSARTCLKFreq+0x2e4>)
3418abc2:	4293      	cmp	r3, r2
3418abc4:	f200 817b 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418abc8:	4a6c      	ldr	r2, [pc, #432]	@ (3418ad7c <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418abca:	4293      	cmp	r3, r2
3418abcc:	f000 8115 	beq.w	3418adfa <RCCEx_GetUSARTCLKFreq+0x366>
3418abd0:	4a6a      	ldr	r2, [pc, #424]	@ (3418ad7c <RCCEx_GetUSARTCLKFreq+0x2e8>)
3418abd2:	4293      	cmp	r3, r2
3418abd4:	f200 8173 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418abd8:	4a69      	ldr	r2, [pc, #420]	@ (3418ad80 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418abda:	4293      	cmp	r3, r2
3418abdc:	f000 810d 	beq.w	3418adfa <RCCEx_GetUSARTCLKFreq+0x366>
3418abe0:	4a67      	ldr	r2, [pc, #412]	@ (3418ad80 <RCCEx_GetUSARTCLKFreq+0x2ec>)
3418abe2:	4293      	cmp	r3, r2
3418abe4:	f200 816b 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418abe8:	4a66      	ldr	r2, [pc, #408]	@ (3418ad84 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418abea:	4293      	cmp	r3, r2
3418abec:	d07b      	beq.n	3418ace6 <RCCEx_GetUSARTCLKFreq+0x252>
3418abee:	4a65      	ldr	r2, [pc, #404]	@ (3418ad84 <RCCEx_GetUSARTCLKFreq+0x2f0>)
3418abf0:	4293      	cmp	r3, r2
3418abf2:	f200 8164 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418abf6:	4a64      	ldr	r2, [pc, #400]	@ (3418ad88 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418abf8:	4293      	cmp	r3, r2
3418abfa:	d074      	beq.n	3418ace6 <RCCEx_GetUSARTCLKFreq+0x252>
3418abfc:	4a62      	ldr	r2, [pc, #392]	@ (3418ad88 <RCCEx_GetUSARTCLKFreq+0x2f4>)
3418abfe:	4293      	cmp	r3, r2
3418ac00:	f200 815d 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac04:	4a61      	ldr	r2, [pc, #388]	@ (3418ad8c <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418ac06:	4293      	cmp	r3, r2
3418ac08:	d06d      	beq.n	3418ace6 <RCCEx_GetUSARTCLKFreq+0x252>
3418ac0a:	4a60      	ldr	r2, [pc, #384]	@ (3418ad8c <RCCEx_GetUSARTCLKFreq+0x2f8>)
3418ac0c:	4293      	cmp	r3, r2
3418ac0e:	f200 8156 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac12:	4a5f      	ldr	r2, [pc, #380]	@ (3418ad90 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418ac14:	4293      	cmp	r3, r2
3418ac16:	d066      	beq.n	3418ace6 <RCCEx_GetUSARTCLKFreq+0x252>
3418ac18:	4a5d      	ldr	r2, [pc, #372]	@ (3418ad90 <RCCEx_GetUSARTCLKFreq+0x2fc>)
3418ac1a:	4293      	cmp	r3, r2
3418ac1c:	f200 814f 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac20:	4a5c      	ldr	r2, [pc, #368]	@ (3418ad94 <RCCEx_GetUSARTCLKFreq+0x300>)
3418ac22:	4293      	cmp	r3, r2
3418ac24:	d05f      	beq.n	3418ace6 <RCCEx_GetUSARTCLKFreq+0x252>
3418ac26:	4a5b      	ldr	r2, [pc, #364]	@ (3418ad94 <RCCEx_GetUSARTCLKFreq+0x300>)
3418ac28:	4293      	cmp	r3, r2
3418ac2a:	f200 8148 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac2e:	4a5a      	ldr	r2, [pc, #360]	@ (3418ad98 <RCCEx_GetUSARTCLKFreq+0x304>)
3418ac30:	4293      	cmp	r3, r2
3418ac32:	d053      	beq.n	3418acdc <RCCEx_GetUSARTCLKFreq+0x248>
3418ac34:	4a58      	ldr	r2, [pc, #352]	@ (3418ad98 <RCCEx_GetUSARTCLKFreq+0x304>)
3418ac36:	4293      	cmp	r3, r2
3418ac38:	f200 8141 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac3c:	4a57      	ldr	r2, [pc, #348]	@ (3418ad9c <RCCEx_GetUSARTCLKFreq+0x308>)
3418ac3e:	4293      	cmp	r3, r2
3418ac40:	d04c      	beq.n	3418acdc <RCCEx_GetUSARTCLKFreq+0x248>
3418ac42:	4a56      	ldr	r2, [pc, #344]	@ (3418ad9c <RCCEx_GetUSARTCLKFreq+0x308>)
3418ac44:	4293      	cmp	r3, r2
3418ac46:	f200 813a 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac4a:	4a55      	ldr	r2, [pc, #340]	@ (3418ada0 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418ac4c:	4293      	cmp	r3, r2
3418ac4e:	d045      	beq.n	3418acdc <RCCEx_GetUSARTCLKFreq+0x248>
3418ac50:	4a53      	ldr	r2, [pc, #332]	@ (3418ada0 <RCCEx_GetUSARTCLKFreq+0x30c>)
3418ac52:	4293      	cmp	r3, r2
3418ac54:	f200 8133 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac58:	4a52      	ldr	r2, [pc, #328]	@ (3418ada4 <RCCEx_GetUSARTCLKFreq+0x310>)
3418ac5a:	4293      	cmp	r3, r2
3418ac5c:	d03e      	beq.n	3418acdc <RCCEx_GetUSARTCLKFreq+0x248>
3418ac5e:	4a51      	ldr	r2, [pc, #324]	@ (3418ada4 <RCCEx_GetUSARTCLKFreq+0x310>)
3418ac60:	4293      	cmp	r3, r2
3418ac62:	f200 812c 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac66:	4a50      	ldr	r2, [pc, #320]	@ (3418ada8 <RCCEx_GetUSARTCLKFreq+0x314>)
3418ac68:	4293      	cmp	r3, r2
3418ac6a:	d037      	beq.n	3418acdc <RCCEx_GetUSARTCLKFreq+0x248>
3418ac6c:	4a4e      	ldr	r2, [pc, #312]	@ (3418ada8 <RCCEx_GetUSARTCLKFreq+0x314>)
3418ac6e:	4293      	cmp	r3, r2
3418ac70:	f200 8125 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac74:	4a4d      	ldr	r2, [pc, #308]	@ (3418adac <RCCEx_GetUSARTCLKFreq+0x318>)
3418ac76:	4293      	cmp	r3, r2
3418ac78:	d018      	beq.n	3418acac <RCCEx_GetUSARTCLKFreq+0x218>
3418ac7a:	4a4c      	ldr	r2, [pc, #304]	@ (3418adac <RCCEx_GetUSARTCLKFreq+0x318>)
3418ac7c:	4293      	cmp	r3, r2
3418ac7e:	f200 811e 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac82:	4a4b      	ldr	r2, [pc, #300]	@ (3418adb0 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418ac84:	4293      	cmp	r3, r2
3418ac86:	d01d      	beq.n	3418acc4 <RCCEx_GetUSARTCLKFreq+0x230>
3418ac88:	4a49      	ldr	r2, [pc, #292]	@ (3418adb0 <RCCEx_GetUSARTCLKFreq+0x31c>)
3418ac8a:	4293      	cmp	r3, r2
3418ac8c:	f200 8117 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac90:	4a48      	ldr	r2, [pc, #288]	@ (3418adb4 <RCCEx_GetUSARTCLKFreq+0x320>)
3418ac92:	4293      	cmp	r3, r2
3418ac94:	d00a      	beq.n	3418acac <RCCEx_GetUSARTCLKFreq+0x218>
3418ac96:	4a47      	ldr	r2, [pc, #284]	@ (3418adb4 <RCCEx_GetUSARTCLKFreq+0x320>)
3418ac98:	4293      	cmp	r3, r2
3418ac9a:	f200 8110 	bhi.w	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
3418ac9e:	4a46      	ldr	r2, [pc, #280]	@ (3418adb8 <RCCEx_GetUSARTCLKFreq+0x324>)
3418aca0:	4293      	cmp	r3, r2
3418aca2:	d003      	beq.n	3418acac <RCCEx_GetUSARTCLKFreq+0x218>
3418aca4:	4a45      	ldr	r2, [pc, #276]	@ (3418adbc <RCCEx_GetUSARTCLKFreq+0x328>)
3418aca6:	4293      	cmp	r3, r2
3418aca8:	d00c      	beq.n	3418acc4 <RCCEx_GetUSARTCLKFreq+0x230>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418acaa:	e108      	b.n	3418aebe <RCCEx_GetUSARTCLKFreq+0x42a>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418acac:	f7f7 ff7a 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418acb0:	4603      	mov	r3, r0
3418acb2:	4618      	mov	r0, r3
3418acb4:	f7fc ff1a 	bl	34187aec <RCCEx_GetHCLKFreq>
3418acb8:	4603      	mov	r3, r0
3418acba:	4618      	mov	r0, r3
3418acbc:	f7fc ff37 	bl	34187b2e <RCCEx_GetPCLK2Freq>
3418acc0:	60f8      	str	r0, [r7, #12]
      break;
3418acc2:	e107      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3418acc4:	f7f7 ff6e 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418acc8:	4603      	mov	r3, r0
3418acca:	4618      	mov	r0, r3
3418accc:	f7fc ff0e 	bl	34187aec <RCCEx_GetHCLKFreq>
3418acd0:	4603      	mov	r3, r0
3418acd2:	4618      	mov	r0, r3
3418acd4:	f7fc ff1b 	bl	34187b0e <RCCEx_GetPCLK1Freq>
3418acd8:	60f8      	str	r0, [r7, #12]
      break;
3418acda:	e0fb      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418acdc:	2007      	movs	r0, #7
3418acde:	f7fd f9f1 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418ace2:	60f8      	str	r0, [r7, #12]
      break;
3418ace4:	e0f6      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3418ace6:	f7f9 fb95 	bl	34184414 <LL_RCC_IC9_IsEnabled>
3418acea:	4603      	mov	r3, r0
3418acec:	2b00      	cmp	r3, #0
3418acee:	f000 80e8 	beq.w	3418aec2 <RCCEx_GetUSARTCLKFreq+0x42e>
        ic_divider = LL_RCC_IC9_GetDivider();
3418acf2:	f7f9 fbb1 	bl	34184458 <LL_RCC_IC9_GetDivider>
3418acf6:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC9_GetSource())
3418acf8:	f7f9 fba0 	bl	3418443c <LL_RCC_IC9_GetSource>
3418acfc:	4603      	mov	r3, r0
3418acfe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ad02:	d06f      	beq.n	3418ade4 <RCCEx_GetUSARTCLKFreq+0x350>
3418ad04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ad08:	d875      	bhi.n	3418adf6 <RCCEx_GetUSARTCLKFreq+0x362>
3418ad0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ad0e:	d060      	beq.n	3418add2 <RCCEx_GetUSARTCLKFreq+0x33e>
3418ad10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ad14:	d86f      	bhi.n	3418adf6 <RCCEx_GetUSARTCLKFreq+0x362>
3418ad16:	2b00      	cmp	r3, #0
3418ad18:	d003      	beq.n	3418ad22 <RCCEx_GetUSARTCLKFreq+0x28e>
3418ad1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ad1e:	d04f      	beq.n	3418adc0 <RCCEx_GetUSARTCLKFreq+0x32c>
            break;
3418ad20:	e069      	b.n	3418adf6 <RCCEx_GetUSARTCLKFreq+0x362>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ad22:	f7fc fdcb 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418ad26:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ad28:	68fa      	ldr	r2, [r7, #12]
3418ad2a:	68bb      	ldr	r3, [r7, #8]
3418ad2c:	fbb2 f3f3 	udiv	r3, r2, r3
3418ad30:	60fb      	str	r3, [r7, #12]
            break;
3418ad32:	e061      	b.n	3418adf8 <RCCEx_GetUSARTCLKFreq+0x364>
3418ad34:	07061430 	.word	0x07061430
3418ad38:	07060830 	.word	0x07060830
3418ad3c:	07060434 	.word	0x07060434
3418ad40:	07060430 	.word	0x07060430
3418ad44:	07060030 	.word	0x07060030
3418ad48:	07051430 	.word	0x07051430
3418ad4c:	07050830 	.word	0x07050830
3418ad50:	07050434 	.word	0x07050434
3418ad54:	07050430 	.word	0x07050430
3418ad58:	07050030 	.word	0x07050030
3418ad5c:	07041430 	.word	0x07041430
3418ad60:	07040830 	.word	0x07040830
3418ad64:	07040434 	.word	0x07040434
3418ad68:	07040430 	.word	0x07040430
3418ad6c:	07040030 	.word	0x07040030
3418ad70:	07031430 	.word	0x07031430
3418ad74:	07030830 	.word	0x07030830
3418ad78:	07030434 	.word	0x07030434
3418ad7c:	07030430 	.word	0x07030430
3418ad80:	07030030 	.word	0x07030030
3418ad84:	07021430 	.word	0x07021430
3418ad88:	07020830 	.word	0x07020830
3418ad8c:	07020434 	.word	0x07020434
3418ad90:	07020430 	.word	0x07020430
3418ad94:	07020030 	.word	0x07020030
3418ad98:	07011430 	.word	0x07011430
3418ad9c:	07010830 	.word	0x07010830
3418ada0:	07010434 	.word	0x07010434
3418ada4:	07010430 	.word	0x07010430
3418ada8:	07010030 	.word	0x07010030
3418adac:	07001430 	.word	0x07001430
3418adb0:	07000830 	.word	0x07000830
3418adb4:	07000434 	.word	0x07000434
3418adb8:	07000030 	.word	0x07000030
3418adbc:	07000430 	.word	0x07000430
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418adc0:	f7fc fdc2 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418adc4:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418adc6:	68fa      	ldr	r2, [r7, #12]
3418adc8:	68bb      	ldr	r3, [r7, #8]
3418adca:	fbb2 f3f3 	udiv	r3, r2, r3
3418adce:	60fb      	str	r3, [r7, #12]
            break;
3418add0:	e012      	b.n	3418adf8 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418add2:	f7fc fdff 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418add6:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418add8:	68fa      	ldr	r2, [r7, #12]
3418adda:	68bb      	ldr	r3, [r7, #8]
3418addc:	fbb2 f3f3 	udiv	r3, r2, r3
3418ade0:	60fb      	str	r3, [r7, #12]
            break;
3418ade2:	e009      	b.n	3418adf8 <RCCEx_GetUSARTCLKFreq+0x364>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ade4:	f7fc fe3c 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418ade8:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418adea:	68fa      	ldr	r2, [r7, #12]
3418adec:	68bb      	ldr	r3, [r7, #8]
3418adee:	fbb2 f3f3 	udiv	r3, r2, r3
3418adf2:	60fb      	str	r3, [r7, #12]
            break;
3418adf4:	e000      	b.n	3418adf8 <RCCEx_GetUSARTCLKFreq+0x364>
            break;
3418adf6:	bf00      	nop
      break;
3418adf8:	e063      	b.n	3418aec2 <RCCEx_GetUSARTCLKFreq+0x42e>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3418adfa:	f7f9 fc0b 	bl	34184614 <LL_RCC_IC14_IsEnabled>
3418adfe:	4603      	mov	r3, r0
3418ae00:	2b00      	cmp	r3, #0
3418ae02:	d060      	beq.n	3418aec6 <RCCEx_GetUSARTCLKFreq+0x432>
        ic_divider = LL_RCC_IC14_GetDivider();
3418ae04:	f7f9 fc28 	bl	34184658 <LL_RCC_IC14_GetDivider>
3418ae08:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC14_GetSource())
3418ae0a:	f7f9 fc17 	bl	3418463c <LL_RCC_IC14_GetSource>
3418ae0e:	4603      	mov	r3, r0
3418ae10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ae14:	d029      	beq.n	3418ae6a <RCCEx_GetUSARTCLKFreq+0x3d6>
3418ae16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418ae1a:	d82f      	bhi.n	3418ae7c <RCCEx_GetUSARTCLKFreq+0x3e8>
3418ae1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ae20:	d01a      	beq.n	3418ae58 <RCCEx_GetUSARTCLKFreq+0x3c4>
3418ae22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418ae26:	d829      	bhi.n	3418ae7c <RCCEx_GetUSARTCLKFreq+0x3e8>
3418ae28:	2b00      	cmp	r3, #0
3418ae2a:	d003      	beq.n	3418ae34 <RCCEx_GetUSARTCLKFreq+0x3a0>
3418ae2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418ae30:	d009      	beq.n	3418ae46 <RCCEx_GetUSARTCLKFreq+0x3b2>
            break;
3418ae32:	e023      	b.n	3418ae7c <RCCEx_GetUSARTCLKFreq+0x3e8>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418ae34:	f7fc fd42 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418ae38:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ae3a:	68fa      	ldr	r2, [r7, #12]
3418ae3c:	68bb      	ldr	r3, [r7, #8]
3418ae3e:	fbb2 f3f3 	udiv	r3, r2, r3
3418ae42:	60fb      	str	r3, [r7, #12]
            break;
3418ae44:	e01b      	b.n	3418ae7e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418ae46:	f7fc fd7f 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418ae4a:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ae4c:	68fa      	ldr	r2, [r7, #12]
3418ae4e:	68bb      	ldr	r3, [r7, #8]
3418ae50:	fbb2 f3f3 	udiv	r3, r2, r3
3418ae54:	60fb      	str	r3, [r7, #12]
            break;
3418ae56:	e012      	b.n	3418ae7e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418ae58:	f7fc fdbc 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418ae5c:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ae5e:	68fa      	ldr	r2, [r7, #12]
3418ae60:	68bb      	ldr	r3, [r7, #8]
3418ae62:	fbb2 f3f3 	udiv	r3, r2, r3
3418ae66:	60fb      	str	r3, [r7, #12]
            break;
3418ae68:	e009      	b.n	3418ae7e <RCCEx_GetUSARTCLKFreq+0x3ea>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418ae6a:	f7fc fdf9 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418ae6e:	60f8      	str	r0, [r7, #12]
            usart_frequency = usart_frequency / ic_divider;
3418ae70:	68fa      	ldr	r2, [r7, #12]
3418ae72:	68bb      	ldr	r3, [r7, #8]
3418ae74:	fbb2 f3f3 	udiv	r3, r2, r3
3418ae78:	60fb      	str	r3, [r7, #12]
            break;
3418ae7a:	e000      	b.n	3418ae7e <RCCEx_GetUSARTCLKFreq+0x3ea>
            break;
3418ae7c:	bf00      	nop
      break;
3418ae7e:	e022      	b.n	3418aec6 <RCCEx_GetUSARTCLKFreq+0x432>
      if (LL_RCC_HSI_IsReady() != 0U)
3418ae80:	f7f8 faa4 	bl	341833cc <LL_RCC_HSI_IsReady>
3418ae84:	4603      	mov	r3, r0
3418ae86:	2b00      	cmp	r3, #0
3418ae88:	d01f      	beq.n	3418aeca <RCCEx_GetUSARTCLKFreq+0x436>
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3418ae8a:	f7f8 fab1 	bl	341833f0 <LL_RCC_HSI_GetDivider>
3418ae8e:	4603      	mov	r3, r0
3418ae90:	09db      	lsrs	r3, r3, #7
3418ae92:	4a13      	ldr	r2, [pc, #76]	@ (3418aee0 <RCCEx_GetUSARTCLKFreq+0x44c>)
3418ae94:	fa22 f303 	lsr.w	r3, r2, r3
3418ae98:	60fb      	str	r3, [r7, #12]
      break;
3418ae9a:	e016      	b.n	3418aeca <RCCEx_GetUSARTCLKFreq+0x436>
      if (LL_RCC_MSI_IsReady() != 0U)
3418ae9c:	f7f8 fab6 	bl	3418340c <LL_RCC_MSI_IsReady>
3418aea0:	4603      	mov	r3, r0
3418aea2:	2b00      	cmp	r3, #0
3418aea4:	d013      	beq.n	3418aece <RCCEx_GetUSARTCLKFreq+0x43a>
        usart_frequency = MSI_VALUE;
3418aea6:	4b0f      	ldr	r3, [pc, #60]	@ (3418aee4 <RCCEx_GetUSARTCLKFreq+0x450>)
3418aea8:	60fb      	str	r3, [r7, #12]
      break;
3418aeaa:	e010      	b.n	3418aece <RCCEx_GetUSARTCLKFreq+0x43a>
      if (LL_RCC_LSE_IsReady() != 0U)
3418aeac:	f7f8 face 	bl	3418344c <LL_RCC_LSE_IsReady>
3418aeb0:	4603      	mov	r3, r0
3418aeb2:	2b00      	cmp	r3, #0
3418aeb4:	d00d      	beq.n	3418aed2 <RCCEx_GetUSARTCLKFreq+0x43e>
        usart_frequency = LSE_VALUE;
3418aeb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
3418aeba:	60fb      	str	r3, [r7, #12]
      break;
3418aebc:	e009      	b.n	3418aed2 <RCCEx_GetUSARTCLKFreq+0x43e>
      break;
3418aebe:	bf00      	nop
3418aec0:	e008      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418aec2:	bf00      	nop
3418aec4:	e006      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418aec6:	bf00      	nop
3418aec8:	e004      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418aeca:	bf00      	nop
3418aecc:	e002      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418aece:	bf00      	nop
3418aed0:	e000      	b.n	3418aed4 <RCCEx_GetUSARTCLKFreq+0x440>
      break;
3418aed2:	bf00      	nop
  }

  return usart_frequency;
3418aed4:	68fb      	ldr	r3, [r7, #12]
}
3418aed6:	4618      	mov	r0, r3
3418aed8:	3710      	adds	r7, #16
3418aeda:	46bd      	mov	sp, r7
3418aedc:	bd80      	pop	{r7, pc}
3418aede:	bf00      	nop
3418aee0:	03d09000 	.word	0x03d09000
3418aee4:	003d0900 	.word	0x003d0900

3418aee8 <RCCEx_GetOTGPHYCLKFreq>:
  *         @arg @ref RCCEx_USB_OTGHS2_Clock_Source
  * @retval OTGPHY clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCLKFreq(uint32_t OTGPHYxSource)
{
3418aee8:	b580      	push	{r7, lr}
3418aeea:	b084      	sub	sp, #16
3418aeec:	af00      	add	r7, sp, #0
3418aeee:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418aef0:	2300      	movs	r3, #0
3418aef2:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
3418aef4:	6878      	ldr	r0, [r7, #4]
3418aef6:	f7f8 fe69 	bl	34183bcc <LL_RCC_GetUSBClockSource>
3418aefa:	4603      	mov	r3, r0
3418aefc:	4a4b      	ldr	r2, [pc, #300]	@ (3418b02c <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418aefe:	4293      	cmp	r3, r2
3418af00:	d035      	beq.n	3418af6e <RCCEx_GetOTGPHYCLKFreq+0x86>
3418af02:	4a4a      	ldr	r2, [pc, #296]	@ (3418b02c <RCCEx_GetOTGPHYCLKFreq+0x144>)
3418af04:	4293      	cmp	r3, r2
3418af06:	f200 8085 	bhi.w	3418b014 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418af0a:	4a49      	ldr	r2, [pc, #292]	@ (3418b030 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418af0c:	4293      	cmp	r3, r2
3418af0e:	d02e      	beq.n	3418af6e <RCCEx_GetOTGPHYCLKFreq+0x86>
3418af10:	4a47      	ldr	r2, [pc, #284]	@ (3418b030 <RCCEx_GetOTGPHYCLKFreq+0x148>)
3418af12:	4293      	cmp	r3, r2
3418af14:	d87e      	bhi.n	3418b014 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418af16:	4a47      	ldr	r2, [pc, #284]	@ (3418b034 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418af18:	4293      	cmp	r3, r2
3418af1a:	d038      	beq.n	3418af8e <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418af1c:	4a45      	ldr	r2, [pc, #276]	@ (3418b034 <RCCEx_GetOTGPHYCLKFreq+0x14c>)
3418af1e:	4293      	cmp	r3, r2
3418af20:	d878      	bhi.n	3418b014 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418af22:	4a45      	ldr	r2, [pc, #276]	@ (3418b038 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418af24:	4293      	cmp	r3, r2
3418af26:	d032      	beq.n	3418af8e <RCCEx_GetOTGPHYCLKFreq+0xa6>
3418af28:	4a43      	ldr	r2, [pc, #268]	@ (3418b038 <RCCEx_GetOTGPHYCLKFreq+0x150>)
3418af2a:	4293      	cmp	r3, r2
3418af2c:	d872      	bhi.n	3418b014 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418af2e:	4a43      	ldr	r2, [pc, #268]	@ (3418b03c <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418af30:	4293      	cmp	r3, r2
3418af32:	d00f      	beq.n	3418af54 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418af34:	4a41      	ldr	r2, [pc, #260]	@ (3418b03c <RCCEx_GetOTGPHYCLKFreq+0x154>)
3418af36:	4293      	cmp	r3, r2
3418af38:	d86c      	bhi.n	3418b014 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418af3a:	4a41      	ldr	r2, [pc, #260]	@ (3418b040 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418af3c:	4293      	cmp	r3, r2
3418af3e:	d009      	beq.n	3418af54 <RCCEx_GetOTGPHYCLKFreq+0x6c>
3418af40:	4a3f      	ldr	r2, [pc, #252]	@ (3418b040 <RCCEx_GetOTGPHYCLKFreq+0x158>)
3418af42:	4293      	cmp	r3, r2
3418af44:	d866      	bhi.n	3418b014 <RCCEx_GetOTGPHYCLKFreq+0x12c>
3418af46:	4a3f      	ldr	r2, [pc, #252]	@ (3418b044 <RCCEx_GetOTGPHYCLKFreq+0x15c>)
3418af48:	4293      	cmp	r3, r2
3418af4a:	d008      	beq.n	3418af5e <RCCEx_GetOTGPHYCLKFreq+0x76>
3418af4c:	4a3e      	ldr	r2, [pc, #248]	@ (3418b048 <RCCEx_GetOTGPHYCLKFreq+0x160>)
3418af4e:	4293      	cmp	r3, r2
3418af50:	d005      	beq.n	3418af5e <RCCEx_GetOTGPHYCLKFreq+0x76>
      }
      break;

    default:
      /* Unexpected case */
      break;
3418af52:	e05f      	b.n	3418b014 <RCCEx_GetOTGPHYCLKFreq+0x12c>
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418af54:	2007      	movs	r0, #7
3418af56:	f7fd f8b5 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418af5a:	60f8      	str	r0, [r7, #12]
      break;
3418af5c:	e061      	b.n	3418b022 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      if (LL_RCC_HSE_IsReady() != 0U)
3418af5e:	f7f8 fa23 	bl	341833a8 <LL_RCC_HSE_IsReady>
3418af62:	4603      	mov	r3, r0
3418af64:	2b00      	cmp	r3, #0
3418af66:	d057      	beq.n	3418b018 <RCCEx_GetOTGPHYCLKFreq+0x130>
        usb_frequency = HSE_VALUE / 2U;
3418af68:	4b38      	ldr	r3, [pc, #224]	@ (3418b04c <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418af6a:	60fb      	str	r3, [r7, #12]
      break;
3418af6c:	e054      	b.n	3418b018 <RCCEx_GetOTGPHYCLKFreq+0x130>
      if (LL_RCC_HSE_IsReady() != 0U)
3418af6e:	f7f8 fa1b 	bl	341833a8 <LL_RCC_HSE_IsReady>
3418af72:	4603      	mov	r3, r0
3418af74:	2b00      	cmp	r3, #0
3418af76:	d051      	beq.n	3418b01c <RCCEx_GetOTGPHYCLKFreq+0x134>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418af78:	f7f8 fa04 	bl	34183384 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418af7c:	4603      	mov	r3, r0
3418af7e:	2b00      	cmp	r3, #0
3418af80:	d102      	bne.n	3418af88 <RCCEx_GetOTGPHYCLKFreq+0xa0>
          usb_frequency = HSE_VALUE;
3418af82:	4b33      	ldr	r3, [pc, #204]	@ (3418b050 <RCCEx_GetOTGPHYCLKFreq+0x168>)
3418af84:	60fb      	str	r3, [r7, #12]
      break;
3418af86:	e049      	b.n	3418b01c <RCCEx_GetOTGPHYCLKFreq+0x134>
          usb_frequency = HSE_VALUE / 2U;
3418af88:	4b30      	ldr	r3, [pc, #192]	@ (3418b04c <RCCEx_GetOTGPHYCLKFreq+0x164>)
3418af8a:	60fb      	str	r3, [r7, #12]
      break;
3418af8c:	e046      	b.n	3418b01c <RCCEx_GetOTGPHYCLKFreq+0x134>
      if (LL_RCC_IC15_IsEnabled() != 0U)
3418af8e:	f7f9 fb81 	bl	34184694 <LL_RCC_IC15_IsEnabled>
3418af92:	4603      	mov	r3, r0
3418af94:	2b00      	cmp	r3, #0
3418af96:	d043      	beq.n	3418b020 <RCCEx_GetOTGPHYCLKFreq+0x138>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
3418af98:	f7f9 fb9e 	bl	341846d8 <LL_RCC_IC15_GetDivider>
3418af9c:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC15_GetSource())
3418af9e:	f7f9 fb8d 	bl	341846bc <LL_RCC_IC15_GetSource>
3418afa2:	4603      	mov	r3, r0
3418afa4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418afa8:	d029      	beq.n	3418affe <RCCEx_GetOTGPHYCLKFreq+0x116>
3418afaa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418afae:	d82f      	bhi.n	3418b010 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418afb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418afb4:	d01a      	beq.n	3418afec <RCCEx_GetOTGPHYCLKFreq+0x104>
3418afb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418afba:	d829      	bhi.n	3418b010 <RCCEx_GetOTGPHYCLKFreq+0x128>
3418afbc:	2b00      	cmp	r3, #0
3418afbe:	d003      	beq.n	3418afc8 <RCCEx_GetOTGPHYCLKFreq+0xe0>
3418afc0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418afc4:	d009      	beq.n	3418afda <RCCEx_GetOTGPHYCLKFreq+0xf2>
            break;
3418afc6:	e023      	b.n	3418b010 <RCCEx_GetOTGPHYCLKFreq+0x128>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418afc8:	f7fc fc78 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418afcc:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418afce:	68fa      	ldr	r2, [r7, #12]
3418afd0:	68bb      	ldr	r3, [r7, #8]
3418afd2:	fbb2 f3f3 	udiv	r3, r2, r3
3418afd6:	60fb      	str	r3, [r7, #12]
            break;
3418afd8:	e01b      	b.n	3418b012 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418afda:	f7fc fcb5 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418afde:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418afe0:	68fa      	ldr	r2, [r7, #12]
3418afe2:	68bb      	ldr	r3, [r7, #8]
3418afe4:	fbb2 f3f3 	udiv	r3, r2, r3
3418afe8:	60fb      	str	r3, [r7, #12]
            break;
3418afea:	e012      	b.n	3418b012 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418afec:	f7fc fcf2 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418aff0:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418aff2:	68fa      	ldr	r2, [r7, #12]
3418aff4:	68bb      	ldr	r3, [r7, #8]
3418aff6:	fbb2 f3f3 	udiv	r3, r2, r3
3418affa:	60fb      	str	r3, [r7, #12]
            break;
3418affc:	e009      	b.n	3418b012 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418affe:	f7fc fd2f 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418b002:	60f8      	str	r0, [r7, #12]
            usb_frequency = usb_frequency / ic_divider;
3418b004:	68fa      	ldr	r2, [r7, #12]
3418b006:	68bb      	ldr	r3, [r7, #8]
3418b008:	fbb2 f3f3 	udiv	r3, r2, r3
3418b00c:	60fb      	str	r3, [r7, #12]
            break;
3418b00e:	e000      	b.n	3418b012 <RCCEx_GetOTGPHYCLKFreq+0x12a>
            break;
3418b010:	bf00      	nop
      break;
3418b012:	e005      	b.n	3418b020 <RCCEx_GetOTGPHYCLKFreq+0x138>
      break;
3418b014:	bf00      	nop
3418b016:	e004      	b.n	3418b022 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418b018:	bf00      	nop
3418b01a:	e002      	b.n	3418b022 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418b01c:	bf00      	nop
3418b01e:	e000      	b.n	3418b022 <RCCEx_GetOTGPHYCLKFreq+0x13a>
      break;
3418b020:	bf00      	nop
  }

  return usb_frequency;
3418b022:	68fb      	ldr	r3, [r7, #12]
}
3418b024:	4618      	mov	r0, r3
3418b026:	3710      	adds	r7, #16
3418b028:	46bd      	mov	sp, r7
3418b02a:	bd80      	pop	{r7, pc}
3418b02c:	03031414 	.word	0x03031414
3418b030:	03030c14 	.word	0x03030c14
3418b034:	03021414 	.word	0x03021414
3418b038:	03020c14 	.word	0x03020c14
3418b03c:	03011414 	.word	0x03011414
3418b040:	03010c14 	.word	0x03010c14
3418b044:	03000c14 	.word	0x03000c14
3418b048:	03001414 	.word	0x03001414
3418b04c:	016e3600 	.word	0x016e3600
3418b050:	02dc6c00 	.word	0x02dc6c00

3418b054 <RCCEx_GetOTGPHYCKREFCLKFreq>:
  *         @arg @ref RCCEx_USBPHY2_Clock_Source
  * @retval OTGPHYCKREF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready or Disabled
  */
static uint32_t RCCEx_GetOTGPHYCKREFCLKFreq(uint32_t OTGPHYxCKREFSource)
{
3418b054:	b580      	push	{r7, lr}
3418b056:	b084      	sub	sp, #16
3418b058:	af00      	add	r7, sp, #0
3418b05a:	6078      	str	r0, [r7, #4]
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b05c:	2300      	movs	r3, #0
3418b05e:	60fb      	str	r3, [r7, #12]

  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
3418b060:	6878      	ldr	r0, [r7, #4]
3418b062:	f7f8 fdb3 	bl	34183bcc <LL_RCC_GetUSBClockSource>
3418b066:	4603      	mov	r3, r0
3418b068:	4a1a      	ldr	r2, [pc, #104]	@ (3418b0d4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418b06a:	4293      	cmp	r3, r2
3418b06c:	d00f      	beq.n	3418b08e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418b06e:	4a19      	ldr	r2, [pc, #100]	@ (3418b0d4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x80>)
3418b070:	4293      	cmp	r3, r2
3418b072:	d826      	bhi.n	3418b0c2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418b074:	4a18      	ldr	r2, [pc, #96]	@ (3418b0d8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418b076:	4293      	cmp	r3, r2
3418b078:	d009      	beq.n	3418b08e <RCCEx_GetOTGPHYCKREFCLKFreq+0x3a>
3418b07a:	4a17      	ldr	r2, [pc, #92]	@ (3418b0d8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x84>)
3418b07c:	4293      	cmp	r3, r2
3418b07e:	d820      	bhi.n	3418b0c2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
3418b080:	4a16      	ldr	r2, [pc, #88]	@ (3418b0dc <RCCEx_GetOTGPHYCKREFCLKFreq+0x88>)
3418b082:	4293      	cmp	r3, r2
3418b084:	d013      	beq.n	3418b0ae <RCCEx_GetOTGPHYCKREFCLKFreq+0x5a>
3418b086:	4a16      	ldr	r2, [pc, #88]	@ (3418b0e0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x8c>)
3418b088:	4293      	cmp	r3, r2
3418b08a:	d015      	beq.n	3418b0b8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x64>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
      break;

    default:
      /* Unexpected case */
      break;
3418b08c:	e019      	b.n	3418b0c2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x6e>
      if (LL_RCC_HSE_IsReady() != 0U)
3418b08e:	f7f8 f98b 	bl	341833a8 <LL_RCC_HSE_IsReady>
3418b092:	4603      	mov	r3, r0
3418b094:	2b00      	cmp	r3, #0
3418b096:	d016      	beq.n	3418b0c6 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
3418b098:	f7f8 f974 	bl	34183384 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
3418b09c:	4603      	mov	r3, r0
3418b09e:	2b00      	cmp	r3, #0
3418b0a0:	d102      	bne.n	3418b0a8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>
          usb_frequency = HSE_VALUE;
3418b0a2:	4b10      	ldr	r3, [pc, #64]	@ (3418b0e4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x90>)
3418b0a4:	60fb      	str	r3, [r7, #12]
      break;
3418b0a6:	e00e      	b.n	3418b0c6 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
          usb_frequency = HSE_VALUE / 2U;
3418b0a8:	4b0f      	ldr	r3, [pc, #60]	@ (3418b0e8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x94>)
3418b0aa:	60fb      	str	r3, [r7, #12]
      break;
3418b0ac:	e00b      	b.n	3418b0c6 <RCCEx_GetOTGPHYCKREFCLKFreq+0x72>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3418b0ae:	480f      	ldr	r0, [pc, #60]	@ (3418b0ec <RCCEx_GetOTGPHYCKREFCLKFreq+0x98>)
3418b0b0:	f7ff ff1a 	bl	3418aee8 <RCCEx_GetOTGPHYCLKFreq>
3418b0b4:	60f8      	str	r0, [r7, #12]
      break;
3418b0b6:	e007      	b.n	3418b0c8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3418b0b8:	480d      	ldr	r0, [pc, #52]	@ (3418b0f0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x9c>)
3418b0ba:	f7ff ff15 	bl	3418aee8 <RCCEx_GetOTGPHYCLKFreq>
3418b0be:	60f8      	str	r0, [r7, #12]
      break;
3418b0c0:	e002      	b.n	3418b0c8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418b0c2:	bf00      	nop
3418b0c4:	e000      	b.n	3418b0c8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x74>
      break;
3418b0c6:	bf00      	nop
  }

  return usb_frequency;
3418b0c8:	68fb      	ldr	r3, [r7, #12]
}
3418b0ca:	4618      	mov	r0, r3
3418b0cc:	3710      	adds	r7, #16
3418b0ce:	46bd      	mov	sp, r7
3418b0d0:	bd80      	pop	{r7, pc}
3418b0d2:	bf00      	nop
3418b0d4:	01011814 	.word	0x01011814
3418b0d8:	01011014 	.word	0x01011014
3418b0dc:	01001014 	.word	0x01001014
3418b0e0:	01001814 	.word	0x01001814
3418b0e4:	02dc6c00 	.word	0x02dc6c00
3418b0e8:	016e3600 	.word	0x016e3600
3418b0ec:	03000c14 	.word	0x03000c14
3418b0f0:	03001414 	.word	0x03001414

3418b0f4 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
3418b0f4:	b580      	push	{r7, lr}
3418b0f6:	b084      	sub	sp, #16
3418b0f8:	af00      	add	r7, sp, #0
3418b0fa:	6078      	str	r0, [r7, #4]
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
3418b0fc:	2300      	movs	r3, #0
3418b0fe:	60fb      	str	r3, [r7, #12]
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
3418b100:	6878      	ldr	r0, [r7, #4]
3418b102:	f7f8 fd6f 	bl	34183be4 <LL_RCC_GetXSPIClockSource>
3418b106:	4603      	mov	r3, r0
3418b108:	4a76      	ldr	r2, [pc, #472]	@ (3418b2e4 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418b10a:	4293      	cmp	r3, r2
3418b10c:	f000 809d 	beq.w	3418b24a <RCCEx_GetXSPICLKFreq+0x156>
3418b110:	4a74      	ldr	r2, [pc, #464]	@ (3418b2e4 <RCCEx_GetXSPICLKFreq+0x1f0>)
3418b112:	4293      	cmp	r3, r2
3418b114:	f200 80dc 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b118:	4a73      	ldr	r2, [pc, #460]	@ (3418b2e8 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418b11a:	4293      	cmp	r3, r2
3418b11c:	f000 8095 	beq.w	3418b24a <RCCEx_GetXSPICLKFreq+0x156>
3418b120:	4a71      	ldr	r2, [pc, #452]	@ (3418b2e8 <RCCEx_GetXSPICLKFreq+0x1f4>)
3418b122:	4293      	cmp	r3, r2
3418b124:	f200 80d4 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b128:	4a70      	ldr	r2, [pc, #448]	@ (3418b2ec <RCCEx_GetXSPICLKFreq+0x1f8>)
3418b12a:	4293      	cmp	r3, r2
3418b12c:	f000 808d 	beq.w	3418b24a <RCCEx_GetXSPICLKFreq+0x156>
3418b130:	4a6e      	ldr	r2, [pc, #440]	@ (3418b2ec <RCCEx_GetXSPICLKFreq+0x1f8>)
3418b132:	4293      	cmp	r3, r2
3418b134:	f200 80cc 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b138:	4a6d      	ldr	r2, [pc, #436]	@ (3418b2f0 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418b13a:	4293      	cmp	r3, r2
3418b13c:	d041      	beq.n	3418b1c2 <RCCEx_GetXSPICLKFreq+0xce>
3418b13e:	4a6c      	ldr	r2, [pc, #432]	@ (3418b2f0 <RCCEx_GetXSPICLKFreq+0x1fc>)
3418b140:	4293      	cmp	r3, r2
3418b142:	f200 80c5 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b146:	4a6b      	ldr	r2, [pc, #428]	@ (3418b2f4 <RCCEx_GetXSPICLKFreq+0x200>)
3418b148:	4293      	cmp	r3, r2
3418b14a:	d03a      	beq.n	3418b1c2 <RCCEx_GetXSPICLKFreq+0xce>
3418b14c:	4a69      	ldr	r2, [pc, #420]	@ (3418b2f4 <RCCEx_GetXSPICLKFreq+0x200>)
3418b14e:	4293      	cmp	r3, r2
3418b150:	f200 80be 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b154:	4a68      	ldr	r2, [pc, #416]	@ (3418b2f8 <RCCEx_GetXSPICLKFreq+0x204>)
3418b156:	4293      	cmp	r3, r2
3418b158:	d033      	beq.n	3418b1c2 <RCCEx_GetXSPICLKFreq+0xce>
3418b15a:	4a67      	ldr	r2, [pc, #412]	@ (3418b2f8 <RCCEx_GetXSPICLKFreq+0x204>)
3418b15c:	4293      	cmp	r3, r2
3418b15e:	f200 80b7 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b162:	4a66      	ldr	r2, [pc, #408]	@ (3418b2fc <RCCEx_GetXSPICLKFreq+0x208>)
3418b164:	4293      	cmp	r3, r2
3418b166:	d027      	beq.n	3418b1b8 <RCCEx_GetXSPICLKFreq+0xc4>
3418b168:	4a64      	ldr	r2, [pc, #400]	@ (3418b2fc <RCCEx_GetXSPICLKFreq+0x208>)
3418b16a:	4293      	cmp	r3, r2
3418b16c:	f200 80b0 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b170:	4a63      	ldr	r2, [pc, #396]	@ (3418b300 <RCCEx_GetXSPICLKFreq+0x20c>)
3418b172:	4293      	cmp	r3, r2
3418b174:	d020      	beq.n	3418b1b8 <RCCEx_GetXSPICLKFreq+0xc4>
3418b176:	4a62      	ldr	r2, [pc, #392]	@ (3418b300 <RCCEx_GetXSPICLKFreq+0x20c>)
3418b178:	4293      	cmp	r3, r2
3418b17a:	f200 80a9 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b17e:	4a61      	ldr	r2, [pc, #388]	@ (3418b304 <RCCEx_GetXSPICLKFreq+0x210>)
3418b180:	4293      	cmp	r3, r2
3418b182:	d019      	beq.n	3418b1b8 <RCCEx_GetXSPICLKFreq+0xc4>
3418b184:	4a5f      	ldr	r2, [pc, #380]	@ (3418b304 <RCCEx_GetXSPICLKFreq+0x210>)
3418b186:	4293      	cmp	r3, r2
3418b188:	f200 80a2 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b18c:	4a5e      	ldr	r2, [pc, #376]	@ (3418b308 <RCCEx_GetXSPICLKFreq+0x214>)
3418b18e:	4293      	cmp	r3, r2
3418b190:	d00a      	beq.n	3418b1a8 <RCCEx_GetXSPICLKFreq+0xb4>
3418b192:	4a5d      	ldr	r2, [pc, #372]	@ (3418b308 <RCCEx_GetXSPICLKFreq+0x214>)
3418b194:	4293      	cmp	r3, r2
3418b196:	f200 809b 	bhi.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
3418b19a:	4a5c      	ldr	r2, [pc, #368]	@ (3418b30c <RCCEx_GetXSPICLKFreq+0x218>)
3418b19c:	4293      	cmp	r3, r2
3418b19e:	d003      	beq.n	3418b1a8 <RCCEx_GetXSPICLKFreq+0xb4>
3418b1a0:	4a5b      	ldr	r2, [pc, #364]	@ (3418b310 <RCCEx_GetXSPICLKFreq+0x21c>)
3418b1a2:	4293      	cmp	r3, r2
3418b1a4:	f040 8094 	bne.w	3418b2d0 <RCCEx_GetXSPICLKFreq+0x1dc>
  {
    case LL_RCC_XSPI1_CLKSOURCE_HCLK:
    case LL_RCC_XSPI2_CLKSOURCE_HCLK:
    case LL_RCC_XSPI3_CLKSOURCE_HCLK:
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3418b1a8:	f7f7 fcfc 	bl	34182ba4 <HAL_RCC_GetSysClockFreq>
3418b1ac:	4603      	mov	r3, r0
3418b1ae:	4618      	mov	r0, r3
3418b1b0:	f7fc fc9c 	bl	34187aec <RCCEx_GetHCLKFreq>
3418b1b4:	60f8      	str	r0, [r7, #12]
      break;
3418b1b6:	e090      	b.n	3418b2da <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_CLKP:
    case LL_RCC_XSPI2_CLKSOURCE_CLKP:
    case LL_RCC_XSPI3_CLKSOURCE_CLKP:
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3418b1b8:	2007      	movs	r0, #7
3418b1ba:	f7fc ff83 	bl	341880c4 <RCCEx_GetCLKPCLKFreq>
3418b1be:	60f8      	str	r0, [r7, #12]
      break;
3418b1c0:	e08b      	b.n	3418b2da <RCCEx_GetXSPICLKFreq+0x1e6>

    case LL_RCC_XSPI1_CLKSOURCE_IC3:
    case LL_RCC_XSPI2_CLKSOURCE_IC3:
    case LL_RCC_XSPI3_CLKSOURCE_IC3:
      if (LL_RCC_IC3_IsEnabled() != 0U)
3418b1c2:	f7f8 ffe7 	bl	34184194 <LL_RCC_IC3_IsEnabled>
3418b1c6:	4603      	mov	r3, r0
3418b1c8:	2b00      	cmp	r3, #0
3418b1ca:	f000 8083 	beq.w	3418b2d4 <RCCEx_GetXSPICLKFreq+0x1e0>
      {
        ic_divider = LL_RCC_IC3_GetDivider();
3418b1ce:	f7f9 f803 	bl	341841d8 <LL_RCC_IC3_GetDivider>
3418b1d2:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC3_GetSource())
3418b1d4:	f7f8 fff2 	bl	341841bc <LL_RCC_IC3_GetSource>
3418b1d8:	4603      	mov	r3, r0
3418b1da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b1de:	d029      	beq.n	3418b234 <RCCEx_GetXSPICLKFreq+0x140>
3418b1e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b1e4:	d82f      	bhi.n	3418b246 <RCCEx_GetXSPICLKFreq+0x152>
3418b1e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b1ea:	d01a      	beq.n	3418b222 <RCCEx_GetXSPICLKFreq+0x12e>
3418b1ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b1f0:	d829      	bhi.n	3418b246 <RCCEx_GetXSPICLKFreq+0x152>
3418b1f2:	2b00      	cmp	r3, #0
3418b1f4:	d003      	beq.n	3418b1fe <RCCEx_GetXSPICLKFreq+0x10a>
3418b1f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b1fa:	d009      	beq.n	3418b210 <RCCEx_GetXSPICLKFreq+0x11c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b1fc:	e023      	b.n	3418b246 <RCCEx_GetXSPICLKFreq+0x152>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b1fe:	f7fc fb5d 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418b202:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b204:	68fa      	ldr	r2, [r7, #12]
3418b206:	68bb      	ldr	r3, [r7, #8]
3418b208:	fbb2 f3f3 	udiv	r3, r2, r3
3418b20c:	60fb      	str	r3, [r7, #12]
            break;
3418b20e:	e01b      	b.n	3418b248 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b210:	f7fc fb9a 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418b214:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b216:	68fa      	ldr	r2, [r7, #12]
3418b218:	68bb      	ldr	r3, [r7, #8]
3418b21a:	fbb2 f3f3 	udiv	r3, r2, r3
3418b21e:	60fb      	str	r3, [r7, #12]
            break;
3418b220:	e012      	b.n	3418b248 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b222:	f7fc fbd7 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418b226:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b228:	68fa      	ldr	r2, [r7, #12]
3418b22a:	68bb      	ldr	r3, [r7, #8]
3418b22c:	fbb2 f3f3 	udiv	r3, r2, r3
3418b230:	60fb      	str	r3, [r7, #12]
            break;
3418b232:	e009      	b.n	3418b248 <RCCEx_GetXSPICLKFreq+0x154>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b234:	f7fc fc14 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418b238:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b23a:	68fa      	ldr	r2, [r7, #12]
3418b23c:	68bb      	ldr	r3, [r7, #8]
3418b23e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b242:	60fb      	str	r3, [r7, #12]
            break;
3418b244:	e000      	b.n	3418b248 <RCCEx_GetXSPICLKFreq+0x154>
            break;
3418b246:	bf00      	nop
        }
      }
      break;
3418b248:	e044      	b.n	3418b2d4 <RCCEx_GetXSPICLKFreq+0x1e0>

    case LL_RCC_XSPI1_CLKSOURCE_IC4:
    case LL_RCC_XSPI2_CLKSOURCE_IC4:
    case LL_RCC_XSPI3_CLKSOURCE_IC4:
      if (LL_RCC_IC4_IsEnabled() != 0U)
3418b24a:	f7f8 ffe3 	bl	34184214 <LL_RCC_IC4_IsEnabled>
3418b24e:	4603      	mov	r3, r0
3418b250:	2b00      	cmp	r3, #0
3418b252:	d041      	beq.n	3418b2d8 <RCCEx_GetXSPICLKFreq+0x1e4>
      {
        ic_divider = LL_RCC_IC4_GetDivider();
3418b254:	f7f9 f800 	bl	34184258 <LL_RCC_IC4_GetDivider>
3418b258:	60b8      	str	r0, [r7, #8]
        switch (LL_RCC_IC4_GetSource())
3418b25a:	f7f8 ffef 	bl	3418423c <LL_RCC_IC4_GetSource>
3418b25e:	4603      	mov	r3, r0
3418b260:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b264:	d029      	beq.n	3418b2ba <RCCEx_GetXSPICLKFreq+0x1c6>
3418b266:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3418b26a:	d82f      	bhi.n	3418b2cc <RCCEx_GetXSPICLKFreq+0x1d8>
3418b26c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b270:	d01a      	beq.n	3418b2a8 <RCCEx_GetXSPICLKFreq+0x1b4>
3418b272:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3418b276:	d829      	bhi.n	3418b2cc <RCCEx_GetXSPICLKFreq+0x1d8>
3418b278:	2b00      	cmp	r3, #0
3418b27a:	d003      	beq.n	3418b284 <RCCEx_GetXSPICLKFreq+0x190>
3418b27c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3418b280:	d009      	beq.n	3418b296 <RCCEx_GetXSPICLKFreq+0x1a2>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
            xspi_frequency = xspi_frequency / ic_divider;
            break;
          default:
            /* Unexpected case */
            break;
3418b282:	e023      	b.n	3418b2cc <RCCEx_GetXSPICLKFreq+0x1d8>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3418b284:	f7fc fb1a 	bl	341878bc <HAL_RCCEx_GetPLL1CLKFreq>
3418b288:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b28a:	68fa      	ldr	r2, [r7, #12]
3418b28c:	68bb      	ldr	r3, [r7, #8]
3418b28e:	fbb2 f3f3 	udiv	r3, r2, r3
3418b292:	60fb      	str	r3, [r7, #12]
            break;
3418b294:	e01b      	b.n	3418b2ce <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3418b296:	f7fc fb57 	bl	34187948 <HAL_RCCEx_GetPLL2CLKFreq>
3418b29a:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b29c:	68fa      	ldr	r2, [r7, #12]
3418b29e:	68bb      	ldr	r3, [r7, #8]
3418b2a0:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2a4:	60fb      	str	r3, [r7, #12]
            break;
3418b2a6:	e012      	b.n	3418b2ce <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3418b2a8:	f7fc fb94 	bl	341879d4 <HAL_RCCEx_GetPLL3CLKFreq>
3418b2ac:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b2ae:	68fa      	ldr	r2, [r7, #12]
3418b2b0:	68bb      	ldr	r3, [r7, #8]
3418b2b2:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2b6:	60fb      	str	r3, [r7, #12]
            break;
3418b2b8:	e009      	b.n	3418b2ce <RCCEx_GetXSPICLKFreq+0x1da>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3418b2ba:	f7fc fbd1 	bl	34187a60 <HAL_RCCEx_GetPLL4CLKFreq>
3418b2be:	60f8      	str	r0, [r7, #12]
            xspi_frequency = xspi_frequency / ic_divider;
3418b2c0:	68fa      	ldr	r2, [r7, #12]
3418b2c2:	68bb      	ldr	r3, [r7, #8]
3418b2c4:	fbb2 f3f3 	udiv	r3, r2, r3
3418b2c8:	60fb      	str	r3, [r7, #12]
            break;
3418b2ca:	e000      	b.n	3418b2ce <RCCEx_GetXSPICLKFreq+0x1da>
            break;
3418b2cc:	bf00      	nop
        }
      }
      break;
3418b2ce:	e003      	b.n	3418b2d8 <RCCEx_GetXSPICLKFreq+0x1e4>

    default:
      /* Nothing to do */
      break;
3418b2d0:	bf00      	nop
3418b2d2:	e002      	b.n	3418b2da <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418b2d4:	bf00      	nop
3418b2d6:	e000      	b.n	3418b2da <RCCEx_GetXSPICLKFreq+0x1e6>
      break;
3418b2d8:	bf00      	nop
  }

  return xspi_frequency;
3418b2da:	68fb      	ldr	r3, [r7, #12]
}
3418b2dc:	4618      	mov	r0, r3
3418b2de:	3710      	adds	r7, #16
3418b2e0:	46bd      	mov	sp, r7
3418b2e2:	bd80      	pop	{r7, pc}
3418b2e4:	03030814 	.word	0x03030814
3418b2e8:	03030414 	.word	0x03030414
3418b2ec:	03030014 	.word	0x03030014
3418b2f0:	03020814 	.word	0x03020814
3418b2f4:	03020414 	.word	0x03020414
3418b2f8:	03020014 	.word	0x03020014
3418b2fc:	03010814 	.word	0x03010814
3418b300:	03010414 	.word	0x03010414
3418b304:	03010014 	.word	0x03010014
3418b308:	03000814 	.word	0x03000814
3418b30c:	03000014 	.word	0x03000014
3418b310:	03000414 	.word	0x03000414

3418b314 <LL_AHB5_GRP1_IsEnabledClock>:
  *
  *         (*) value not defined in all devices.
  * @retval uint32_t
  */
__STATIC_INLINE uint32_t LL_AHB5_GRP1_IsEnabledClock(uint32_t Periphs)
{
3418b314:	b480      	push	{r7}
3418b316:	b083      	sub	sp, #12
3418b318:	af00      	add	r7, sp, #0
3418b31a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->AHB5ENR, Periphs) == Periphs) ? 1UL : 0UL);
3418b31c:	4b08      	ldr	r3, [pc, #32]	@ (3418b340 <LL_AHB5_GRP1_IsEnabledClock+0x2c>)
3418b31e:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
3418b322:	687b      	ldr	r3, [r7, #4]
3418b324:	4013      	ands	r3, r2
3418b326:	687a      	ldr	r2, [r7, #4]
3418b328:	429a      	cmp	r2, r3
3418b32a:	d101      	bne.n	3418b330 <LL_AHB5_GRP1_IsEnabledClock+0x1c>
3418b32c:	2301      	movs	r3, #1
3418b32e:	e000      	b.n	3418b332 <LL_AHB5_GRP1_IsEnabledClock+0x1e>
3418b330:	2300      	movs	r3, #0
}
3418b332:	4618      	mov	r0, r3
3418b334:	370c      	adds	r7, #12
3418b336:	46bd      	mov	sp, r7
3418b338:	f85d 7b04 	ldr.w	r7, [sp], #4
3418b33c:	4770      	bx	lr
3418b33e:	bf00      	nop
3418b340:	56028000 	.word	0x56028000

3418b344 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
3418b344:	b580      	push	{r7, lr}
3418b346:	b086      	sub	sp, #24
3418b348:	af02      	add	r7, sp, #8
3418b34a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418b34c:	2300      	movs	r3, #0
3418b34e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
3418b350:	f7f5 ffa4 	bl	3418129c <HAL_GetTick>
3418b354:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
3418b356:	687b      	ldr	r3, [r7, #4]
3418b358:	2b00      	cmp	r3, #0
3418b35a:	d102      	bne.n	3418b362 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
3418b35c:	2301      	movs	r3, #1
3418b35e:	73fb      	strb	r3, [r7, #15]
3418b360:	e0ec      	b.n	3418b53c <HAL_XSPI_Init+0x1f8>
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    assert_param(IS_XSPI_EXTENDMEM(hxspi->Init.MemoryExtended));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3418b362:	687b      	ldr	r3, [r7, #4]
3418b364:	2200      	movs	r2, #0
3418b366:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
3418b368:	687b      	ldr	r3, [r7, #4]
3418b36a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b36c:	2b00      	cmp	r3, #0
3418b36e:	f040 80e5 	bne.w	3418b53c <HAL_XSPI_Init+0x1f8>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
3418b372:	6878      	ldr	r0, [r7, #4]
3418b374:	f7f5 fb8e 	bl	34180a94 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418b378:	f241 3188 	movw	r1, #5000	@ 0x1388
3418b37c:	6878      	ldr	r0, [r7, #4]
3418b37e:	f000 fc14 	bl	3418bbaa <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
3418b382:	687b      	ldr	r3, [r7, #4]
3418b384:	681b      	ldr	r3, [r3, #0]
3418b386:	689a      	ldr	r2, [r3, #8]
3418b388:	4b6f      	ldr	r3, [pc, #444]	@ (3418b548 <HAL_XSPI_Init+0x204>)
3418b38a:	4013      	ands	r3, r2
3418b38c:	687a      	ldr	r2, [r7, #4]
3418b38e:	68d1      	ldr	r1, [r2, #12]
3418b390:	687a      	ldr	r2, [r7, #4]
3418b392:	6912      	ldr	r2, [r2, #16]
3418b394:	0412      	lsls	r2, r2, #16
3418b396:	4311      	orrs	r1, r2
3418b398:	687a      	ldr	r2, [r7, #4]
3418b39a:	6952      	ldr	r2, [r2, #20]
3418b39c:	3a01      	subs	r2, #1
3418b39e:	0212      	lsls	r2, r2, #8
3418b3a0:	4311      	orrs	r1, r2
3418b3a2:	687a      	ldr	r2, [r7, #4]
3418b3a4:	69d2      	ldr	r2, [r2, #28]
3418b3a6:	4311      	orrs	r1, r2
3418b3a8:	687a      	ldr	r2, [r7, #4]
3418b3aa:	6812      	ldr	r2, [r2, #0]
3418b3ac:	430b      	orrs	r3, r1
3418b3ae:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
3418b3b0:	687b      	ldr	r3, [r7, #4]
3418b3b2:	681b      	ldr	r3, [r3, #0]
3418b3b4:	68db      	ldr	r3, [r3, #12]
3418b3b6:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
3418b3ba:	687b      	ldr	r3, [r7, #4]
3418b3bc:	6a1a      	ldr	r2, [r3, #32]
3418b3be:	687b      	ldr	r3, [r7, #4]
3418b3c0:	681b      	ldr	r3, [r3, #0]
3418b3c2:	430a      	orrs	r2, r1
3418b3c4:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
3418b3c6:	687b      	ldr	r3, [r7, #4]
3418b3c8:	681b      	ldr	r3, [r3, #0]
3418b3ca:	691b      	ldr	r3, [r3, #16]
3418b3cc:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
3418b3d0:	687b      	ldr	r3, [r7, #4]
3418b3d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418b3d4:	041a      	lsls	r2, r3, #16
3418b3d6:	687b      	ldr	r3, [r7, #4]
3418b3d8:	681b      	ldr	r3, [r3, #0]
3418b3da:	430a      	orrs	r2, r1
3418b3dc:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
3418b3de:	687b      	ldr	r3, [r7, #4]
3418b3e0:	681b      	ldr	r3, [r3, #0]
3418b3e2:	691b      	ldr	r3, [r3, #16]
3418b3e4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418b3e8:	687b      	ldr	r3, [r7, #4]
3418b3ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
3418b3ec:	687b      	ldr	r3, [r7, #4]
3418b3ee:	681b      	ldr	r3, [r3, #0]
3418b3f0:	430a      	orrs	r2, r1
3418b3f2:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
3418b3f4:	687b      	ldr	r3, [r7, #4]
3418b3f6:	681b      	ldr	r3, [r3, #0]
3418b3f8:	687a      	ldr	r2, [r7, #4]
3418b3fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418b3fc:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
3418b3fe:	687b      	ldr	r3, [r7, #4]
3418b400:	681b      	ldr	r3, [r3, #0]
3418b402:	681b      	ldr	r3, [r3, #0]
3418b404:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
3418b408:	687b      	ldr	r3, [r7, #4]
3418b40a:	685b      	ldr	r3, [r3, #4]
3418b40c:	3b01      	subs	r3, #1
3418b40e:	021a      	lsls	r2, r3, #8
3418b410:	687b      	ldr	r3, [r7, #4]
3418b412:	681b      	ldr	r3, [r3, #0]
3418b414:	430a      	orrs	r2, r1
3418b416:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418b418:	687b      	ldr	r3, [r7, #4]
3418b41a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418b41c:	9300      	str	r3, [sp, #0]
3418b41e:	68bb      	ldr	r3, [r7, #8]
3418b420:	2200      	movs	r2, #0
3418b422:	2120      	movs	r1, #32
3418b424:	6878      	ldr	r0, [r7, #4]
3418b426:	f000 fcfb 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b42a:	4603      	mov	r3, r0
3418b42c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
3418b42e:	7bfb      	ldrb	r3, [r7, #15]
3418b430:	2b00      	cmp	r3, #0
3418b432:	f040 8083 	bne.w	3418b53c <HAL_XSPI_Init+0x1f8>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3418b436:	687b      	ldr	r3, [r7, #4]
3418b438:	681b      	ldr	r3, [r3, #0]
3418b43a:	68db      	ldr	r3, [r3, #12]
3418b43c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418b440:	687b      	ldr	r3, [r7, #4]
3418b442:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
3418b444:	687b      	ldr	r3, [r7, #4]
3418b446:	681b      	ldr	r3, [r3, #0]
3418b448:	430a      	orrs	r2, r1
3418b44a:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
3418b44c:	687b      	ldr	r3, [r7, #4]
3418b44e:	681b      	ldr	r3, [r3, #0]
3418b450:	4a3e      	ldr	r2, [pc, #248]	@ (3418b54c <HAL_XSPI_Init+0x208>)
3418b452:	4293      	cmp	r3, r2
3418b454:	d018      	beq.n	3418b488 <HAL_XSPI_Init+0x144>
3418b456:	687b      	ldr	r3, [r7, #4]
3418b458:	681b      	ldr	r3, [r3, #0]
3418b45a:	4a3d      	ldr	r2, [pc, #244]	@ (3418b550 <HAL_XSPI_Init+0x20c>)
3418b45c:	4293      	cmp	r3, r2
3418b45e:	d013      	beq.n	3418b488 <HAL_XSPI_Init+0x144>
3418b460:	687b      	ldr	r3, [r7, #4]
3418b462:	681b      	ldr	r3, [r3, #0]
3418b464:	4a3b      	ldr	r2, [pc, #236]	@ (3418b554 <HAL_XSPI_Init+0x210>)
3418b466:	4293      	cmp	r3, r2
3418b468:	d00e      	beq.n	3418b488 <HAL_XSPI_Init+0x144>
3418b46a:	687b      	ldr	r3, [r7, #4]
3418b46c:	681b      	ldr	r3, [r3, #0]
3418b46e:	4a3a      	ldr	r2, [pc, #232]	@ (3418b558 <HAL_XSPI_Init+0x214>)
3418b470:	4293      	cmp	r3, r2
3418b472:	d009      	beq.n	3418b488 <HAL_XSPI_Init+0x144>
3418b474:	687b      	ldr	r3, [r7, #4]
3418b476:	681b      	ldr	r3, [r3, #0]
3418b478:	4a38      	ldr	r2, [pc, #224]	@ (3418b55c <HAL_XSPI_Init+0x218>)
3418b47a:	4293      	cmp	r3, r2
3418b47c:	d004      	beq.n	3418b488 <HAL_XSPI_Init+0x144>
3418b47e:	687b      	ldr	r3, [r7, #4]
3418b480:	681b      	ldr	r3, [r3, #0]
3418b482:	4a37      	ldr	r2, [pc, #220]	@ (3418b560 <HAL_XSPI_Init+0x21c>)
3418b484:	4293      	cmp	r3, r2
3418b486:	d10f      	bne.n	3418b4a8 <HAL_XSPI_Init+0x164>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418b488:	687b      	ldr	r3, [r7, #4]
3418b48a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418b48c:	9300      	str	r3, [sp, #0]
3418b48e:	68bb      	ldr	r3, [r7, #8]
3418b490:	2200      	movs	r2, #0
3418b492:	2120      	movs	r1, #32
3418b494:	6878      	ldr	r0, [r7, #4]
3418b496:	f000 fcc3 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b49a:	4603      	mov	r3, r0
3418b49c:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
3418b49e:	7bfb      	ldrb	r3, [r7, #15]
3418b4a0:	2b00      	cmp	r3, #0
3418b4a2:	d001      	beq.n	3418b4a8 <HAL_XSPI_Init+0x164>
          {
            return status;
3418b4a4:	7bfb      	ldrb	r3, [r7, #15]
3418b4a6:	e04a      	b.n	3418b53e <HAL_XSPI_Init+0x1fa>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
3418b4a8:	687b      	ldr	r3, [r7, #4]
3418b4aa:	681b      	ldr	r3, [r3, #0]
3418b4ac:	681b      	ldr	r3, [r3, #0]
3418b4ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
3418b4b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
3418b4b6:	687a      	ldr	r2, [r7, #4]
3418b4b8:	6891      	ldr	r1, [r2, #8]
3418b4ba:	687a      	ldr	r2, [r7, #4]
3418b4bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
3418b4be:	4311      	orrs	r1, r2
3418b4c0:	687a      	ldr	r2, [r7, #4]
3418b4c2:	6812      	ldr	r2, [r2, #0]
3418b4c4:	430b      	orrs	r3, r1
3418b4c6:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT), hxspi->Init.SampleShifting);
3418b4c8:	687b      	ldr	r3, [r7, #4]
3418b4ca:	681b      	ldr	r3, [r3, #0]
3418b4cc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
3418b4d0:	f023 4180 	bic.w	r1, r3, #1073741824	@ 0x40000000
3418b4d4:	687b      	ldr	r3, [r7, #4]
3418b4d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418b4d8:	687b      	ldr	r3, [r7, #4]
3418b4da:	681b      	ldr	r3, [r3, #0]
3418b4dc:	430a      	orrs	r2, r1
3418b4de:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
3418b4e2:	687b      	ldr	r3, [r7, #4]
3418b4e4:	681b      	ldr	r3, [r3, #0]
3418b4e6:	681a      	ldr	r2, [r3, #0]
3418b4e8:	687b      	ldr	r3, [r7, #4]
3418b4ea:	681b      	ldr	r3, [r3, #0]
3418b4ec:	f042 0201 	orr.w	r2, r2, #1
3418b4f0:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
3418b4f2:	687b      	ldr	r3, [r7, #4]
3418b4f4:	699b      	ldr	r3, [r3, #24]
3418b4f6:	2b02      	cmp	r3, #2
3418b4f8:	d107      	bne.n	3418b50a <HAL_XSPI_Init+0x1c6>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
3418b4fa:	687b      	ldr	r3, [r7, #4]
3418b4fc:	681b      	ldr	r3, [r3, #0]
3418b4fe:	689a      	ldr	r2, [r3, #8]
3418b500:	687b      	ldr	r3, [r7, #4]
3418b502:	681b      	ldr	r3, [r3, #0]
3418b504:	f042 0202 	orr.w	r2, r2, #2
3418b508:	609a      	str	r2, [r3, #8]
        }

        if (hxspi->Init.MemoryExtended == HAL_XSPI_CSSEL_HW)
3418b50a:	687b      	ldr	r3, [r7, #4]
3418b50c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418b50e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
3418b512:	d107      	bne.n	3418b524 <HAL_XSPI_Init+0x1e0>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_EXTENDMEM);
3418b514:	687b      	ldr	r3, [r7, #4]
3418b516:	681b      	ldr	r3, [r3, #0]
3418b518:	689a      	ldr	r2, [r3, #8]
3418b51a:	687b      	ldr	r3, [r7, #4]
3418b51c:	681b      	ldr	r3, [r3, #0]
3418b51e:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
3418b522:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418b524:	687b      	ldr	r3, [r7, #4]
3418b526:	68db      	ldr	r3, [r3, #12]
3418b528:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418b52c:	d103      	bne.n	3418b536 <HAL_XSPI_Init+0x1f2>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
3418b52e:	687b      	ldr	r3, [r7, #4]
3418b530:	2201      	movs	r2, #1
3418b532:	659a      	str	r2, [r3, #88]	@ 0x58
3418b534:	e002      	b.n	3418b53c <HAL_XSPI_Init+0x1f8>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
3418b536:	687b      	ldr	r3, [r7, #4]
3418b538:	2202      	movs	r2, #2
3418b53a:	659a      	str	r2, [r3, #88]	@ 0x58
        }
      }
    }
  }
  return status;
3418b53c:	7bfb      	ldrb	r3, [r7, #15]
}
3418b53e:	4618      	mov	r0, r3
3418b540:	3710      	adds	r7, #16
3418b542:	46bd      	mov	sp, r7
3418b544:	bd80      	pop	{r7, pc}
3418b546:	bf00      	nop
3418b548:	f8e0c0fc 	.word	0xf8e0c0fc
3418b54c:	58025000 	.word	0x58025000
3418b550:	48025000 	.word	0x48025000
3418b554:	5802a000 	.word	0x5802a000
3418b558:	4802a000 	.word	0x4802a000
3418b55c:	5802d000 	.word	0x5802d000
3418b560:	4802d000 	.word	0x4802d000

3418b564 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd, uint32_t Timeout)
{
3418b564:	b580      	push	{r7, lr}
3418b566:	b08a      	sub	sp, #40	@ 0x28
3418b568:	af02      	add	r7, sp, #8
3418b56a:	60f8      	str	r0, [r7, #12]
3418b56c:	60b9      	str	r1, [r7, #8]
3418b56e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
3418b570:	f7f5 fe94 	bl	3418129c <HAL_GetTick>
3418b574:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418b576:	68bb      	ldr	r3, [r7, #8]
3418b578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418b57a:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
3418b57c:	68fb      	ldr	r3, [r7, #12]
3418b57e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b580:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
3418b582:	697b      	ldr	r3, [r7, #20]
3418b584:	2b02      	cmp	r3, #2
3418b586:	d104      	bne.n	3418b592 <HAL_XSPI_Command+0x2e>
3418b588:	68fb      	ldr	r3, [r7, #12]
3418b58a:	68db      	ldr	r3, [r3, #12]
3418b58c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418b590:	d115      	bne.n	3418b5be <HAL_XSPI_Command+0x5a>
3418b592:	697b      	ldr	r3, [r7, #20]
3418b594:	2b14      	cmp	r3, #20
3418b596:	d107      	bne.n	3418b5a8 <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3418b598:	68bb      	ldr	r3, [r7, #8]
3418b59a:	681b      	ldr	r3, [r3, #0]
3418b59c:	2b02      	cmp	r3, #2
3418b59e:	d00e      	beq.n	3418b5be <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3418b5a0:	68bb      	ldr	r3, [r7, #8]
3418b5a2:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3418b5a4:	2b03      	cmp	r3, #3
3418b5a6:	d00a      	beq.n	3418b5be <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3418b5a8:	697b      	ldr	r3, [r7, #20]
3418b5aa:	2b24      	cmp	r3, #36	@ 0x24
3418b5ac:	d15e      	bne.n	3418b66c <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3418b5ae:	68bb      	ldr	r3, [r7, #8]
3418b5b0:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
3418b5b2:	2b01      	cmp	r3, #1
3418b5b4:	d003      	beq.n	3418b5be <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
3418b5b6:	68bb      	ldr	r3, [r7, #8]
3418b5b8:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
3418b5ba:	2b03      	cmp	r3, #3
3418b5bc:	d156      	bne.n	3418b66c <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418b5be:	687b      	ldr	r3, [r7, #4]
3418b5c0:	9300      	str	r3, [sp, #0]
3418b5c2:	69bb      	ldr	r3, [r7, #24]
3418b5c4:	2200      	movs	r2, #0
3418b5c6:	2120      	movs	r1, #32
3418b5c8:	68f8      	ldr	r0, [r7, #12]
3418b5ca:	f000 fc29 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b5ce:	4603      	mov	r3, r0
3418b5d0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
3418b5d2:	7ffb      	ldrb	r3, [r7, #31]
3418b5d4:	2b00      	cmp	r3, #0
3418b5d6:	d146      	bne.n	3418b666 <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3418b5d8:	68fb      	ldr	r3, [r7, #12]
3418b5da:	2200      	movs	r2, #0
3418b5dc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
3418b5de:	68b9      	ldr	r1, [r7, #8]
3418b5e0:	68f8      	ldr	r0, [r7, #12]
3418b5e2:	f000 fc53 	bl	3418be8c <XSPI_ConfigCmd>
3418b5e6:	4603      	mov	r3, r0
3418b5e8:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3418b5ea:	7ffb      	ldrb	r3, [r7, #31]
3418b5ec:	2b00      	cmp	r3, #0
3418b5ee:	d143      	bne.n	3418b678 <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
3418b5f0:	68bb      	ldr	r3, [r7, #8]
3418b5f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418b5f4:	2b00      	cmp	r3, #0
3418b5f6:	d10e      	bne.n	3418b616 <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418b5f8:	687b      	ldr	r3, [r7, #4]
3418b5fa:	9300      	str	r3, [sp, #0]
3418b5fc:	69bb      	ldr	r3, [r7, #24]
3418b5fe:	2200      	movs	r2, #0
3418b600:	2120      	movs	r1, #32
3418b602:	68f8      	ldr	r0, [r7, #12]
3418b604:	f000 fc0c 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b608:	4603      	mov	r3, r0
3418b60a:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418b60c:	68fb      	ldr	r3, [r7, #12]
3418b60e:	681b      	ldr	r3, [r3, #0]
3418b610:	2202      	movs	r2, #2
3418b612:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
3418b614:	e030      	b.n	3418b678 <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418b616:	68bb      	ldr	r3, [r7, #8]
3418b618:	681b      	ldr	r3, [r3, #0]
3418b61a:	2b00      	cmp	r3, #0
3418b61c:	d103      	bne.n	3418b626 <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418b61e:	68fb      	ldr	r3, [r7, #12]
3418b620:	2204      	movs	r2, #4
3418b622:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b624:	e028      	b.n	3418b678 <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
3418b626:	68bb      	ldr	r3, [r7, #8]
3418b628:	681b      	ldr	r3, [r3, #0]
3418b62a:	2b01      	cmp	r3, #1
3418b62c:	d10b      	bne.n	3418b646 <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
3418b62e:	68fb      	ldr	r3, [r7, #12]
3418b630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b632:	2b24      	cmp	r3, #36	@ 0x24
3418b634:	d103      	bne.n	3418b63e <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418b636:	68fb      	ldr	r3, [r7, #12]
3418b638:	2204      	movs	r2, #4
3418b63a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b63c:	e01c      	b.n	3418b678 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
3418b63e:	68fb      	ldr	r3, [r7, #12]
3418b640:	2214      	movs	r2, #20
3418b642:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b644:	e018      	b.n	3418b678 <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3418b646:	68bb      	ldr	r3, [r7, #8]
3418b648:	681b      	ldr	r3, [r3, #0]
3418b64a:	2b02      	cmp	r3, #2
3418b64c:	d114      	bne.n	3418b678 <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
3418b64e:	68fb      	ldr	r3, [r7, #12]
3418b650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b652:	2b14      	cmp	r3, #20
3418b654:	d103      	bne.n	3418b65e <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3418b656:	68fb      	ldr	r3, [r7, #12]
3418b658:	2204      	movs	r2, #4
3418b65a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b65c:	e00c      	b.n	3418b678 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
3418b65e:	68fb      	ldr	r3, [r7, #12]
3418b660:	2224      	movs	r2, #36	@ 0x24
3418b662:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b664:	e008      	b.n	3418b678 <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
3418b666:	2302      	movs	r3, #2
3418b668:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3418b66a:	e005      	b.n	3418b678 <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
3418b66c:	2301      	movs	r3, #1
3418b66e:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418b670:	68fb      	ldr	r3, [r7, #12]
3418b672:	2210      	movs	r2, #16
3418b674:	65da      	str	r2, [r3, #92]	@ 0x5c
3418b676:	e000      	b.n	3418b67a <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
3418b678:	bf00      	nop
  }

  return status;
3418b67a:	7ffb      	ldrb	r3, [r7, #31]
}
3418b67c:	4618      	mov	r0, r3
3418b67e:	3720      	adds	r7, #32
3418b680:	46bd      	mov	sp, r7
3418b682:	bd80      	pop	{r7, pc}

3418b684 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
3418b684:	b580      	push	{r7, lr}
3418b686:	b08a      	sub	sp, #40	@ 0x28
3418b688:	af02      	add	r7, sp, #8
3418b68a:	60f8      	str	r0, [r7, #12]
3418b68c:	60b9      	str	r1, [r7, #8]
3418b68e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418b690:	f7f5 fe04 	bl	3418129c <HAL_GetTick>
3418b694:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3418b696:	68fb      	ldr	r3, [r7, #12]
3418b698:	681b      	ldr	r3, [r3, #0]
3418b69a:	3350      	adds	r3, #80	@ 0x50
3418b69c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3418b69e:	68bb      	ldr	r3, [r7, #8]
3418b6a0:	2b00      	cmp	r3, #0
3418b6a2:	d105      	bne.n	3418b6b0 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
3418b6a4:	2301      	movs	r3, #1
3418b6a6:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418b6a8:	68fb      	ldr	r3, [r7, #12]
3418b6aa:	2208      	movs	r2, #8
3418b6ac:	65da      	str	r2, [r3, #92]	@ 0x5c
3418b6ae:	e057      	b.n	3418b760 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418b6b0:	68fb      	ldr	r3, [r7, #12]
3418b6b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b6b4:	2b04      	cmp	r3, #4
3418b6b6:	d14e      	bne.n	3418b756 <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3418b6b8:	68fb      	ldr	r3, [r7, #12]
3418b6ba:	681b      	ldr	r3, [r3, #0]
3418b6bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418b6be:	1c5a      	adds	r2, r3, #1
3418b6c0:	68fb      	ldr	r3, [r7, #12]
3418b6c2:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3418b6c4:	68fb      	ldr	r3, [r7, #12]
3418b6c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418b6c8:	68fb      	ldr	r3, [r7, #12]
3418b6ca:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = (uint8_t *)pData;
3418b6cc:	68fb      	ldr	r3, [r7, #12]
3418b6ce:	68ba      	ldr	r2, [r7, #8]
3418b6d0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
3418b6d2:	68fb      	ldr	r3, [r7, #12]
3418b6d4:	681b      	ldr	r3, [r3, #0]
3418b6d6:	681a      	ldr	r2, [r3, #0]
3418b6d8:	68fb      	ldr	r3, [r7, #12]
3418b6da:	681b      	ldr	r3, [r3, #0]
3418b6dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418b6e0:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
3418b6e2:	687b      	ldr	r3, [r7, #4]
3418b6e4:	9300      	str	r3, [sp, #0]
3418b6e6:	69bb      	ldr	r3, [r7, #24]
3418b6e8:	2201      	movs	r2, #1
3418b6ea:	2104      	movs	r1, #4
3418b6ec:	68f8      	ldr	r0, [r7, #12]
3418b6ee:	f000 fb97 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b6f2:	4603      	mov	r3, r0
3418b6f4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
3418b6f6:	7ffb      	ldrb	r3, [r7, #31]
3418b6f8:	2b00      	cmp	r3, #0
3418b6fa:	d113      	bne.n	3418b724 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
3418b6fc:	68fb      	ldr	r3, [r7, #12]
3418b6fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418b700:	781a      	ldrb	r2, [r3, #0]
3418b702:	697b      	ldr	r3, [r7, #20]
3418b704:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3418b706:	68fb      	ldr	r3, [r7, #12]
3418b708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418b70a:	1c5a      	adds	r2, r3, #1
3418b70c:	68fb      	ldr	r3, [r7, #12]
3418b70e:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
3418b710:	68fb      	ldr	r3, [r7, #12]
3418b712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418b714:	1e5a      	subs	r2, r3, #1
3418b716:	68fb      	ldr	r3, [r7, #12]
3418b718:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3418b71a:	68fb      	ldr	r3, [r7, #12]
3418b71c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418b71e:	2b00      	cmp	r3, #0
3418b720:	d1df      	bne.n	3418b6e2 <HAL_XSPI_Transmit+0x5e>
3418b722:	e000      	b.n	3418b726 <HAL_XSPI_Transmit+0xa2>
          break;
3418b724:	bf00      	nop

      if (status == HAL_OK)
3418b726:	7ffb      	ldrb	r3, [r7, #31]
3418b728:	2b00      	cmp	r3, #0
3418b72a:	d119      	bne.n	3418b760 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3418b72c:	687b      	ldr	r3, [r7, #4]
3418b72e:	9300      	str	r3, [sp, #0]
3418b730:	69bb      	ldr	r3, [r7, #24]
3418b732:	2201      	movs	r2, #1
3418b734:	2102      	movs	r1, #2
3418b736:	68f8      	ldr	r0, [r7, #12]
3418b738:	f000 fb72 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b73c:	4603      	mov	r3, r0
3418b73e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
3418b740:	7ffb      	ldrb	r3, [r7, #31]
3418b742:	2b00      	cmp	r3, #0
3418b744:	d10c      	bne.n	3418b760 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418b746:	68fb      	ldr	r3, [r7, #12]
3418b748:	681b      	ldr	r3, [r3, #0]
3418b74a:	2202      	movs	r2, #2
3418b74c:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
3418b74e:	68fb      	ldr	r3, [r7, #12]
3418b750:	2202      	movs	r2, #2
3418b752:	659a      	str	r2, [r3, #88]	@ 0x58
3418b754:	e004      	b.n	3418b760 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3418b756:	2301      	movs	r3, #1
3418b758:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418b75a:	68fb      	ldr	r3, [r7, #12]
3418b75c:	2210      	movs	r2, #16
3418b75e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3418b760:	7ffb      	ldrb	r3, [r7, #31]
}
3418b762:	4618      	mov	r0, r3
3418b764:	3720      	adds	r7, #32
3418b766:	46bd      	mov	sp, r7
3418b768:	bd80      	pop	{r7, pc}

3418b76a <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *pData, uint32_t Timeout)
{
3418b76a:	b580      	push	{r7, lr}
3418b76c:	b08c      	sub	sp, #48	@ 0x30
3418b76e:	af02      	add	r7, sp, #8
3418b770:	60f8      	str	r0, [r7, #12]
3418b772:	60b9      	str	r1, [r7, #8]
3418b774:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418b776:	f7f5 fd91 	bl	3418129c <HAL_GetTick>
3418b77a:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3418b77c:	68fb      	ldr	r3, [r7, #12]
3418b77e:	681b      	ldr	r3, [r3, #0]
3418b780:	3350      	adds	r3, #80	@ 0x50
3418b782:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
3418b784:	68fb      	ldr	r3, [r7, #12]
3418b786:	681b      	ldr	r3, [r3, #0]
3418b788:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418b78a:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
3418b78c:	68fb      	ldr	r3, [r7, #12]
3418b78e:	681b      	ldr	r3, [r3, #0]
3418b790:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418b794:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
3418b796:	68bb      	ldr	r3, [r7, #8]
3418b798:	2b00      	cmp	r3, #0
3418b79a:	d106      	bne.n	3418b7aa <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
3418b79c:	2301      	movs	r3, #1
3418b79e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418b7a2:	68fb      	ldr	r3, [r7, #12]
3418b7a4:	2208      	movs	r2, #8
3418b7a6:	65da      	str	r2, [r3, #92]	@ 0x5c
3418b7a8:	e07c      	b.n	3418b8a4 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418b7aa:	68fb      	ldr	r3, [r7, #12]
3418b7ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b7ae:	2b04      	cmp	r3, #4
3418b7b0:	d172      	bne.n	3418b898 <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3418b7b2:	68fb      	ldr	r3, [r7, #12]
3418b7b4:	681b      	ldr	r3, [r3, #0]
3418b7b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418b7b8:	1c5a      	adds	r2, r3, #1
3418b7ba:	68fb      	ldr	r3, [r7, #12]
3418b7bc:	64da      	str	r2, [r3, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3418b7be:	68fb      	ldr	r3, [r7, #12]
3418b7c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
3418b7c2:	68fb      	ldr	r3, [r7, #12]
3418b7c4:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->pBuffPtr  = pData;
3418b7c6:	68fb      	ldr	r3, [r7, #12]
3418b7c8:	68ba      	ldr	r2, [r7, #8]
3418b7ca:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
3418b7cc:	68fb      	ldr	r3, [r7, #12]
3418b7ce:	681b      	ldr	r3, [r3, #0]
3418b7d0:	681b      	ldr	r3, [r3, #0]
3418b7d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
3418b7d6:	68fb      	ldr	r3, [r7, #12]
3418b7d8:	681b      	ldr	r3, [r3, #0]
3418b7da:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
3418b7de:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418b7e0:	68fb      	ldr	r3, [r7, #12]
3418b7e2:	68db      	ldr	r3, [r3, #12]
3418b7e4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418b7e8:	d104      	bne.n	3418b7f4 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
3418b7ea:	68fb      	ldr	r3, [r7, #12]
3418b7ec:	681b      	ldr	r3, [r3, #0]
3418b7ee:	69ba      	ldr	r2, [r7, #24]
3418b7f0:	649a      	str	r2, [r3, #72]	@ 0x48
3418b7f2:	e011      	b.n	3418b818 <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3418b7f4:	68fb      	ldr	r3, [r7, #12]
3418b7f6:	681b      	ldr	r3, [r3, #0]
3418b7f8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418b7fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3418b800:	2b00      	cmp	r3, #0
3418b802:	d004      	beq.n	3418b80e <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3418b804:	68fb      	ldr	r3, [r7, #12]
3418b806:	681b      	ldr	r3, [r3, #0]
3418b808:	69ba      	ldr	r2, [r7, #24]
3418b80a:	649a      	str	r2, [r3, #72]	@ 0x48
3418b80c:	e004      	b.n	3418b818 <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3418b80e:	68fb      	ldr	r3, [r7, #12]
3418b810:	681b      	ldr	r3, [r3, #0]
3418b812:	697a      	ldr	r2, [r7, #20]
3418b814:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
3418b818:	687b      	ldr	r3, [r7, #4]
3418b81a:	9300      	str	r3, [sp, #0]
3418b81c:	6a3b      	ldr	r3, [r7, #32]
3418b81e:	2201      	movs	r2, #1
3418b820:	2106      	movs	r1, #6
3418b822:	68f8      	ldr	r0, [r7, #12]
3418b824:	f000 fafc 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b828:	4603      	mov	r3, r0
3418b82a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
3418b82e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418b832:	2b00      	cmp	r3, #0
3418b834:	d114      	bne.n	3418b860 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
3418b836:	68fb      	ldr	r3, [r7, #12]
3418b838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418b83a:	69fa      	ldr	r2, [r7, #28]
3418b83c:	7812      	ldrb	r2, [r2, #0]
3418b83e:	b2d2      	uxtb	r2, r2
3418b840:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3418b842:	68fb      	ldr	r3, [r7, #12]
3418b844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418b846:	1c5a      	adds	r2, r3, #1
3418b848:	68fb      	ldr	r3, [r7, #12]
3418b84a:	645a      	str	r2, [r3, #68]	@ 0x44
        hxspi->XferCount--;
3418b84c:	68fb      	ldr	r3, [r7, #12]
3418b84e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418b850:	1e5a      	subs	r2, r3, #1
3418b852:	68fb      	ldr	r3, [r7, #12]
3418b854:	64da      	str	r2, [r3, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3418b856:	68fb      	ldr	r3, [r7, #12]
3418b858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
3418b85a:	2b00      	cmp	r3, #0
3418b85c:	d1dc      	bne.n	3418b818 <HAL_XSPI_Receive+0xae>
3418b85e:	e000      	b.n	3418b862 <HAL_XSPI_Receive+0xf8>
          break;
3418b860:	bf00      	nop

      if (status == HAL_OK)
3418b862:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418b866:	2b00      	cmp	r3, #0
3418b868:	d11c      	bne.n	3418b8a4 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3418b86a:	687b      	ldr	r3, [r7, #4]
3418b86c:	9300      	str	r3, [sp, #0]
3418b86e:	6a3b      	ldr	r3, [r7, #32]
3418b870:	2201      	movs	r2, #1
3418b872:	2102      	movs	r1, #2
3418b874:	68f8      	ldr	r0, [r7, #12]
3418b876:	f000 fad3 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b87a:	4603      	mov	r3, r0
3418b87c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
3418b880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418b884:	2b00      	cmp	r3, #0
3418b886:	d10d      	bne.n	3418b8a4 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418b888:	68fb      	ldr	r3, [r7, #12]
3418b88a:	681b      	ldr	r3, [r3, #0]
3418b88c:	2202      	movs	r2, #2
3418b88e:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
3418b890:	68fb      	ldr	r3, [r7, #12]
3418b892:	2202      	movs	r2, #2
3418b894:	659a      	str	r2, [r3, #88]	@ 0x58
3418b896:	e005      	b.n	3418b8a4 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
3418b898:	2301      	movs	r3, #1
3418b89a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418b89e:	68fb      	ldr	r3, [r7, #12]
3418b8a0:	2210      	movs	r2, #16
3418b8a2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  return status;
3418b8a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
3418b8a8:	4618      	mov	r0, r3
3418b8aa:	3728      	adds	r7, #40	@ 0x28
3418b8ac:	46bd      	mov	sp, r7
3418b8ae:	bd80      	pop	{r7, pc}

3418b8b0 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, const XSPI_AutoPollingTypeDef *pCfg,
                                       uint32_t Timeout)
{
3418b8b0:	b580      	push	{r7, lr}
3418b8b2:	b08a      	sub	sp, #40	@ 0x28
3418b8b4:	af02      	add	r7, sp, #8
3418b8b6:	60f8      	str	r0, [r7, #12]
3418b8b8:	60b9      	str	r1, [r7, #8]
3418b8ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418b8bc:	f7f5 fcee 	bl	3418129c <HAL_GetTick>
3418b8c0:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
3418b8c2:	68fb      	ldr	r3, [r7, #12]
3418b8c4:	681b      	ldr	r3, [r3, #0]
3418b8c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
3418b8c8:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
3418b8ca:	68fb      	ldr	r3, [r7, #12]
3418b8cc:	681b      	ldr	r3, [r3, #0]
3418b8ce:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
3418b8d2:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
3418b8d4:	68fb      	ldr	r3, [r7, #12]
3418b8d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b8d8:	2b04      	cmp	r3, #4
3418b8da:	d167      	bne.n	3418b9ac <HAL_XSPI_AutoPolling+0xfc>
3418b8dc:	68bb      	ldr	r3, [r7, #8]
3418b8de:	68db      	ldr	r3, [r3, #12]
3418b8e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
3418b8e4:	d162      	bne.n	3418b9ac <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3418b8e6:	687b      	ldr	r3, [r7, #4]
3418b8e8:	9300      	str	r3, [sp, #0]
3418b8ea:	69bb      	ldr	r3, [r7, #24]
3418b8ec:	2200      	movs	r2, #0
3418b8ee:	2120      	movs	r1, #32
3418b8f0:	68f8      	ldr	r0, [r7, #12]
3418b8f2:	f000 fa95 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b8f6:	4603      	mov	r3, r0
3418b8f8:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
3418b8fa:	7ffb      	ldrb	r3, [r7, #31]
3418b8fc:	2b00      	cmp	r3, #0
3418b8fe:	d152      	bne.n	3418b9a6 <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
3418b900:	68fb      	ldr	r3, [r7, #12]
3418b902:	681b      	ldr	r3, [r3, #0]
3418b904:	68ba      	ldr	r2, [r7, #8]
3418b906:	6812      	ldr	r2, [r2, #0]
3418b908:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
3418b90c:	68fb      	ldr	r3, [r7, #12]
3418b90e:	681b      	ldr	r3, [r3, #0]
3418b910:	68ba      	ldr	r2, [r7, #8]
3418b912:	6852      	ldr	r2, [r2, #4]
3418b914:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
3418b918:	68fb      	ldr	r3, [r7, #12]
3418b91a:	681b      	ldr	r3, [r3, #0]
3418b91c:	68ba      	ldr	r2, [r7, #8]
3418b91e:	6912      	ldr	r2, [r2, #16]
3418b920:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3418b924:	68fb      	ldr	r3, [r7, #12]
3418b926:	681b      	ldr	r3, [r3, #0]
3418b928:	681b      	ldr	r3, [r3, #0]
3418b92a:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
3418b92e:	68bb      	ldr	r3, [r7, #8]
3418b930:	6899      	ldr	r1, [r3, #8]
3418b932:	68bb      	ldr	r3, [r7, #8]
3418b934:	68db      	ldr	r3, [r3, #12]
3418b936:	430b      	orrs	r3, r1
3418b938:	431a      	orrs	r2, r3
3418b93a:	68fb      	ldr	r3, [r7, #12]
3418b93c:	681b      	ldr	r3, [r3, #0]
3418b93e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
3418b942:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3418b944:	68fb      	ldr	r3, [r7, #12]
3418b946:	68db      	ldr	r3, [r3, #12]
3418b948:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418b94c:	d104      	bne.n	3418b958 <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
3418b94e:	68fb      	ldr	r3, [r7, #12]
3418b950:	681b      	ldr	r3, [r3, #0]
3418b952:	697a      	ldr	r2, [r7, #20]
3418b954:	649a      	str	r2, [r3, #72]	@ 0x48
3418b956:	e011      	b.n	3418b97c <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3418b958:	68fb      	ldr	r3, [r7, #12]
3418b95a:	681b      	ldr	r3, [r3, #0]
3418b95c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
3418b960:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
3418b964:	2b00      	cmp	r3, #0
3418b966:	d004      	beq.n	3418b972 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3418b968:	68fb      	ldr	r3, [r7, #12]
3418b96a:	681b      	ldr	r3, [r3, #0]
3418b96c:	697a      	ldr	r2, [r7, #20]
3418b96e:	649a      	str	r2, [r3, #72]	@ 0x48
3418b970:	e004      	b.n	3418b97c <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3418b972:	68fb      	ldr	r3, [r7, #12]
3418b974:	681b      	ldr	r3, [r3, #0]
3418b976:	693a      	ldr	r2, [r7, #16]
3418b978:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
3418b97c:	687b      	ldr	r3, [r7, #4]
3418b97e:	9300      	str	r3, [sp, #0]
3418b980:	69bb      	ldr	r3, [r7, #24]
3418b982:	2201      	movs	r2, #1
3418b984:	2108      	movs	r1, #8
3418b986:	68f8      	ldr	r0, [r7, #12]
3418b988:	f000 fa4a 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b98c:	4603      	mov	r3, r0
3418b98e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
3418b990:	7ffb      	ldrb	r3, [r7, #31]
3418b992:	2b00      	cmp	r3, #0
3418b994:	d110      	bne.n	3418b9b8 <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
3418b996:	68fb      	ldr	r3, [r7, #12]
3418b998:	681b      	ldr	r3, [r3, #0]
3418b99a:	2208      	movs	r2, #8
3418b99c:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
3418b99e:	68fb      	ldr	r3, [r7, #12]
3418b9a0:	2202      	movs	r2, #2
3418b9a2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (status == HAL_OK)
3418b9a4:	e008      	b.n	3418b9b8 <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
3418b9a6:	2302      	movs	r3, #2
3418b9a8:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
3418b9aa:	e005      	b.n	3418b9b8 <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
3418b9ac:	2301      	movs	r3, #1
3418b9ae:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418b9b0:	68fb      	ldr	r3, [r7, #12]
3418b9b2:	2210      	movs	r2, #16
3418b9b4:	65da      	str	r2, [r3, #92]	@ 0x5c
3418b9b6:	e000      	b.n	3418b9ba <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
3418b9b8:	bf00      	nop
  }

  return status;
3418b9ba:	7ffb      	ldrb	r3, [r7, #31]
}
3418b9bc:	4618      	mov	r0, r3
3418b9be:	3720      	adds	r7, #32
3418b9c0:	46bd      	mov	sp, r7
3418b9c2:	bd80      	pop	{r7, pc}

3418b9c4 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, const XSPI_MemoryMappedTypeDef *pCfg)
{
3418b9c4:	b580      	push	{r7, lr}
3418b9c6:	b086      	sub	sp, #24
3418b9c8:	af02      	add	r7, sp, #8
3418b9ca:	6078      	str	r0, [r7, #4]
3418b9cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
3418b9ce:	f7f5 fc65 	bl	3418129c <HAL_GetTick>
3418b9d2:	60b8      	str	r0, [r7, #8]
  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));
  assert_param(IS_XSPI_NO_PREFETCH_DATA(pCfg->NoPrefetchData));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3418b9d4:	687b      	ldr	r3, [r7, #4]
3418b9d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418b9d8:	2b04      	cmp	r3, #4
3418b9da:	d155      	bne.n	3418ba88 <HAL_XSPI_MemoryMapped+0xc4>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418b9dc:	687b      	ldr	r3, [r7, #4]
3418b9de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418b9e0:	9300      	str	r3, [sp, #0]
3418b9e2:	68bb      	ldr	r3, [r7, #8]
3418b9e4:	2200      	movs	r2, #0
3418b9e6:	2120      	movs	r1, #32
3418b9e8:	6878      	ldr	r0, [r7, #4]
3418b9ea:	f000 fa19 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418b9ee:	4603      	mov	r3, r0
3418b9f0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
3418b9f2:	7bfb      	ldrb	r3, [r7, #15]
3418b9f4:	2b00      	cmp	r3, #0
3418b9f6:	d14c      	bne.n	3418ba92 <HAL_XSPI_MemoryMapped+0xce>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
3418b9f8:	687b      	ldr	r3, [r7, #4]
3418b9fa:	2288      	movs	r2, #136	@ 0x88
3418b9fc:	659a      	str	r2, [r3, #88]	@ 0x58

      if (pCfg->NoPrefetchData == HAL_XSPI_AUTOMATIC_PREFETCH_DISABLE)
3418b9fe:	683b      	ldr	r3, [r7, #0]
3418ba00:	689b      	ldr	r3, [r3, #8]
3418ba02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3418ba06:	d10b      	bne.n	3418ba20 <HAL_XSPI_MemoryMapped+0x5c>
      {
        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_NOPREF, pCfg->NoPrefetchData);
3418ba08:	687b      	ldr	r3, [r7, #4]
3418ba0a:	681b      	ldr	r3, [r3, #0]
3418ba0c:	681b      	ldr	r3, [r3, #0]
3418ba0e:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
3418ba12:	683b      	ldr	r3, [r7, #0]
3418ba14:	689a      	ldr	r2, [r3, #8]
3418ba16:	687b      	ldr	r3, [r7, #4]
3418ba18:	681b      	ldr	r3, [r3, #0]
3418ba1a:	430a      	orrs	r2, r1
3418ba1c:	601a      	str	r2, [r3, #0]
3418ba1e:	e00d      	b.n	3418ba3c <HAL_XSPI_MemoryMapped+0x78>
      else
      {
        assert_param(IS_XSPI_NO_PREFETCH_AXI(pCfg->NoPrefetchAXI));

        /* Configure register */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_NOPREF | XSPI_CR_NOPREF_AXI),
3418ba20:	687b      	ldr	r3, [r7, #4]
3418ba22:	681b      	ldr	r3, [r3, #0]
3418ba24:	681b      	ldr	r3, [r3, #0]
3418ba26:	f023 61c0 	bic.w	r1, r3, #100663296	@ 0x6000000
3418ba2a:	683b      	ldr	r3, [r7, #0]
3418ba2c:	689a      	ldr	r2, [r3, #8]
3418ba2e:	683b      	ldr	r3, [r7, #0]
3418ba30:	68db      	ldr	r3, [r3, #12]
3418ba32:	431a      	orrs	r2, r3
3418ba34:	687b      	ldr	r3, [r7, #4]
3418ba36:	681b      	ldr	r3, [r3, #0]
3418ba38:	430a      	orrs	r2, r1
3418ba3a:	601a      	str	r2, [r3, #0]
                   (pCfg->NoPrefetchData | pCfg->NoPrefetchAXI));
      }
      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
3418ba3c:	683b      	ldr	r3, [r7, #0]
3418ba3e:	681b      	ldr	r3, [r3, #0]
3418ba40:	2b08      	cmp	r3, #8
3418ba42:	d111      	bne.n	3418ba68 <HAL_XSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
3418ba44:	687b      	ldr	r3, [r7, #4]
3418ba46:	681b      	ldr	r3, [r3, #0]
3418ba48:	683a      	ldr	r2, [r7, #0]
3418ba4a:	6852      	ldr	r2, [r2, #4]
3418ba4c:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
3418ba50:	687b      	ldr	r3, [r7, #4]
3418ba52:	681b      	ldr	r3, [r3, #0]
3418ba54:	2210      	movs	r2, #16
3418ba56:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
3418ba58:	687b      	ldr	r3, [r7, #4]
3418ba5a:	681b      	ldr	r3, [r3, #0]
3418ba5c:	681a      	ldr	r2, [r3, #0]
3418ba5e:	687b      	ldr	r3, [r7, #4]
3418ba60:	681b      	ldr	r3, [r3, #0]
3418ba62:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
3418ba66:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
3418ba68:	687b      	ldr	r3, [r7, #4]
3418ba6a:	681b      	ldr	r3, [r3, #0]
3418ba6c:	681b      	ldr	r3, [r3, #0]
3418ba6e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
3418ba72:	f023 0308 	bic.w	r3, r3, #8
3418ba76:	683a      	ldr	r2, [r7, #0]
3418ba78:	6812      	ldr	r2, [r2, #0]
3418ba7a:	431a      	orrs	r2, r3
3418ba7c:	687b      	ldr	r3, [r7, #4]
3418ba7e:	681b      	ldr	r3, [r3, #0]
3418ba80:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
3418ba84:	601a      	str	r2, [r3, #0]
3418ba86:	e004      	b.n	3418ba92 <HAL_XSPI_MemoryMapped+0xce>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
3418ba88:	2301      	movs	r3, #1
3418ba8a:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418ba8c:	687b      	ldr	r3, [r7, #4]
3418ba8e:	2210      	movs	r2, #16
3418ba90:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418ba92:	7bfb      	ldrb	r3, [r7, #15]
}
3418ba94:	4618      	mov	r0, r3
3418ba96:	3710      	adds	r7, #16
3418ba98:	46bd      	mov	sp, r7
3418ba9a:	bd80      	pop	{r7, pc}

3418ba9c <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
3418ba9c:	b580      	push	{r7, lr}
3418ba9e:	b086      	sub	sp, #24
3418baa0:	af02      	add	r7, sp, #8
3418baa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418baa4:	2300      	movs	r3, #0
3418baa6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
3418baa8:	f7f5 fbf8 	bl	3418129c <HAL_GetTick>
3418baac:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
3418baae:	687b      	ldr	r3, [r7, #4]
3418bab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
3418bab2:	2b00      	cmp	r3, #0
3418bab4:	d06f      	beq.n	3418bb96 <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
3418bab6:	687b      	ldr	r3, [r7, #4]
3418bab8:	681b      	ldr	r3, [r3, #0]
3418baba:	681b      	ldr	r3, [r3, #0]
3418babc:	f003 0304 	and.w	r3, r3, #4
3418bac0:	2b00      	cmp	r3, #0
3418bac2:	d021      	beq.n	3418bb08 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
3418bac4:	687b      	ldr	r3, [r7, #4]
3418bac6:	681b      	ldr	r3, [r3, #0]
3418bac8:	681a      	ldr	r2, [r3, #0]
3418baca:	687b      	ldr	r3, [r7, #4]
3418bacc:	681b      	ldr	r3, [r3, #0]
3418bace:	f022 0204 	bic.w	r2, r2, #4
3418bad2:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
3418bad4:	687b      	ldr	r3, [r7, #4]
3418bad6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
3418bad8:	4618      	mov	r0, r3
3418bada:	f7f5 fd05 	bl	341814e8 <HAL_DMA_Abort>
3418bade:	4603      	mov	r3, r0
3418bae0:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
3418bae2:	7bfb      	ldrb	r3, [r7, #15]
3418bae4:	2b00      	cmp	r3, #0
3418bae6:	d002      	beq.n	3418baee <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
3418bae8:	687b      	ldr	r3, [r7, #4]
3418baea:	2204      	movs	r2, #4
3418baec:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
3418baee:	687b      	ldr	r3, [r7, #4]
3418baf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
3418baf2:	4618      	mov	r0, r3
3418baf4:	f7f5 fcf8 	bl	341814e8 <HAL_DMA_Abort>
3418baf8:	4603      	mov	r3, r0
3418bafa:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
3418bafc:	7bfb      	ldrb	r3, [r7, #15]
3418bafe:	2b00      	cmp	r3, #0
3418bb00:	d002      	beq.n	3418bb08 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
3418bb02:	687b      	ldr	r3, [r7, #4]
3418bb04:	2204      	movs	r2, #4
3418bb06:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
3418bb08:	687b      	ldr	r3, [r7, #4]
3418bb0a:	681b      	ldr	r3, [r3, #0]
3418bb0c:	6a1b      	ldr	r3, [r3, #32]
3418bb0e:	f003 0320 	and.w	r3, r3, #32
3418bb12:	2b00      	cmp	r3, #0
3418bb14:	d033      	beq.n	3418bb7e <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
3418bb16:	687b      	ldr	r3, [r7, #4]
3418bb18:	681b      	ldr	r3, [r3, #0]
3418bb1a:	681a      	ldr	r2, [r3, #0]
3418bb1c:	687b      	ldr	r3, [r7, #4]
3418bb1e:	681b      	ldr	r3, [r3, #0]
3418bb20:	f042 0202 	orr.w	r2, r2, #2
3418bb24:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
3418bb26:	687b      	ldr	r3, [r7, #4]
3418bb28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418bb2a:	9300      	str	r3, [sp, #0]
3418bb2c:	68bb      	ldr	r3, [r7, #8]
3418bb2e:	2201      	movs	r2, #1
3418bb30:	2102      	movs	r1, #2
3418bb32:	6878      	ldr	r0, [r7, #4]
3418bb34:	f000 f974 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418bb38:	4603      	mov	r3, r0
3418bb3a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
3418bb3c:	7bfb      	ldrb	r3, [r7, #15]
3418bb3e:	2b00      	cmp	r3, #0
3418bb40:	d12e      	bne.n	3418bba0 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3418bb42:	687b      	ldr	r3, [r7, #4]
3418bb44:	681b      	ldr	r3, [r3, #0]
3418bb46:	2202      	movs	r2, #2
3418bb48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3418bb4a:	687b      	ldr	r3, [r7, #4]
3418bb4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
3418bb4e:	9300      	str	r3, [sp, #0]
3418bb50:	68bb      	ldr	r3, [r7, #8]
3418bb52:	2200      	movs	r2, #0
3418bb54:	2120      	movs	r1, #32
3418bb56:	6878      	ldr	r0, [r7, #4]
3418bb58:	f000 f962 	bl	3418be20 <XSPI_WaitFlagStateUntilTimeout>
3418bb5c:	4603      	mov	r3, r0
3418bb5e:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
3418bb60:	7bfb      	ldrb	r3, [r7, #15]
3418bb62:	2b00      	cmp	r3, #0
3418bb64:	d11c      	bne.n	3418bba0 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
3418bb66:	687b      	ldr	r3, [r7, #4]
3418bb68:	681b      	ldr	r3, [r3, #0]
3418bb6a:	681a      	ldr	r2, [r3, #0]
3418bb6c:	687b      	ldr	r3, [r7, #4]
3418bb6e:	681b      	ldr	r3, [r3, #0]
3418bb70:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418bb74:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
3418bb76:	687b      	ldr	r3, [r7, #4]
3418bb78:	2202      	movs	r2, #2
3418bb7a:	659a      	str	r2, [r3, #88]	@ 0x58
3418bb7c:	e010      	b.n	3418bba0 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
3418bb7e:	687b      	ldr	r3, [r7, #4]
3418bb80:	681b      	ldr	r3, [r3, #0]
3418bb82:	681a      	ldr	r2, [r3, #0]
3418bb84:	687b      	ldr	r3, [r7, #4]
3418bb86:	681b      	ldr	r3, [r3, #0]
3418bb88:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418bb8c:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
3418bb8e:	687b      	ldr	r3, [r7, #4]
3418bb90:	2202      	movs	r2, #2
3418bb92:	659a      	str	r2, [r3, #88]	@ 0x58
3418bb94:	e004      	b.n	3418bba0 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
3418bb96:	2301      	movs	r3, #1
3418bb98:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3418bb9a:	687b      	ldr	r3, [r7, #4]
3418bb9c:	2210      	movs	r2, #16
3418bb9e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  return status;
3418bba0:	7bfb      	ldrb	r3, [r7, #15]
}
3418bba2:	4618      	mov	r0, r3
3418bba4:	3710      	adds	r7, #16
3418bba6:	46bd      	mov	sp, r7
3418bba8:	bd80      	pop	{r7, pc}

3418bbaa <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
3418bbaa:	b480      	push	{r7}
3418bbac:	b083      	sub	sp, #12
3418bbae:	af00      	add	r7, sp, #0
3418bbb0:	6078      	str	r0, [r7, #4]
3418bbb2:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
3418bbb4:	687b      	ldr	r3, [r7, #4]
3418bbb6:	683a      	ldr	r2, [r7, #0]
3418bbb8:	661a      	str	r2, [r3, #96]	@ 0x60
  return HAL_OK;
3418bbba:	2300      	movs	r3, #0
}
3418bbbc:	4618      	mov	r0, r3
3418bbbe:	370c      	adds	r7, #12
3418bbc0:	46bd      	mov	sp, r7
3418bbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
3418bbc6:	4770      	bx	lr

3418bbc8 <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *hxspi, const XSPIM_CfgTypeDef *pCfg, uint32_t Timeout)
{
3418bbc8:	b580      	push	{r7, lr}
3418bbca:	b08e      	sub	sp, #56	@ 0x38
3418bbcc:	af00      	add	r7, sp, #0
3418bbce:	60f8      	str	r0, [r7, #12]
3418bbd0:	60b9      	str	r1, [r7, #8]
3418bbd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
3418bbd4:	2300      	movs	r3, #0
3418bbd6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t index;
  uint8_t xspi_enabled = 0U;
3418bbda:	2300      	movs	r3, #0
3418bbdc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
3418bbe0:	f107 0310 	add.w	r3, r7, #16
3418bbe4:	2224      	movs	r2, #36	@ 0x24
3418bbe6:	2100      	movs	r1, #0
3418bbe8:	4618      	mov	r0, r3
3418bbea:	f003 fa51 	bl	3418f090 <memset>
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
3418bbee:	2300      	movs	r3, #0
3418bbf0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418bbf4:	e014      	b.n	3418bc20 <HAL_XSPIM_Config+0x58>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
3418bbf6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bbfa:	3301      	adds	r3, #1
3418bbfc:	b2d8      	uxtb	r0, r3
3418bbfe:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
3418bc02:	f107 0110 	add.w	r1, r7, #16
3418bc06:	4613      	mov	r3, r2
3418bc08:	005b      	lsls	r3, r3, #1
3418bc0a:	4413      	add	r3, r2
3418bc0c:	009b      	lsls	r3, r3, #2
3418bc0e:	440b      	add	r3, r1
3418bc10:	4619      	mov	r1, r3
3418bc12:	f000 fac5 	bl	3418c1a0 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
3418bc16:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bc1a:	3301      	adds	r3, #1
3418bc1c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418bc20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bc24:	2b02      	cmp	r3, #2
3418bc26:	d9e6      	bls.n	3418bbf6 <HAL_XSPIM_Config+0x2e>
  }

  /********** Disable all XSPI to configure XSPI IO Manager **********/
  if (__HAL_RCC_XSPI1_IS_CLK_ENABLED() != 0U)
3418bc28:	2020      	movs	r0, #32
3418bc2a:	f7ff fb73 	bl	3418b314 <LL_AHB5_GRP1_IsEnabledClock>
3418bc2e:	4603      	mov	r3, r0
3418bc30:	2b00      	cmp	r3, #0
3418bc32:	d011      	beq.n	3418bc58 <HAL_XSPIM_Config+0x90>
  {
    if ((XSPI1->CR & XSPI_CR_EN) != 0U)
3418bc34:	4b76      	ldr	r3, [pc, #472]	@ (3418be10 <HAL_XSPIM_Config+0x248>)
3418bc36:	681b      	ldr	r3, [r3, #0]
3418bc38:	f003 0301 	and.w	r3, r3, #1
3418bc3c:	2b00      	cmp	r3, #0
3418bc3e:	d00b      	beq.n	3418bc58 <HAL_XSPIM_Config+0x90>
    {
      CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
3418bc40:	4b73      	ldr	r3, [pc, #460]	@ (3418be10 <HAL_XSPIM_Config+0x248>)
3418bc42:	681b      	ldr	r3, [r3, #0]
3418bc44:	4a72      	ldr	r2, [pc, #456]	@ (3418be10 <HAL_XSPIM_Config+0x248>)
3418bc46:	f023 0301 	bic.w	r3, r3, #1
3418bc4a:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x1U;
3418bc4c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bc50:	f043 0301 	orr.w	r3, r3, #1
3418bc54:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI2_IS_CLK_ENABLED() != 0U)
3418bc58:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
3418bc5c:	f7ff fb5a 	bl	3418b314 <LL_AHB5_GRP1_IsEnabledClock>
3418bc60:	4603      	mov	r3, r0
3418bc62:	2b00      	cmp	r3, #0
3418bc64:	d011      	beq.n	3418bc8a <HAL_XSPIM_Config+0xc2>
  {
    if ((XSPI2->CR & XSPI_CR_EN) != 0U)
3418bc66:	4b6b      	ldr	r3, [pc, #428]	@ (3418be14 <HAL_XSPIM_Config+0x24c>)
3418bc68:	681b      	ldr	r3, [r3, #0]
3418bc6a:	f003 0301 	and.w	r3, r3, #1
3418bc6e:	2b00      	cmp	r3, #0
3418bc70:	d00b      	beq.n	3418bc8a <HAL_XSPIM_Config+0xc2>
    {
      CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
3418bc72:	4b68      	ldr	r3, [pc, #416]	@ (3418be14 <HAL_XSPIM_Config+0x24c>)
3418bc74:	681b      	ldr	r3, [r3, #0]
3418bc76:	4a67      	ldr	r2, [pc, #412]	@ (3418be14 <HAL_XSPIM_Config+0x24c>)
3418bc78:	f023 0301 	bic.w	r3, r3, #1
3418bc7c:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x2U;
3418bc7e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bc82:	f043 0302 	orr.w	r3, r3, #2
3418bc86:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }
  if (__HAL_RCC_XSPI3_IS_CLK_ENABLED() != 0U)
3418bc8a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
3418bc8e:	f7ff fb41 	bl	3418b314 <LL_AHB5_GRP1_IsEnabledClock>
3418bc92:	4603      	mov	r3, r0
3418bc94:	2b00      	cmp	r3, #0
3418bc96:	d011      	beq.n	3418bcbc <HAL_XSPIM_Config+0xf4>
  {
    if ((XSPI3->CR & XSPI_CR_EN) != 0U)
3418bc98:	4b5f      	ldr	r3, [pc, #380]	@ (3418be18 <HAL_XSPIM_Config+0x250>)
3418bc9a:	681b      	ldr	r3, [r3, #0]
3418bc9c:	f003 0301 	and.w	r3, r3, #1
3418bca0:	2b00      	cmp	r3, #0
3418bca2:	d00b      	beq.n	3418bcbc <HAL_XSPIM_Config+0xf4>
    {
      CLEAR_BIT(XSPI3->CR, XSPI_CR_EN);
3418bca4:	4b5c      	ldr	r3, [pc, #368]	@ (3418be18 <HAL_XSPIM_Config+0x250>)
3418bca6:	681b      	ldr	r3, [r3, #0]
3418bca8:	4a5b      	ldr	r2, [pc, #364]	@ (3418be18 <HAL_XSPIM_Config+0x250>)
3418bcaa:	f023 0301 	bic.w	r3, r3, #1
3418bcae:	6013      	str	r3, [r2, #0]
      xspi_enabled |= 0x4U;
3418bcb0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bcb4:	f043 0304 	orr.w	r3, r3, #4
3418bcb8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
3418bcbc:	4b57      	ldr	r3, [pc, #348]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bcbe:	2200      	movs	r2, #0
3418bcc0:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
3418bcc2:	4b56      	ldr	r3, [pc, #344]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bcc4:	681b      	ldr	r3, [r3, #0]
3418bcc6:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
3418bcca:	68bb      	ldr	r3, [r7, #8]
3418bccc:	689b      	ldr	r3, [r3, #8]
3418bcce:	3b01      	subs	r3, #1
3418bcd0:	041b      	lsls	r3, r3, #16
3418bcd2:	4952      	ldr	r1, [pc, #328]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bcd4:	4313      	orrs	r3, r2
3418bcd6:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
3418bcd8:	68fb      	ldr	r3, [r7, #12]
3418bcda:	681b      	ldr	r3, [r3, #0]
3418bcdc:	4a4c      	ldr	r2, [pc, #304]	@ (3418be10 <HAL_XSPIM_Config+0x248>)
3418bcde:	4293      	cmp	r3, r2
3418bce0:	d110      	bne.n	3418bd04 <HAL_XSPIM_Config+0x13c>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
3418bce2:	68bb      	ldr	r3, [r7, #8]
3418bce4:	685b      	ldr	r3, [r3, #4]
3418bce6:	617b      	str	r3, [r7, #20]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
3418bce8:	68bb      	ldr	r3, [r7, #8]
3418bcea:	681b      	ldr	r3, [r3, #0]
3418bcec:	2b00      	cmp	r3, #0
3418bcee:	d03e      	beq.n	3418bd6e <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
3418bcf0:	4b4a      	ldr	r3, [pc, #296]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bcf2:	681b      	ldr	r3, [r3, #0]
3418bcf4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
3418bcf8:	68bb      	ldr	r3, [r7, #8]
3418bcfa:	681b      	ldr	r3, [r3, #0]
3418bcfc:	4947      	ldr	r1, [pc, #284]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bcfe:	4313      	orrs	r3, r2
3418bd00:	600b      	str	r3, [r1, #0]
3418bd02:	e034      	b.n	3418bd6e <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
3418bd04:	68fb      	ldr	r3, [r7, #12]
3418bd06:	681b      	ldr	r3, [r3, #0]
3418bd08:	4a42      	ldr	r2, [pc, #264]	@ (3418be14 <HAL_XSPIM_Config+0x24c>)
3418bd0a:	4293      	cmp	r3, r2
3418bd0c:	d110      	bne.n	3418bd30 <HAL_XSPIM_Config+0x168>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
3418bd0e:	68bb      	ldr	r3, [r7, #8]
3418bd10:	685b      	ldr	r3, [r3, #4]
3418bd12:	623b      	str	r3, [r7, #32]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
3418bd14:	68bb      	ldr	r3, [r7, #8]
3418bd16:	681b      	ldr	r3, [r3, #0]
3418bd18:	2b00      	cmp	r3, #0
3418bd1a:	d028      	beq.n	3418bd6e <HAL_XSPIM_Config+0x1a6>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
3418bd1c:	4b3f      	ldr	r3, [pc, #252]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bd1e:	681b      	ldr	r3, [r3, #0]
3418bd20:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
3418bd24:	68bb      	ldr	r3, [r7, #8]
3418bd26:	681b      	ldr	r3, [r3, #0]
3418bd28:	493c      	ldr	r1, [pc, #240]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bd2a:	4313      	orrs	r3, r2
3418bd2c:	600b      	str	r3, [r1, #0]
3418bd2e:	e01e      	b.n	3418bd6e <HAL_XSPIM_Config+0x1a6>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI3)
3418bd30:	68fb      	ldr	r3, [r7, #12]
3418bd32:	681b      	ldr	r3, [r3, #0]
3418bd34:	4a38      	ldr	r2, [pc, #224]	@ (3418be18 <HAL_XSPIM_Config+0x250>)
3418bd36:	4293      	cmp	r3, r2
3418bd38:	d111      	bne.n	3418bd5e <HAL_XSPIM_Config+0x196>
  {
    if (pCfg->IOPort == HAL_XSPIM_IOPORT_1)
3418bd3a:	68bb      	ldr	r3, [r7, #8]
3418bd3c:	685b      	ldr	r3, [r3, #4]
3418bd3e:	2b00      	cmp	r3, #0
3418bd40:	d104      	bne.n	3418bd4c <HAL_XSPIM_Config+0x184>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_2 ;
3418bd42:	2301      	movs	r3, #1
3418bd44:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_2 ;
3418bd46:	2301      	movs	r3, #1
3418bd48:	623b      	str	r3, [r7, #32]
3418bd4a:	e010      	b.n	3418bd6e <HAL_XSPIM_Config+0x1a6>
    }
    else if (pCfg->IOPort == HAL_XSPIM_IOPORT_2)
3418bd4c:	68bb      	ldr	r3, [r7, #8]
3418bd4e:	685b      	ldr	r3, [r3, #4]
3418bd50:	2b01      	cmp	r3, #1
3418bd52:	d10c      	bne.n	3418bd6e <HAL_XSPIM_Config+0x1a6>
    {
      IOM_cfg[0].IOPort = HAL_XSPIM_IOPORT_1 ;
3418bd54:	2300      	movs	r3, #0
3418bd56:	617b      	str	r3, [r7, #20]
      IOM_cfg[1].IOPort = HAL_XSPIM_IOPORT_1 ;
3418bd58:	2300      	movs	r3, #0
3418bd5a:	623b      	str	r3, [r7, #32]
3418bd5c:	e007      	b.n	3418bd6e <HAL_XSPIM_Config+0x1a6>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
3418bd5e:	68fb      	ldr	r3, [r7, #12]
3418bd60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418bd62:	f043 0208 	orr.w	r2, r3, #8
3418bd66:	68fb      	ldr	r3, [r7, #12]
3418bd68:	65da      	str	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
3418bd6a:	2301      	movs	r3, #1
3418bd6c:	e04c      	b.n	3418be08 <HAL_XSPIM_Config+0x240>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
3418bd6e:	2300      	movs	r3, #0
3418bd70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418bd74:	e02a      	b.n	3418bdcc <HAL_XSPIM_Config+0x204>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
3418bd76:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
3418bd7a:	4613      	mov	r3, r2
3418bd7c:	005b      	lsls	r3, r3, #1
3418bd7e:	4413      	add	r3, r2
3418bd80:	009b      	lsls	r3, r3, #2
3418bd82:	3338      	adds	r3, #56	@ 0x38
3418bd84:	443b      	add	r3, r7
3418bd86:	3b24      	subs	r3, #36	@ 0x24
3418bd88:	6819      	ldr	r1, [r3, #0]
3418bd8a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bd8e:	1c5a      	adds	r2, r3, #1
3418bd90:	4613      	mov	r3, r2
3418bd92:	005b      	lsls	r3, r3, #1
3418bd94:	4413      	add	r3, r2
3418bd96:	009b      	lsls	r3, r3, #2
3418bd98:	3338      	adds	r3, #56	@ 0x38
3418bd9a:	443b      	add	r3, r7
3418bd9c:	3b24      	subs	r3, #36	@ 0x24
3418bd9e:	681b      	ldr	r3, [r3, #0]
3418bda0:	4299      	cmp	r1, r3
3418bda2:	d105      	bne.n	3418bdb0 <HAL_XSPIM_Config+0x1e8>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
3418bda4:	4b1d      	ldr	r3, [pc, #116]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bda6:	681b      	ldr	r3, [r3, #0]
3418bda8:	4a1c      	ldr	r2, [pc, #112]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bdaa:	f043 0301 	orr.w	r3, r3, #1
3418bdae:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
3418bdb0:	697b      	ldr	r3, [r7, #20]
3418bdb2:	2b01      	cmp	r3, #1
3418bdb4:	d105      	bne.n	3418bdc2 <HAL_XSPIM_Config+0x1fa>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
3418bdb6:	4b19      	ldr	r3, [pc, #100]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bdb8:	681b      	ldr	r3, [r3, #0]
3418bdba:	4a18      	ldr	r2, [pc, #96]	@ (3418be1c <HAL_XSPIM_Config+0x254>)
3418bdbc:	f043 0302 	orr.w	r3, r3, #2
3418bdc0:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 2U); index++)
3418bdc2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bdc6:	3301      	adds	r3, #1
3418bdc8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
3418bdcc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
3418bdd0:	2b00      	cmp	r3, #0
3418bdd2:	d0d0      	beq.n	3418bd76 <HAL_XSPIM_Config+0x1ae>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
3418bdd4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bdd8:	f003 0301 	and.w	r3, r3, #1
3418bddc:	2b00      	cmp	r3, #0
3418bdde:	d005      	beq.n	3418bdec <HAL_XSPIM_Config+0x224>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
3418bde0:	4b0b      	ldr	r3, [pc, #44]	@ (3418be10 <HAL_XSPIM_Config+0x248>)
3418bde2:	681b      	ldr	r3, [r3, #0]
3418bde4:	4a0a      	ldr	r2, [pc, #40]	@ (3418be10 <HAL_XSPIM_Config+0x248>)
3418bde6:	f043 0301 	orr.w	r3, r3, #1
3418bdea:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
3418bdec:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
3418bdf0:	f003 0302 	and.w	r3, r3, #2
3418bdf4:	2b00      	cmp	r3, #0
3418bdf6:	d005      	beq.n	3418be04 <HAL_XSPIM_Config+0x23c>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
3418bdf8:	4b06      	ldr	r3, [pc, #24]	@ (3418be14 <HAL_XSPIM_Config+0x24c>)
3418bdfa:	681b      	ldr	r3, [r3, #0]
3418bdfc:	4a05      	ldr	r2, [pc, #20]	@ (3418be14 <HAL_XSPIM_Config+0x24c>)
3418bdfe:	f043 0301 	orr.w	r3, r3, #1
3418be02:	6013      	str	r3, [r2, #0]
  }

  return status;
3418be04:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
}
3418be08:	4618      	mov	r0, r3
3418be0a:	3738      	adds	r7, #56	@ 0x38
3418be0c:	46bd      	mov	sp, r7
3418be0e:	bd80      	pop	{r7, pc}
3418be10:	58025000 	.word	0x58025000
3418be14:	5802a000 	.word	0x5802a000
3418be18:	5802d000 	.word	0x5802d000
3418be1c:	5802b400 	.word	0x5802b400

3418be20 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
3418be20:	b580      	push	{r7, lr}
3418be22:	b084      	sub	sp, #16
3418be24:	af00      	add	r7, sp, #0
3418be26:	60f8      	str	r0, [r7, #12]
3418be28:	60b9      	str	r1, [r7, #8]
3418be2a:	603b      	str	r3, [r7, #0]
3418be2c:	4613      	mov	r3, r2
3418be2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
3418be30:	e019      	b.n	3418be66 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
3418be32:	69bb      	ldr	r3, [r7, #24]
3418be34:	f1b3 3fff 	cmp.w	r3, #4294967295
3418be38:	d015      	beq.n	3418be66 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3418be3a:	f7f5 fa2f 	bl	3418129c <HAL_GetTick>
3418be3e:	4602      	mov	r2, r0
3418be40:	683b      	ldr	r3, [r7, #0]
3418be42:	1ad3      	subs	r3, r2, r3
3418be44:	69ba      	ldr	r2, [r7, #24]
3418be46:	429a      	cmp	r2, r3
3418be48:	d302      	bcc.n	3418be50 <XSPI_WaitFlagStateUntilTimeout+0x30>
3418be4a:	69bb      	ldr	r3, [r7, #24]
3418be4c:	2b00      	cmp	r3, #0
3418be4e:	d10a      	bne.n	3418be66 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
3418be50:	68fb      	ldr	r3, [r7, #12]
3418be52:	2202      	movs	r2, #2
3418be54:	659a      	str	r2, [r3, #88]	@ 0x58
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
3418be56:	68fb      	ldr	r3, [r7, #12]
3418be58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
3418be5a:	f043 0201 	orr.w	r2, r3, #1
3418be5e:	68fb      	ldr	r3, [r7, #12]
3418be60:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
3418be62:	2303      	movs	r3, #3
3418be64:	e00e      	b.n	3418be84 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
3418be66:	68fb      	ldr	r3, [r7, #12]
3418be68:	681b      	ldr	r3, [r3, #0]
3418be6a:	6a1a      	ldr	r2, [r3, #32]
3418be6c:	68bb      	ldr	r3, [r7, #8]
3418be6e:	4013      	ands	r3, r2
3418be70:	2b00      	cmp	r3, #0
3418be72:	bf14      	ite	ne
3418be74:	2301      	movne	r3, #1
3418be76:	2300      	moveq	r3, #0
3418be78:	b2db      	uxtb	r3, r3
3418be7a:	461a      	mov	r2, r3
3418be7c:	79fb      	ldrb	r3, [r7, #7]
3418be7e:	429a      	cmp	r2, r3
3418be80:	d1d7      	bne.n	3418be32 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
3418be82:	2300      	movs	r3, #0
}
3418be84:	4618      	mov	r0, r3
3418be86:	3710      	adds	r7, #16
3418be88:	46bd      	mov	sp, r7
3418be8a:	bd80      	pop	{r7, pc}

3418be8c <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd)
{
3418be8c:	b480      	push	{r7}
3418be8e:	b089      	sub	sp, #36	@ 0x24
3418be90:	af00      	add	r7, sp, #0
3418be92:	6078      	str	r0, [r7, #4]
3418be94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
3418be96:	2300      	movs	r3, #0
3418be98:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
3418be9a:	687b      	ldr	r3, [r7, #4]
3418be9c:	681b      	ldr	r3, [r3, #0]
3418be9e:	681a      	ldr	r2, [r3, #0]
3418bea0:	687b      	ldr	r3, [r7, #4]
3418bea2:	681b      	ldr	r3, [r3, #0]
3418bea4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
3418bea8:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
3418beaa:	687b      	ldr	r3, [r7, #4]
3418beac:	689b      	ldr	r3, [r3, #8]
3418beae:	2b00      	cmp	r3, #0
3418beb0:	d10a      	bne.n	3418bec8 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
3418beb2:	687b      	ldr	r3, [r7, #4]
3418beb4:	681b      	ldr	r3, [r3, #0]
3418beb6:	681b      	ldr	r3, [r3, #0]
3418beb8:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
3418bebc:	683b      	ldr	r3, [r7, #0]
3418bebe:	685a      	ldr	r2, [r3, #4]
3418bec0:	687b      	ldr	r3, [r7, #4]
3418bec2:	681b      	ldr	r3, [r3, #0]
3418bec4:	430a      	orrs	r2, r1
3418bec6:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3418bec8:	683b      	ldr	r3, [r7, #0]
3418beca:	681b      	ldr	r3, [r3, #0]
3418becc:	2b02      	cmp	r3, #2
3418bece:	d114      	bne.n	3418befa <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
3418bed0:	687b      	ldr	r3, [r7, #4]
3418bed2:	681b      	ldr	r3, [r3, #0]
3418bed4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
3418bed8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
3418beda:	687b      	ldr	r3, [r7, #4]
3418bedc:	681b      	ldr	r3, [r3, #0]
3418bede:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
3418bee2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
3418bee4:	687b      	ldr	r3, [r7, #4]
3418bee6:	681b      	ldr	r3, [r3, #0]
3418bee8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
3418beec:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
3418beee:	687b      	ldr	r3, [r7, #4]
3418bef0:	681b      	ldr	r3, [r3, #0]
3418bef2:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
3418bef6:	60fb      	str	r3, [r7, #12]
3418bef8:	e02c      	b.n	3418bf54 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
3418befa:	683b      	ldr	r3, [r7, #0]
3418befc:	681b      	ldr	r3, [r3, #0]
3418befe:	2b03      	cmp	r3, #3
3418bf00:	d114      	bne.n	3418bf2c <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
3418bf02:	687b      	ldr	r3, [r7, #4]
3418bf04:	681b      	ldr	r3, [r3, #0]
3418bf06:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
3418bf0a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
3418bf0c:	687b      	ldr	r3, [r7, #4]
3418bf0e:	681b      	ldr	r3, [r3, #0]
3418bf10:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
3418bf14:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
3418bf16:	687b      	ldr	r3, [r7, #4]
3418bf18:	681b      	ldr	r3, [r3, #0]
3418bf1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
3418bf1e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
3418bf20:	687b      	ldr	r3, [r7, #4]
3418bf22:	681b      	ldr	r3, [r3, #0]
3418bf24:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
3418bf28:	60fb      	str	r3, [r7, #12]
3418bf2a:	e013      	b.n	3418bf54 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
3418bf2c:	687b      	ldr	r3, [r7, #4]
3418bf2e:	681b      	ldr	r3, [r3, #0]
3418bf30:	f503 7380 	add.w	r3, r3, #256	@ 0x100
3418bf34:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
3418bf36:	687b      	ldr	r3, [r7, #4]
3418bf38:	681b      	ldr	r3, [r3, #0]
3418bf3a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
3418bf3e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
3418bf40:	687b      	ldr	r3, [r7, #4]
3418bf42:	681b      	ldr	r3, [r3, #0]
3418bf44:	f503 7388 	add.w	r3, r3, #272	@ 0x110
3418bf48:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
3418bf4a:	687b      	ldr	r3, [r7, #4]
3418bf4c:	681b      	ldr	r3, [r3, #0]
3418bf4e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
3418bf52:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS mode */
  *ccr_reg = pCmd->DQSMode;
3418bf54:	683b      	ldr	r3, [r7, #0]
3418bf56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
3418bf58:	69bb      	ldr	r3, [r7, #24]
3418bf5a:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
3418bf5c:	683b      	ldr	r3, [r7, #0]
3418bf5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
3418bf60:	2b00      	cmp	r3, #0
3418bf62:	d012      	beq.n	3418bf8a <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
3418bf64:	683b      	ldr	r3, [r7, #0]
3418bf66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
3418bf68:	68fb      	ldr	r3, [r7, #12]
3418bf6a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
3418bf6c:	69bb      	ldr	r3, [r7, #24]
3418bf6e:	681b      	ldr	r3, [r3, #0]
3418bf70:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
3418bf74:	683b      	ldr	r3, [r7, #0]
3418bf76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
3418bf78:	683b      	ldr	r3, [r7, #0]
3418bf7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
3418bf7c:	4319      	orrs	r1, r3
3418bf7e:	683b      	ldr	r3, [r7, #0]
3418bf80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
3418bf82:	430b      	orrs	r3, r1
3418bf84:	431a      	orrs	r2, r3
3418bf86:	69bb      	ldr	r3, [r7, #24]
3418bf88:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
3418bf8a:	697b      	ldr	r3, [r7, #20]
3418bf8c:	681b      	ldr	r3, [r3, #0]
3418bf8e:	f023 021f 	bic.w	r2, r3, #31
3418bf92:	683b      	ldr	r3, [r7, #0]
3418bf94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3418bf96:	431a      	orrs	r2, r3
3418bf98:	697b      	ldr	r3, [r7, #20]
3418bf9a:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418bf9c:	683b      	ldr	r3, [r7, #0]
3418bf9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418bfa0:	2b00      	cmp	r3, #0
3418bfa2:	d009      	beq.n	3418bfb8 <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418bfa4:	683b      	ldr	r3, [r7, #0]
3418bfa6:	681b      	ldr	r3, [r3, #0]
3418bfa8:	2b00      	cmp	r3, #0
3418bfaa:	d105      	bne.n	3418bfb8 <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
3418bfac:	683b      	ldr	r3, [r7, #0]
3418bfae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
3418bfb0:	687b      	ldr	r3, [r7, #4]
3418bfb2:	681b      	ldr	r3, [r3, #0]
3418bfb4:	3a01      	subs	r2, #1
3418bfb6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418bfb8:	683b      	ldr	r3, [r7, #0]
3418bfba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418bfbc:	2b00      	cmp	r3, #0
3418bfbe:	d01e      	beq.n	3418bffe <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
3418bfc0:	683b      	ldr	r3, [r7, #0]
3418bfc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
3418bfc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418bfc8:	d10a      	bne.n	3418bfe0 <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3418bfca:	687b      	ldr	r3, [r7, #4]
3418bfcc:	681b      	ldr	r3, [r3, #0]
3418bfce:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3418bfd2:	687b      	ldr	r3, [r7, #4]
3418bfd4:	681b      	ldr	r3, [r3, #0]
3418bfd6:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
3418bfda:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
3418bfde:	e00e      	b.n	3418bffe <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
3418bfe0:	687b      	ldr	r3, [r7, #4]
3418bfe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
3418bfe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3418bfe8:	d109      	bne.n	3418bffe <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3418bfea:	687b      	ldr	r3, [r7, #4]
3418bfec:	681b      	ldr	r3, [r3, #0]
3418bfee:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
3418bff2:	687b      	ldr	r3, [r7, #4]
3418bff4:	681b      	ldr	r3, [r3, #0]
3418bff6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
3418bffa:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
3418bffe:	683b      	ldr	r3, [r7, #0]
3418c000:	68db      	ldr	r3, [r3, #12]
3418c002:	2b00      	cmp	r3, #0
3418c004:	d07a      	beq.n	3418c0fc <XSPI_ConfigCmd+0x270>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3418c006:	683b      	ldr	r3, [r7, #0]
3418c008:	69db      	ldr	r3, [r3, #28]
3418c00a:	2b00      	cmp	r3, #0
3418c00c:	d046      	beq.n	3418c09c <XSPI_ConfigCmd+0x210>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c00e:	683b      	ldr	r3, [r7, #0]
3418c010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c012:	2b00      	cmp	r3, #0
3418c014:	d01e      	beq.n	3418c054 <XSPI_ConfigCmd+0x1c8>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3418c016:	69bb      	ldr	r3, [r7, #24]
3418c018:	681a      	ldr	r2, [r3, #0]
3418c01a:	4b60      	ldr	r3, [pc, #384]	@ (3418c19c <XSPI_ConfigCmd+0x310>)
3418c01c:	4013      	ands	r3, r2
3418c01e:	683a      	ldr	r2, [r7, #0]
3418c020:	68d1      	ldr	r1, [r2, #12]
3418c022:	683a      	ldr	r2, [r7, #0]
3418c024:	6952      	ldr	r2, [r2, #20]
3418c026:	4311      	orrs	r1, r2
3418c028:	683a      	ldr	r2, [r7, #0]
3418c02a:	6912      	ldr	r2, [r2, #16]
3418c02c:	4311      	orrs	r1, r2
3418c02e:	683a      	ldr	r2, [r7, #0]
3418c030:	69d2      	ldr	r2, [r2, #28]
3418c032:	4311      	orrs	r1, r2
3418c034:	683a      	ldr	r2, [r7, #0]
3418c036:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418c038:	4311      	orrs	r1, r2
3418c03a:	683a      	ldr	r2, [r7, #0]
3418c03c:	6a12      	ldr	r2, [r2, #32]
3418c03e:	4311      	orrs	r1, r2
3418c040:	683a      	ldr	r2, [r7, #0]
3418c042:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418c044:	4311      	orrs	r1, r2
3418c046:	683a      	ldr	r2, [r7, #0]
3418c048:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418c04a:	430a      	orrs	r2, r1
3418c04c:	431a      	orrs	r2, r3
3418c04e:	69bb      	ldr	r3, [r7, #24]
3418c050:	601a      	str	r2, [r3, #0]
3418c052:	e019      	b.n	3418c088 <XSPI_ConfigCmd+0x1fc>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3418c054:	69bb      	ldr	r3, [r7, #24]
3418c056:	681b      	ldr	r3, [r3, #0]
3418c058:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3418c05c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
3418c060:	683a      	ldr	r2, [r7, #0]
3418c062:	68d1      	ldr	r1, [r2, #12]
3418c064:	683a      	ldr	r2, [r7, #0]
3418c066:	6952      	ldr	r2, [r2, #20]
3418c068:	4311      	orrs	r1, r2
3418c06a:	683a      	ldr	r2, [r7, #0]
3418c06c:	6912      	ldr	r2, [r2, #16]
3418c06e:	4311      	orrs	r1, r2
3418c070:	683a      	ldr	r2, [r7, #0]
3418c072:	69d2      	ldr	r2, [r2, #28]
3418c074:	4311      	orrs	r1, r2
3418c076:	683a      	ldr	r2, [r7, #0]
3418c078:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418c07a:	4311      	orrs	r1, r2
3418c07c:	683a      	ldr	r2, [r7, #0]
3418c07e:	6a12      	ldr	r2, [r2, #32]
3418c080:	430a      	orrs	r2, r1
3418c082:	431a      	orrs	r2, r3
3418c084:	69bb      	ldr	r3, [r7, #24]
3418c086:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
3418c088:	683b      	ldr	r3, [r7, #0]
3418c08a:	689a      	ldr	r2, [r3, #8]
3418c08c:	693b      	ldr	r3, [r7, #16]
3418c08e:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
3418c090:	687b      	ldr	r3, [r7, #4]
3418c092:	681b      	ldr	r3, [r3, #0]
3418c094:	683a      	ldr	r2, [r7, #0]
3418c096:	6992      	ldr	r2, [r2, #24]
3418c098:	649a      	str	r2, [r3, #72]	@ 0x48
3418c09a:	e069      	b.n	3418c170 <XSPI_ConfigCmd+0x2e4>
        assert_param(IS_XSPI_PROG_ADDR(hxspi->Instance->AR, pCmd->Address));
      }
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c09c:	683b      	ldr	r3, [r7, #0]
3418c09e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c0a0:	2b00      	cmp	r3, #0
3418c0a2:	d017      	beq.n	3418c0d4 <XSPI_ConfigCmd+0x248>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
3418c0a4:	69bb      	ldr	r3, [r7, #24]
3418c0a6:	681b      	ldr	r3, [r3, #0]
3418c0a8:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
3418c0ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
3418c0b0:	683a      	ldr	r2, [r7, #0]
3418c0b2:	68d1      	ldr	r1, [r2, #12]
3418c0b4:	683a      	ldr	r2, [r7, #0]
3418c0b6:	6952      	ldr	r2, [r2, #20]
3418c0b8:	4311      	orrs	r1, r2
3418c0ba:	683a      	ldr	r2, [r7, #0]
3418c0bc:	6912      	ldr	r2, [r2, #16]
3418c0be:	4311      	orrs	r1, r2
3418c0c0:	683a      	ldr	r2, [r7, #0]
3418c0c2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418c0c4:	4311      	orrs	r1, r2
3418c0c6:	683a      	ldr	r2, [r7, #0]
3418c0c8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418c0ca:	430a      	orrs	r2, r1
3418c0cc:	431a      	orrs	r2, r3
3418c0ce:	69bb      	ldr	r3, [r7, #24]
3418c0d0:	601a      	str	r2, [r3, #0]
3418c0d2:	e00e      	b.n	3418c0f2 <XSPI_ConfigCmd+0x266>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
3418c0d4:	69bb      	ldr	r3, [r7, #24]
3418c0d6:	681b      	ldr	r3, [r3, #0]
3418c0d8:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
3418c0dc:	683b      	ldr	r3, [r7, #0]
3418c0de:	68d9      	ldr	r1, [r3, #12]
3418c0e0:	683b      	ldr	r3, [r7, #0]
3418c0e2:	695b      	ldr	r3, [r3, #20]
3418c0e4:	4319      	orrs	r1, r3
3418c0e6:	683b      	ldr	r3, [r7, #0]
3418c0e8:	691b      	ldr	r3, [r3, #16]
3418c0ea:	430b      	orrs	r3, r1
3418c0ec:	431a      	orrs	r2, r3
3418c0ee:	69bb      	ldr	r3, [r7, #24]
3418c0f0:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
3418c0f2:	683b      	ldr	r3, [r7, #0]
3418c0f4:	689a      	ldr	r2, [r3, #8]
3418c0f6:	693b      	ldr	r3, [r7, #16]
3418c0f8:	601a      	str	r2, [r3, #0]
3418c0fa:	e039      	b.n	3418c170 <XSPI_ConfigCmd+0x2e4>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3418c0fc:	683b      	ldr	r3, [r7, #0]
3418c0fe:	69db      	ldr	r3, [r3, #28]
3418c100:	2b00      	cmp	r3, #0
3418c102:	d030      	beq.n	3418c166 <XSPI_ConfigCmd+0x2da>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c104:	683b      	ldr	r3, [r7, #0]
3418c106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c108:	2b00      	cmp	r3, #0
3418c10a:	d017      	beq.n	3418c13c <XSPI_ConfigCmd+0x2b0>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
3418c10c:	69bb      	ldr	r3, [r7, #24]
3418c10e:	681b      	ldr	r3, [r3, #0]
3418c110:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
3418c114:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3418c118:	683a      	ldr	r2, [r7, #0]
3418c11a:	69d1      	ldr	r1, [r2, #28]
3418c11c:	683a      	ldr	r2, [r7, #0]
3418c11e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
3418c120:	4311      	orrs	r1, r2
3418c122:	683a      	ldr	r2, [r7, #0]
3418c124:	6a12      	ldr	r2, [r2, #32]
3418c126:	4311      	orrs	r1, r2
3418c128:	683a      	ldr	r2, [r7, #0]
3418c12a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
3418c12c:	4311      	orrs	r1, r2
3418c12e:	683a      	ldr	r2, [r7, #0]
3418c130:	6c12      	ldr	r2, [r2, #64]	@ 0x40
3418c132:	430a      	orrs	r2, r1
3418c134:	431a      	orrs	r2, r3
3418c136:	69bb      	ldr	r3, [r7, #24]
3418c138:	601a      	str	r2, [r3, #0]
3418c13a:	e00e      	b.n	3418c15a <XSPI_ConfigCmd+0x2ce>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
3418c13c:	69bb      	ldr	r3, [r7, #24]
3418c13e:	681b      	ldr	r3, [r3, #0]
3418c140:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
3418c144:	683b      	ldr	r3, [r7, #0]
3418c146:	69d9      	ldr	r1, [r3, #28]
3418c148:	683b      	ldr	r3, [r7, #0]
3418c14a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3418c14c:	4319      	orrs	r1, r3
3418c14e:	683b      	ldr	r3, [r7, #0]
3418c150:	6a1b      	ldr	r3, [r3, #32]
3418c152:	430b      	orrs	r3, r1
3418c154:	431a      	orrs	r2, r3
3418c156:	69bb      	ldr	r3, [r7, #24]
3418c158:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
3418c15a:	687b      	ldr	r3, [r7, #4]
3418c15c:	681b      	ldr	r3, [r3, #0]
3418c15e:	683a      	ldr	r2, [r7, #0]
3418c160:	6992      	ldr	r2, [r2, #24]
3418c162:	649a      	str	r2, [r3, #72]	@ 0x48
3418c164:	e004      	b.n	3418c170 <XSPI_ConfigCmd+0x2e4>
      }
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
3418c166:	2301      	movs	r3, #1
3418c168:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3418c16a:	687b      	ldr	r3, [r7, #4]
3418c16c:	2208      	movs	r2, #8
3418c16e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
  }

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3418c170:	683b      	ldr	r3, [r7, #0]
3418c172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
3418c174:	2b00      	cmp	r3, #0
3418c176:	d009      	beq.n	3418c18c <XSPI_ConfigCmd+0x300>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3418c178:	683b      	ldr	r3, [r7, #0]
3418c17a:	681b      	ldr	r3, [r3, #0]
3418c17c:	2b00      	cmp	r3, #0
3418c17e:	d105      	bne.n	3418c18c <XSPI_ConfigCmd+0x300>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
3418c180:	683b      	ldr	r3, [r7, #0]
3418c182:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
3418c184:	687b      	ldr	r3, [r7, #4]
3418c186:	681b      	ldr	r3, [r3, #0]
3418c188:	3a01      	subs	r2, #1
3418c18a:	641a      	str	r2, [r3, #64]	@ 0x40
      /* Verify if programmed data fit with requirement of Reference Manual 28.5 chapter */
      assert_param(IS_XSPI_PROG_DATA(hxspi->Instance->DLR, (pCmd->DataLength - 1U)));
    }
  }

  return status;
3418c18c:	7ffb      	ldrb	r3, [r7, #31]
}
3418c18e:	4618      	mov	r0, r3
3418c190:	3724      	adds	r7, #36	@ 0x24
3418c192:	46bd      	mov	sp, r7
3418c194:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c198:	4770      	bx	lr
3418c19a:	bf00      	nop
3418c19c:	f0ffc0c0 	.word	0xf0ffc0c0

3418c1a0 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *pCfg)
{
3418c1a0:	b480      	push	{r7}
3418c1a2:	b085      	sub	sp, #20
3418c1a4:	af00      	add	r7, sp, #0
3418c1a6:	4603      	mov	r3, r0
3418c1a8:	6039      	str	r1, [r7, #0]
3418c1aa:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
3418c1ac:	79fb      	ldrb	r3, [r7, #7]
3418c1ae:	2b01      	cmp	r3, #1
3418c1b0:	d124      	bne.n	3418c1fc <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
3418c1b2:	4b2c      	ldr	r3, [pc, #176]	@ (3418c264 <XSPIM_GetConfig+0xc4>)
3418c1b4:	681b      	ldr	r3, [r3, #0]
3418c1b6:	f003 0302 	and.w	r3, r3, #2
3418c1ba:	2b00      	cmp	r3, #0
3418c1bc:	d103      	bne.n	3418c1c6 <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
3418c1be:	683b      	ldr	r3, [r7, #0]
3418c1c0:	2200      	movs	r2, #0
3418c1c2:	605a      	str	r2, [r3, #4]
3418c1c4:	e002      	b.n	3418c1cc <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
3418c1c6:	683b      	ldr	r3, [r7, #0]
3418c1c8:	2201      	movs	r2, #1
3418c1ca:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
3418c1cc:	4b25      	ldr	r3, [pc, #148]	@ (3418c264 <XSPIM_GetConfig+0xc4>)
3418c1ce:	681b      	ldr	r3, [r3, #0]
3418c1d0:	f003 0310 	and.w	r3, r3, #16
3418c1d4:	2b10      	cmp	r3, #16
3418c1d6:	d003      	beq.n	3418c1e0 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
3418c1d8:	683b      	ldr	r3, [r7, #0]
3418c1da:	2200      	movs	r2, #0
3418c1dc:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
3418c1de:	e03a      	b.n	3418c256 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
3418c1e0:	4b20      	ldr	r3, [pc, #128]	@ (3418c264 <XSPIM_GetConfig+0xc4>)
3418c1e2:	681b      	ldr	r3, [r3, #0]
3418c1e4:	f003 0320 	and.w	r3, r3, #32
3418c1e8:	2b20      	cmp	r3, #32
3418c1ea:	d103      	bne.n	3418c1f4 <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
3418c1ec:	683b      	ldr	r3, [r7, #0]
3418c1ee:	2270      	movs	r2, #112	@ 0x70
3418c1f0:	601a      	str	r2, [r3, #0]
}
3418c1f2:	e030      	b.n	3418c256 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
3418c1f4:	683b      	ldr	r3, [r7, #0]
3418c1f6:	2210      	movs	r2, #16
3418c1f8:	601a      	str	r2, [r3, #0]
}
3418c1fa:	e02c      	b.n	3418c256 <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
3418c1fc:	4b19      	ldr	r3, [pc, #100]	@ (3418c264 <XSPIM_GetConfig+0xc4>)
3418c1fe:	681b      	ldr	r3, [r3, #0]
3418c200:	f003 0301 	and.w	r3, r3, #1
3418c204:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
3418c206:	4b17      	ldr	r3, [pc, #92]	@ (3418c264 <XSPIM_GetConfig+0xc4>)
3418c208:	681b      	ldr	r3, [r3, #0]
3418c20a:	085b      	lsrs	r3, r3, #1
3418c20c:	f003 0301 	and.w	r3, r3, #1
3418c210:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
3418c212:	68fa      	ldr	r2, [r7, #12]
3418c214:	68bb      	ldr	r3, [r7, #8]
3418c216:	429a      	cmp	r2, r3
3418c218:	d003      	beq.n	3418c222 <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
3418c21a:	683b      	ldr	r3, [r7, #0]
3418c21c:	2200      	movs	r2, #0
3418c21e:	605a      	str	r2, [r3, #4]
3418c220:	e002      	b.n	3418c228 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
3418c222:	683b      	ldr	r3, [r7, #0]
3418c224:	2201      	movs	r2, #1
3418c226:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
3418c228:	4b0e      	ldr	r3, [pc, #56]	@ (3418c264 <XSPIM_GetConfig+0xc4>)
3418c22a:	681b      	ldr	r3, [r3, #0]
3418c22c:	f003 0310 	and.w	r3, r3, #16
3418c230:	2b10      	cmp	r3, #16
3418c232:	d003      	beq.n	3418c23c <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
3418c234:	683b      	ldr	r3, [r7, #0]
3418c236:	2200      	movs	r2, #0
3418c238:	601a      	str	r2, [r3, #0]
}
3418c23a:	e00c      	b.n	3418c256 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
3418c23c:	4b09      	ldr	r3, [pc, #36]	@ (3418c264 <XSPIM_GetConfig+0xc4>)
3418c23e:	681b      	ldr	r3, [r3, #0]
3418c240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418c244:	2b40      	cmp	r3, #64	@ 0x40
3418c246:	d103      	bne.n	3418c250 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
3418c248:	683b      	ldr	r3, [r7, #0]
3418c24a:	2270      	movs	r2, #112	@ 0x70
3418c24c:	601a      	str	r2, [r3, #0]
}
3418c24e:	e002      	b.n	3418c256 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
3418c250:	683b      	ldr	r3, [r7, #0]
3418c252:	2210      	movs	r2, #16
3418c254:	601a      	str	r2, [r3, #0]
}
3418c256:	bf00      	nop
3418c258:	3714      	adds	r7, #20
3418c25a:	46bd      	mov	sp, r7
3418c25c:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c260:	4770      	bx	lr
3418c262:	bf00      	nop
3418c264:	5802b400 	.word	0x5802b400

3418c268 <BOOT_Application>:
/**
  * @brief Boots the application by mapping the memory and jumping to the application.
  * @retval BOOTStatus_TypeDef Status of the operation.
  */
BOOTStatus_TypeDef BOOT_Application(void)
{
3418c268:	b580      	push	{r7, lr}
3418c26a:	b082      	sub	sp, #8
3418c26c:	af00      	add	r7, sp, #0
  BOOTStatus_TypeDef retr;

  /* Mount the memory */
  retr = MapMemory();
3418c26e:	f000 f80e 	bl	3418c28e <MapMemory>
3418c272:	4603      	mov	r3, r0
3418c274:	71fb      	strb	r3, [r7, #7]
  if (BOOT_OK == retr)
3418c276:	79fb      	ldrb	r3, [r7, #7]
3418c278:	2b00      	cmp	r3, #0
3418c27a:	d103      	bne.n	3418c284 <BOOT_Application+0x1c>
  {
    /* Jump on the application */
    retr = JumpToApplication();
3418c27c:	f000 f836 	bl	3418c2ec <JumpToApplication>
3418c280:	4603      	mov	r3, r0
3418c282:	71fb      	strb	r3, [r7, #7]
  }
  return retr;
3418c284:	79fb      	ldrb	r3, [r7, #7]
}
3418c286:	4618      	mov	r0, r3
3418c288:	3708      	adds	r7, #8
3418c28a:	46bd      	mov	sp, r7
3418c28c:	bd80      	pop	{r7, pc}

3418c28e <MapMemory>:
/**
  * @brief  Maps the external memory.
  * @retval BOOTStatus_TypeDef Status of the operation.
  */
BOOTStatus_TypeDef MapMemory(void)
{
3418c28e:	b580      	push	{r7, lr}
3418c290:	b082      	sub	sp, #8
3418c292:	af00      	add	r7, sp, #0
  BOOTStatus_TypeDef retr = BOOT_OK;
3418c294:	2300      	movs	r3, #0
3418c296:	71fb      	strb	r3, [r7, #7]

  /* Map all the memory */
  for (uint8_t index = 0; index < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)); index++)
3418c298:	2300      	movs	r3, #0
3418c29a:	71bb      	strb	r3, [r7, #6]
3418c29c:	e01d      	b.n	3418c2da <MapMemory+0x4c>
  {
    switch (EXTMEM_MemoryMappedMode(index, EXTMEM_ENABLE))
3418c29e:	79bb      	ldrb	r3, [r7, #6]
3418c2a0:	2100      	movs	r1, #0
3418c2a2:	4618      	mov	r0, r3
3418c2a4:	f000 f942 	bl	3418c52c <EXTMEM_MemoryMappedMode>
3418c2a8:	4603      	mov	r3, r0
3418c2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
3418c2ae:	d002      	beq.n	3418c2b6 <MapMemory+0x28>
3418c2b0:	2b00      	cmp	r3, #0
3418c2b2:	d00e      	beq.n	3418c2d2 <MapMemory+0x44>
3418c2b4:	e00a      	b.n	3418c2cc <MapMemory+0x3e>
    {
      case EXTMEM_ERROR_NOTSUPPORTED :
        if (EXTMEM_MEMORY_BOOTXIP ==  index)
3418c2b6:	79bb      	ldrb	r3, [r7, #6]
3418c2b8:	2b00      	cmp	r3, #0
3418c2ba:	d102      	bne.n	3418c2c2 <MapMemory+0x34>
        {
          retr = BOOT_ERROR_INCOMPATIBLEMEMORY;
3418c2bc:	2304      	movs	r3, #4
3418c2be:	71fb      	strb	r3, [r7, #7]
        {
          /* We consider the memory will be not used any more */
          EXTMEM_DeInit(index);
        }
      case EXTMEM_OK:
        break;
3418c2c0:	e007      	b.n	3418c2d2 <MapMemory+0x44>
          EXTMEM_DeInit(index);
3418c2c2:	79bb      	ldrb	r3, [r7, #6]
3418c2c4:	4618      	mov	r0, r3
3418c2c6:	f000 f905 	bl	3418c4d4 <EXTMEM_DeInit>
        break;
3418c2ca:	e002      	b.n	3418c2d2 <MapMemory+0x44>
      default :
        retr = BOOT_ERROR_MAPPEDMODEFAIL;
3418c2cc:	2303      	movs	r3, #3
3418c2ce:	71fb      	strb	r3, [r7, #7]
        break;
3418c2d0:	e000      	b.n	3418c2d4 <MapMemory+0x46>
        break;
3418c2d2:	bf00      	nop
  for (uint8_t index = 0; index < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)); index++)
3418c2d4:	79bb      	ldrb	r3, [r7, #6]
3418c2d6:	3301      	adds	r3, #1
3418c2d8:	71bb      	strb	r3, [r7, #6]
3418c2da:	79bb      	ldrb	r3, [r7, #6]
3418c2dc:	2b00      	cmp	r3, #0
3418c2de:	d0de      	beq.n	3418c29e <MapMemory+0x10>
    }
  }
  return retr;
3418c2e0:	79fb      	ldrb	r3, [r7, #7]
}
3418c2e2:	4618      	mov	r0, r3
3418c2e4:	3708      	adds	r7, #8
3418c2e6:	46bd      	mov	sp, r7
3418c2e8:	bd80      	pop	{r7, pc}
	...

3418c2ec <JumpToApplication>:
/**
  * @brief  Jumps to the application using its vector table.
  * @retval BOOTStatus_TypeDef Status of the operation.
  */
BOOTStatus_TypeDef JumpToApplication(void)
{
3418c2ec:	b590      	push	{r4, r7, lr}
3418c2ee:	b091      	sub	sp, #68	@ 0x44
3418c2f0:	af00      	add	r7, sp, #0
3418c2f2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
3418c2f6:	3b40      	subs	r3, #64	@ 0x40
3418c2f8:	331f      	adds	r3, #31
3418c2fa:	095b      	lsrs	r3, r3, #5
3418c2fc:	015c      	lsls	r4, r3, #5
  uint32_t primask_bit;
  typedef  void (*pFunction)(void);
  static pFunction JumpToApp;
  uint32_t Application_vector;

  if (EXTMEM_OK != EXTMEM_GetMapAddress(EXTMEM_MEMORY_BOOTXIP, &Application_vector))
3418c2fe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
3418c302:	4619      	mov	r1, r3
3418c304:	2000      	movs	r0, #0
3418c306:	f000 f959 	bl	3418c5bc <EXTMEM_GetMapAddress>
3418c30a:	4603      	mov	r3, r0
3418c30c:	2b00      	cmp	r3, #0
3418c30e:	d001      	beq.n	3418c314 <JumpToApplication+0x28>
  {
    return BOOT_ERROR_INCOMPATIBLEMEMORY;
3418c310:	2304      	movs	r3, #4
3418c312:	e095      	b.n	3418c440 <JumpToApplication+0x154>
  }

  /* Suspend SysTick */
  HAL_SuspendTick();
3418c314:	f7f4 fff2 	bl	341812fc <HAL_SuspendTick>

#if defined(__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
  /* if I-Cache is enabled, disable I-Cache-----------------------------------*/
  if (SCB->CCR & SCB_CCR_IC_Msk)
3418c318:	4b4b      	ldr	r3, [pc, #300]	@ (3418c448 <JumpToApplication+0x15c>)
3418c31a:	695b      	ldr	r3, [r3, #20]
3418c31c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
3418c320:	2b00      	cmp	r3, #0
3418c322:	d016      	beq.n	3418c352 <JumpToApplication+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
3418c324:	f3bf 8f4f 	dsb	sy
}
3418c328:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418c32a:	f3bf 8f6f 	isb	sy
}
3418c32e:	bf00      	nop
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
3418c330:	4b45      	ldr	r3, [pc, #276]	@ (3418c448 <JumpToApplication+0x15c>)
3418c332:	695b      	ldr	r3, [r3, #20]
3418c334:	4a44      	ldr	r2, [pc, #272]	@ (3418c448 <JumpToApplication+0x15c>)
3418c336:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
3418c33a:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
3418c33c:	4b42      	ldr	r3, [pc, #264]	@ (3418c448 <JumpToApplication+0x15c>)
3418c33e:	2200      	movs	r2, #0
3418c340:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
3418c344:	f3bf 8f4f 	dsb	sy
}
3418c348:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418c34a:	f3bf 8f6f 	isb	sy
}
3418c34e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
3418c350:	bf00      	nop
  }
#endif /* __ICACHE_PRESENT */

#if defined(__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
  /* if D-Cache is enabled, disable D-Cache-----------------------------------*/
  if (SCB->CCR & SCB_CCR_DC_Msk)
3418c352:	4b3d      	ldr	r3, [pc, #244]	@ (3418c448 <JumpToApplication+0x15c>)
3418c354:	695b      	ldr	r3, [r3, #20]
3418c356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
3418c35a:	2b00      	cmp	r3, #0
3418c35c:	d043      	beq.n	3418c3e6 <JumpToApplication+0xfa>
    #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
       __ALIGNED(__SCB_DCACHE_LINE_SIZE)
    #endif
    ;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
3418c35e:	4b3a      	ldr	r3, [pc, #232]	@ (3418c448 <JumpToApplication+0x15c>)
3418c360:	2200      	movs	r2, #0
3418c362:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3418c366:	f3bf 8f4f 	dsb	sy
}
3418c36a:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
3418c36c:	4b36      	ldr	r3, [pc, #216]	@ (3418c448 <JumpToApplication+0x15c>)
3418c36e:	695b      	ldr	r3, [r3, #20]
3418c370:	4a35      	ldr	r2, [pc, #212]	@ (3418c448 <JumpToApplication+0x15c>)
3418c372:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3418c376:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
3418c378:	f3bf 8f4f 	dsb	sy
}
3418c37c:	bf00      	nop
    /* As we can't align the stack to the cache line size, invalidate each of the variables */
      SCB->DCCIMVAC = (uint32_t)&locals.sets;
      SCB->DCCIMVAC = (uint32_t)&locals.ways;
      SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
    #else
      SCB->DCCIMVAC = (uint32_t)&locals;
3418c37e:	4b32      	ldr	r3, [pc, #200]	@ (3418c448 <JumpToApplication+0x15c>)
3418c380:	4622      	mov	r2, r4
3418c382:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270
  __ASM volatile ("dsb 0xF":::"memory");
3418c386:	f3bf 8f4f 	dsb	sy
}
3418c38a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418c38c:	f3bf 8f6f 	isb	sy
}
3418c390:	bf00      	nop
    #endif
      __DSB();
      __ISB();
    #endif

    locals.ccsidr = SCB->CCSIDR;
3418c392:	4b2d      	ldr	r3, [pc, #180]	@ (3418c448 <JumpToApplication+0x15c>)
3418c394:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418c398:	6023      	str	r3, [r4, #0]
                                            /* clean & invalidate D-Cache */
    locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
3418c39a:	6823      	ldr	r3, [r4, #0]
3418c39c:	0b5b      	lsrs	r3, r3, #13
3418c39e:	f3c3 030e 	ubfx	r3, r3, #0, #15
3418c3a2:	6063      	str	r3, [r4, #4]
    do {
      locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
3418c3a4:	6823      	ldr	r3, [r4, #0]
3418c3a6:	08db      	lsrs	r3, r3, #3
3418c3a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
3418c3ac:	60a3      	str	r3, [r4, #8]
      do {
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
3418c3ae:	6863      	ldr	r3, [r4, #4]
3418c3b0:	015a      	lsls	r2, r3, #5
3418c3b2:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
3418c3b6:	4013      	ands	r3, r2
                       ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
3418c3b8:	68a2      	ldr	r2, [r4, #8]
3418c3ba:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
3418c3bc:	4922      	ldr	r1, [pc, #136]	@ (3418c448 <JumpToApplication+0x15c>)
3418c3be:	4313      	orrs	r3, r2
3418c3c0:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (locals.ways-- != 0U);
3418c3c4:	68a3      	ldr	r3, [r4, #8]
3418c3c6:	1e5a      	subs	r2, r3, #1
3418c3c8:	60a2      	str	r2, [r4, #8]
3418c3ca:	2b00      	cmp	r3, #0
3418c3cc:	d1ef      	bne.n	3418c3ae <JumpToApplication+0xc2>
    } while(locals.sets-- != 0U);
3418c3ce:	6863      	ldr	r3, [r4, #4]
3418c3d0:	1e5a      	subs	r2, r3, #1
3418c3d2:	6062      	str	r2, [r4, #4]
3418c3d4:	2b00      	cmp	r3, #0
3418c3d6:	d1e5      	bne.n	3418c3a4 <JumpToApplication+0xb8>
  __ASM volatile ("dsb 0xF":::"memory");
3418c3d8:	f3bf 8f4f 	dsb	sy
}
3418c3dc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
3418c3de:	f3bf 8f6f 	isb	sy
}
3418c3e2:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
3418c3e4:	bf00      	nop
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
3418c3e6:	f3ef 8310 	mrs	r3, PRIMASK
3418c3ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return (result);
3418c3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    SCB_DisableDCache();
  }
#endif /* __DCACHE_PRESENT */

  /* Initialize user application's Stack Pointer & Jump to user application  */
  primask_bit = __get_PRIMASK();
3418c3ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
3418c3f0:	b672      	cpsid	i
}
3418c3f2:	bf00      	nop
  __disable_irq();

  /* Apply offsets for image location and vector table offset */
  Application_vector += EXTMEM_XIP_IMAGE_OFFSET + EXTMEM_HEADER_OFFSET;
3418c3f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418c3f6:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
3418c3fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3418c3fe:	62bb      	str	r3, [r7, #40]	@ 0x28

  SCB->VTOR = (uint32_t)Application_vector;
3418c400:	4a11      	ldr	r2, [pc, #68]	@ (3418c448 <JumpToApplication+0x15c>)
3418c402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418c404:	6093      	str	r3, [r2, #8]
  JumpToApp = (pFunction)(*(__IO uint32_t *)(Application_vector + 4u));
3418c406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418c408:	3304      	adds	r3, #4
3418c40a:	681b      	ldr	r3, [r3, #0]
3418c40c:	461a      	mov	r2, r3
3418c40e:	4b0f      	ldr	r3, [pc, #60]	@ (3418c44c <JumpToApplication+0x160>)
3418c410:	601a      	str	r2, [r3, #0]
3418c412:	2300      	movs	r3, #0
3418c414:	633b      	str	r3, [r7, #48]	@ 0x30
     !(defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1)) && \
     (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
  /* without main extensions, the non-secure MSPLIM is RAZ/WI */
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
3418c416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
3418c418:	f383 880a 	msr	MSPLIM, r3
#endif
}
3418c41c:	bf00      	nop
#elif (defined(__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))
  /* on ARM v8m, set MSPLIM before setting MSP to avoid unwanted stack overflow faults */
  __set_MSPLIM(0x00000000);
#endif  /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8_1M_MAIN__ or __ARM_ARCH_8M_BASE__ */

  __set_MSP(*(__IO uint32_t *) Application_vector);
3418c41e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
3418c420:	681b      	ldr	r3, [r3, #0]
3418c422:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
3418c424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418c426:	f383 8808 	msr	MSP, r3
}
3418c42a:	bf00      	nop
3418c42c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
3418c42e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
3418c430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
3418c432:	f383 8810 	msr	PRIMASK, r3
}
3418c436:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);

  JumpToApp();
3418c438:	4b04      	ldr	r3, [pc, #16]	@ (3418c44c <JumpToApplication+0x160>)
3418c43a:	681b      	ldr	r3, [r3, #0]
3418c43c:	4798      	blx	r3
  return BOOT_OK;
3418c43e:	2300      	movs	r3, #0
}
3418c440:	4618      	mov	r0, r3
3418c442:	3744      	adds	r7, #68	@ 0x44
3418c444:	46bd      	mov	sp, r7
3418c446:	bd90      	pop	{r4, r7, pc}
3418c448:	e000ed00 	.word	0xe000ed00
3418c44c:	341c0094 	.word	0x341c0094

3418c450 <EXTMEM_Init>:
  * @param MemId Memory identifier.
  * @param ClockInput Clock input value for the memory.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_Init(uint32_t MemId, uint32_t ClockInput)
{
3418c450:	b580      	push	{r7, lr}
3418c452:	b084      	sub	sp, #16
3418c454:	af00      	add	r7, sp, #0
3418c456:	6078      	str	r0, [r7, #4]
3418c458:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418c45a:	23fb      	movs	r3, #251	@ 0xfb
3418c45c:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418c45e:	687b      	ldr	r3, [r7, #4]
3418c460:	2b00      	cmp	r3, #0
3418c462:	d12f      	bne.n	3418c4c4 <EXTMEM_Init+0x74>
  {
    retr = EXTMEM_OK;
3418c464:	2300      	movs	r3, #0
3418c466:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
3418c468:	4a19      	ldr	r2, [pc, #100]	@ (3418c4d0 <EXTMEM_Init+0x80>)
3418c46a:	687b      	ldr	r3, [r7, #4]
3418c46c:	21ac      	movs	r1, #172	@ 0xac
3418c46e:	fb01 f303 	mul.w	r3, r1, r3
3418c472:	4413      	add	r3, r2
3418c474:	781b      	ldrb	r3, [r3, #0]
3418c476:	2b00      	cmp	r3, #0
3418c478:	d120      	bne.n	3418c4bc <EXTMEM_Init+0x6c>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Initialize the memory using NOR SFDP driver */
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_Init(extmem_list_config[MemId].Handle,
3418c47a:	4a15      	ldr	r2, [pc, #84]	@ (3418c4d0 <EXTMEM_Init+0x80>)
3418c47c:	687b      	ldr	r3, [r7, #4]
3418c47e:	21ac      	movs	r1, #172	@ 0xac
3418c480:	fb01 f303 	mul.w	r3, r1, r3
3418c484:	4413      	add	r3, r2
3418c486:	3304      	adds	r3, #4
3418c488:	6818      	ldr	r0, [r3, #0]
3418c48a:	4a11      	ldr	r2, [pc, #68]	@ (3418c4d0 <EXTMEM_Init+0x80>)
3418c48c:	687b      	ldr	r3, [r7, #4]
3418c48e:	21ac      	movs	r1, #172	@ 0xac
3418c490:	fb01 f303 	mul.w	r3, r1, r3
3418c494:	4413      	add	r3, r2
3418c496:	3308      	adds	r3, #8
3418c498:	7819      	ldrb	r1, [r3, #0]
3418c49a:	687b      	ldr	r3, [r7, #4]
3418c49c:	22ac      	movs	r2, #172	@ 0xac
3418c49e:	fb02 f303 	mul.w	r3, r2, r3
3418c4a2:	3308      	adds	r3, #8
3418c4a4:	4a0a      	ldr	r2, [pc, #40]	@ (3418c4d0 <EXTMEM_Init+0x80>)
3418c4a6:	4413      	add	r3, r2
3418c4a8:	3304      	adds	r3, #4
3418c4aa:	683a      	ldr	r2, [r7, #0]
3418c4ac:	f002 fcf0 	bl	3418ee90 <EXTMEM_DRIVER_NOR_SFDP_Init>
3418c4b0:	4603      	mov	r3, r0
3418c4b2:	2b00      	cmp	r3, #0
3418c4b4:	d005      	beq.n	3418c4c2 <EXTMEM_Init+0x72>
                                                                     extmem_list_config[MemId].ConfigType,
                                                                     ClockInput,
                                                                     &extmem_list_config[MemId].NorSfdpObject))
        {
          retr = EXTMEM_ERROR_DRIVER;
3418c4b6:	23fd      	movs	r3, #253	@ 0xfd
3418c4b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
3418c4ba:	e002      	b.n	3418c4c2 <EXTMEM_Init+0x72>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418c4bc:	23fe      	movs	r3, #254	@ 0xfe
3418c4be:	73fb      	strb	r3, [r7, #15]
        break;
3418c4c0:	e000      	b.n	3418c4c4 <EXTMEM_Init+0x74>
        break;
3418c4c2:	bf00      	nop
      }
    }
  }
  return retr;
3418c4c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418c4c8:	4618      	mov	r0, r3
3418c4ca:	3710      	adds	r7, #16
3418c4cc:	46bd      	mov	sp, r7
3418c4ce:	bd80      	pop	{r7, pc}
3418c4d0:	341c0098 	.word	0x341c0098

3418c4d4 <EXTMEM_DeInit>:
  * @brief Deinitializes the external memory.
  * @param MemId Memory identifier.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_DeInit(uint32_t MemId)
{
3418c4d4:	b580      	push	{r7, lr}
3418c4d6:	b084      	sub	sp, #16
3418c4d8:	af00      	add	r7, sp, #0
3418c4da:	6078      	str	r0, [r7, #4]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418c4dc:	23fb      	movs	r3, #251	@ 0xfb
3418c4de:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418c4e0:	687b      	ldr	r3, [r7, #4]
3418c4e2:	2b00      	cmp	r3, #0
3418c4e4:	d119      	bne.n	3418c51a <EXTMEM_DeInit+0x46>
  {
    retr = EXTMEM_OK;
3418c4e6:	2300      	movs	r3, #0
3418c4e8:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
3418c4ea:	4a0f      	ldr	r2, [pc, #60]	@ (3418c528 <EXTMEM_DeInit+0x54>)
3418c4ec:	687b      	ldr	r3, [r7, #4]
3418c4ee:	21ac      	movs	r1, #172	@ 0xac
3418c4f0:	fb01 f303 	mul.w	r3, r1, r3
3418c4f4:	4413      	add	r3, r2
3418c4f6:	781b      	ldrb	r3, [r3, #0]
3418c4f8:	2b00      	cmp	r3, #0
3418c4fa:	d10b      	bne.n	3418c514 <EXTMEM_DeInit+0x40>
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Uninitialize the memory using NOR SFDP driver */
        /* Return is always OK no need to test the returned value */
        (void)EXTMEM_DRIVER_NOR_SFDP_DeInit(&extmem_list_config[MemId].NorSfdpObject);
3418c4fc:	687b      	ldr	r3, [r7, #4]
3418c4fe:	22ac      	movs	r2, #172	@ 0xac
3418c500:	fb02 f303 	mul.w	r3, r2, r3
3418c504:	3308      	adds	r3, #8
3418c506:	4a08      	ldr	r2, [pc, #32]	@ (3418c528 <EXTMEM_DeInit+0x54>)
3418c508:	4413      	add	r3, r2
3418c50a:	3304      	adds	r3, #4
3418c50c:	4618      	mov	r0, r3
3418c50e:	f002 fd79 	bl	3418f004 <EXTMEM_DRIVER_NOR_SFDP_DeInit>
        break;
3418c512:	e002      	b.n	3418c51a <EXTMEM_DeInit+0x46>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418c514:	23fe      	movs	r3, #254	@ 0xfe
3418c516:	73fb      	strb	r3, [r7, #15]
        break;
3418c518:	bf00      	nop
      }
    }
  }
  return retr;
3418c51a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418c51e:	4618      	mov	r0, r3
3418c520:	3710      	adds	r7, #16
3418c522:	46bd      	mov	sp, r7
3418c524:	bd80      	pop	{r7, pc}
3418c526:	bf00      	nop
3418c528:	341c0098 	.word	0x341c0098

3418c52c <EXTMEM_MemoryMappedMode>:
  * @param MemId Memory identifier.
  * @param State Enable or disable state (@ref EXTMEM_StateTypeDef).
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_MemoryMappedMode(uint32_t MemId, EXTMEM_StateTypeDef State)
{
3418c52c:	b580      	push	{r7, lr}
3418c52e:	b084      	sub	sp, #16
3418c530:	af00      	add	r7, sp, #0
3418c532:	6078      	str	r0, [r7, #4]
3418c534:	460b      	mov	r3, r1
3418c536:	70fb      	strb	r3, [r7, #3]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418c538:	23fb      	movs	r3, #251	@ 0xfb
3418c53a:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418c53c:	687b      	ldr	r3, [r7, #4]
3418c53e:	2b00      	cmp	r3, #0
3418c540:	d133      	bne.n	3418c5aa <EXTMEM_MemoryMappedMode+0x7e>
  {
    retr = EXTMEM_OK;
3418c542:	2300      	movs	r3, #0
3418c544:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
3418c546:	4a1c      	ldr	r2, [pc, #112]	@ (3418c5b8 <EXTMEM_MemoryMappedMode+0x8c>)
3418c548:	687b      	ldr	r3, [r7, #4]
3418c54a:	21ac      	movs	r1, #172	@ 0xac
3418c54c:	fb01 f303 	mul.w	r3, r1, r3
3418c550:	4413      	add	r3, r2
3418c552:	781b      	ldrb	r3, [r3, #0]
3418c554:	2b00      	cmp	r3, #0
3418c556:	d124      	bne.n	3418c5a2 <EXTMEM_MemoryMappedMode+0x76>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Perform the memory Map operation using the NOR SFDP driver */
        if (EXTMEM_ENABLE == State)
3418c558:	78fb      	ldrb	r3, [r7, #3]
3418c55a:	2b00      	cmp	r3, #0
3418c55c:	d110      	bne.n	3418c580 <EXTMEM_MemoryMappedMode+0x54>
        {
          /* Start the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
3418c55e:	687b      	ldr	r3, [r7, #4]
3418c560:	22ac      	movs	r2, #172	@ 0xac
3418c562:	fb02 f303 	mul.w	r3, r2, r3
3418c566:	3308      	adds	r3, #8
3418c568:	4a13      	ldr	r2, [pc, #76]	@ (3418c5b8 <EXTMEM_MemoryMappedMode+0x8c>)
3418c56a:	4413      	add	r3, r2
3418c56c:	3304      	adds	r3, #4
3418c56e:	4618      	mov	r0, r3
3418c570:	f002 fd57 	bl	3418f022 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>
3418c574:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
3418c576:	2b00      	cmp	r3, #0
3418c578:	d016      	beq.n	3418c5a8 <EXTMEM_MemoryMappedMode+0x7c>
          {
            return EXTMEM_ERROR_DRIVER;
3418c57a:	f06f 0302 	mvn.w	r3, #2
3418c57e:	e016      	b.n	3418c5ae <EXTMEM_MemoryMappedMode+0x82>
        }
        else
        {
          /* Stop the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
3418c580:	687b      	ldr	r3, [r7, #4]
3418c582:	22ac      	movs	r2, #172	@ 0xac
3418c584:	fb02 f303 	mul.w	r3, r2, r3
3418c588:	3308      	adds	r3, #8
3418c58a:	4a0b      	ldr	r2, [pc, #44]	@ (3418c5b8 <EXTMEM_MemoryMappedMode+0x8c>)
3418c58c:	4413      	add	r3, r2
3418c58e:	3304      	adds	r3, #4
3418c590:	4618      	mov	r0, r3
3418c592:	f002 fd67 	bl	3418f064 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>
3418c596:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
3418c598:	2b00      	cmp	r3, #0
3418c59a:	d005      	beq.n	3418c5a8 <EXTMEM_MemoryMappedMode+0x7c>
          {
            return EXTMEM_ERROR_DRIVER;
3418c59c:	f06f 0302 	mvn.w	r3, #2
3418c5a0:	e005      	b.n	3418c5ae <EXTMEM_MemoryMappedMode+0x82>
#endif /* EXTMEM_DRIVER_SDCARD == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418c5a2:	23fe      	movs	r3, #254	@ 0xfe
3418c5a4:	73fb      	strb	r3, [r7, #15]
        break;
3418c5a6:	e000      	b.n	3418c5aa <EXTMEM_MemoryMappedMode+0x7e>
        break;
3418c5a8:	bf00      	nop
      }
    }
  }
  return retr;
3418c5aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418c5ae:	4618      	mov	r0, r3
3418c5b0:	3710      	adds	r7, #16
3418c5b2:	46bd      	mov	sp, r7
3418c5b4:	bd80      	pop	{r7, pc}
3418c5b6:	bf00      	nop
3418c5b8:	341c0098 	.word	0x341c0098

3418c5bc <EXTMEM_GetMapAddress>:
  * @param MemId Memory identifier.
  * @param BaseAddress Pointer to variable to receive the base address.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_GetMapAddress(uint32_t MemId, uint32_t *BaseAddress)
{
3418c5bc:	b480      	push	{r7}
3418c5be:	b085      	sub	sp, #20
3418c5c0:	af00      	add	r7, sp, #0
3418c5c2:	6078      	str	r0, [r7, #4]
3418c5c4:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
3418c5c6:	23fb      	movs	r3, #251	@ 0xfb
3418c5c8:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
3418c5ca:	687b      	ldr	r3, [r7, #4]
3418c5cc:	2b00      	cmp	r3, #0
3418c5ce:	d145      	bne.n	3418c65c <EXTMEM_GetMapAddress+0xa0>
  {
    retr = EXTMEM_OK;
3418c5d0:	2300      	movs	r3, #0
3418c5d2:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
3418c5d4:	4a25      	ldr	r2, [pc, #148]	@ (3418c66c <EXTMEM_GetMapAddress+0xb0>)
3418c5d6:	687b      	ldr	r3, [r7, #4]
3418c5d8:	21ac      	movs	r1, #172	@ 0xac
3418c5da:	fb01 f303 	mul.w	r3, r1, r3
3418c5de:	4413      	add	r3, r2
3418c5e0:	781b      	ldrb	r3, [r3, #0]
3418c5e2:	2b00      	cmp	r3, #0
3418c5e4:	d001      	beq.n	3418c5ea <EXTMEM_GetMapAddress+0x2e>
3418c5e6:	2b02      	cmp	r3, #2
3418c5e8:	d135      	bne.n	3418c656 <EXTMEM_GetMapAddress+0x9a>
      case EXTMEM_PSRAM:
      case EXTMEM_NOR_SFDP:
      {
        /* Define Map address based on Instance used for memory access */
#if defined(XSPI1)
        if (((XSPI_HandleTypeDef *)extmem_list_config[MemId].Handle)->Instance == XSPI1)
3418c5ea:	4a20      	ldr	r2, [pc, #128]	@ (3418c66c <EXTMEM_GetMapAddress+0xb0>)
3418c5ec:	687b      	ldr	r3, [r7, #4]
3418c5ee:	21ac      	movs	r1, #172	@ 0xac
3418c5f0:	fb01 f303 	mul.w	r3, r1, r3
3418c5f4:	4413      	add	r3, r2
3418c5f6:	3304      	adds	r3, #4
3418c5f8:	681b      	ldr	r3, [r3, #0]
3418c5fa:	681b      	ldr	r3, [r3, #0]
3418c5fc:	4a1c      	ldr	r2, [pc, #112]	@ (3418c670 <EXTMEM_GetMapAddress+0xb4>)
3418c5fe:	4293      	cmp	r3, r2
3418c600:	d104      	bne.n	3418c60c <EXTMEM_GetMapAddress+0x50>
        {
          *BaseAddress = XSPI1_BASE;
3418c602:	683b      	ldr	r3, [r7, #0]
3418c604:	f04f 4210 	mov.w	r2, #2415919104	@ 0x90000000
3418c608:	601a      	str	r2, [r3, #0]
        else
        {
          retr = EXTMEM_ERROR_DRIVER;
        }

        break;
3418c60a:	e027      	b.n	3418c65c <EXTMEM_GetMapAddress+0xa0>
        else if (((XSPI_HandleTypeDef *)extmem_list_config[MemId].Handle)->Instance == XSPI2)
3418c60c:	4a17      	ldr	r2, [pc, #92]	@ (3418c66c <EXTMEM_GetMapAddress+0xb0>)
3418c60e:	687b      	ldr	r3, [r7, #4]
3418c610:	21ac      	movs	r1, #172	@ 0xac
3418c612:	fb01 f303 	mul.w	r3, r1, r3
3418c616:	4413      	add	r3, r2
3418c618:	3304      	adds	r3, #4
3418c61a:	681b      	ldr	r3, [r3, #0]
3418c61c:	681b      	ldr	r3, [r3, #0]
3418c61e:	4a15      	ldr	r2, [pc, #84]	@ (3418c674 <EXTMEM_GetMapAddress+0xb8>)
3418c620:	4293      	cmp	r3, r2
3418c622:	d104      	bne.n	3418c62e <EXTMEM_GetMapAddress+0x72>
          *BaseAddress = XSPI2_BASE;
3418c624:	683b      	ldr	r3, [r7, #0]
3418c626:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
3418c62a:	601a      	str	r2, [r3, #0]
        break;
3418c62c:	e016      	b.n	3418c65c <EXTMEM_GetMapAddress+0xa0>
        else if (((XSPI_HandleTypeDef *)extmem_list_config[MemId].Handle)->Instance == XSPI3)
3418c62e:	4a0f      	ldr	r2, [pc, #60]	@ (3418c66c <EXTMEM_GetMapAddress+0xb0>)
3418c630:	687b      	ldr	r3, [r7, #4]
3418c632:	21ac      	movs	r1, #172	@ 0xac
3418c634:	fb01 f303 	mul.w	r3, r1, r3
3418c638:	4413      	add	r3, r2
3418c63a:	3304      	adds	r3, #4
3418c63c:	681b      	ldr	r3, [r3, #0]
3418c63e:	681b      	ldr	r3, [r3, #0]
3418c640:	4a0d      	ldr	r2, [pc, #52]	@ (3418c678 <EXTMEM_GetMapAddress+0xbc>)
3418c642:	4293      	cmp	r3, r2
3418c644:	d104      	bne.n	3418c650 <EXTMEM_GetMapAddress+0x94>
          *BaseAddress = XSPI3_BASE;
3418c646:	683b      	ldr	r3, [r7, #0]
3418c648:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
3418c64c:	601a      	str	r2, [r3, #0]
        break;
3418c64e:	e005      	b.n	3418c65c <EXTMEM_GetMapAddress+0xa0>
          retr = EXTMEM_ERROR_DRIVER;
3418c650:	23fd      	movs	r3, #253	@ 0xfd
3418c652:	73fb      	strb	r3, [r7, #15]
        break;
3418c654:	e002      	b.n	3418c65c <EXTMEM_GetMapAddress+0xa0>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default :
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
3418c656:	23fe      	movs	r3, #254	@ 0xfe
3418c658:	73fb      	strb	r3, [r7, #15]
        break;
3418c65a:	bf00      	nop
      }
    }
  }
  return retr;
3418c65c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418c660:	4618      	mov	r0, r3
3418c662:	3714      	adds	r7, #20
3418c664:	46bd      	mov	sp, r7
3418c666:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c66a:	4770      	bx	lr
3418c66c:	341c0098 	.word	0x341c0098
3418c670:	58025000 	.word	0x58025000
3418c674:	5802a000 	.word	0x5802a000
3418c678:	5802d000 	.word	0x5802d000

3418c67c <SAL_XSPI_SetClock>:
  * @param ClockReal Pointer on the value of the real clock used
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_SetClock(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t ClockIn, uint32_t ClockRequested,
                                    uint32_t *ClockReal)
{
3418c67c:	b480      	push	{r7}
3418c67e:	b087      	sub	sp, #28
3418c680:	af00      	add	r7, sp, #0
3418c682:	60f8      	str	r0, [r7, #12]
3418c684:	60b9      	str	r1, [r7, #8]
3418c686:	607a      	str	r2, [r7, #4]
3418c688:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr = HAL_OK;
3418c68a:	2300      	movs	r3, #0
3418c68c:	75fb      	strb	r3, [r7, #23]
  uint32_t divider;

  if (ClockRequested == 0u)
3418c68e:	687b      	ldr	r3, [r7, #4]
3418c690:	2b00      	cmp	r3, #0
3418c692:	d102      	bne.n	3418c69a <SAL_XSPI_SetClock+0x1e>
  {
    retr = HAL_ERROR;
3418c694:	2301      	movs	r3, #1
3418c696:	75fb      	strb	r3, [r7, #23]
3418c698:	e028      	b.n	3418c6ec <SAL_XSPI_SetClock+0x70>
  }
  else
  {
    divider = (ClockIn / ClockRequested);
3418c69a:	68ba      	ldr	r2, [r7, #8]
3418c69c:	687b      	ldr	r3, [r7, #4]
3418c69e:	fbb2 f3f3 	udiv	r3, r2, r3
3418c6a2:	613b      	str	r3, [r7, #16]
    if (divider >= 1u)
3418c6a4:	693b      	ldr	r3, [r7, #16]
3418c6a6:	2b00      	cmp	r3, #0
3418c6a8:	d00d      	beq.n	3418c6c6 <SAL_XSPI_SetClock+0x4a>
    {
      *ClockReal = ClockIn / divider;
3418c6aa:	68ba      	ldr	r2, [r7, #8]
3418c6ac:	693b      	ldr	r3, [r7, #16]
3418c6ae:	fbb2 f2f3 	udiv	r2, r2, r3
3418c6b2:	683b      	ldr	r3, [r7, #0]
3418c6b4:	601a      	str	r2, [r3, #0]
      if (*ClockReal <= ClockRequested)
3418c6b6:	683b      	ldr	r3, [r7, #0]
3418c6b8:	681b      	ldr	r3, [r3, #0]
3418c6ba:	687a      	ldr	r2, [r7, #4]
3418c6bc:	429a      	cmp	r2, r3
3418c6be:	d302      	bcc.n	3418c6c6 <SAL_XSPI_SetClock+0x4a>
      {
        divider--;
3418c6c0:	693b      	ldr	r3, [r7, #16]
3418c6c2:	3b01      	subs	r3, #1
3418c6c4:	613b      	str	r3, [r7, #16]
      }
    }

    /* Real clock calculation */
    *ClockReal = ClockIn / (divider + 1u);
3418c6c6:	693b      	ldr	r3, [r7, #16]
3418c6c8:	3301      	adds	r3, #1
3418c6ca:	68ba      	ldr	r2, [r7, #8]
3418c6cc:	fbb2 f2f3 	udiv	r2, r2, r3
3418c6d0:	683b      	ldr	r3, [r7, #0]
3418c6d2:	601a      	str	r2, [r3, #0]
    DEBUG_PARAM_END();
    DEBUG_PARAM_BEGIN();
    DEBUG_PARAM_DATA("::CLKFREQ::");
    DEBUG_PARAM_INTD(*ClockReal);
    DEBUG_PARAM_END();
    MODIFY_REG(SalXspi->hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER, (uint32_t)divider << XSPI_DCR2_PRESCALER_Pos);
3418c6d4:	68fb      	ldr	r3, [r7, #12]
3418c6d6:	681b      	ldr	r3, [r3, #0]
3418c6d8:	681b      	ldr	r3, [r3, #0]
3418c6da:	68db      	ldr	r3, [r3, #12]
3418c6dc:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
3418c6e0:	68fb      	ldr	r3, [r7, #12]
3418c6e2:	681b      	ldr	r3, [r3, #0]
3418c6e4:	681b      	ldr	r3, [r3, #0]
3418c6e6:	693a      	ldr	r2, [r7, #16]
3418c6e8:	430a      	orrs	r2, r1
3418c6ea:	60da      	str	r2, [r3, #12]
  }

  return retr;
3418c6ec:	7dfb      	ldrb	r3, [r7, #23]
}
3418c6ee:	4618      	mov	r0, r3
3418c6f0:	371c      	adds	r7, #28
3418c6f2:	46bd      	mov	sp, r7
3418c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
3418c6f8:	4770      	bx	lr

3418c6fa <SAL_XSPI_Init>:
  * @param SalXspi SAL XSPI handle
  * @param HALHandle HAl XSPI handle used for memory access
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_Init(SAL_XSPI_ObjectTypeDef *SalXspi, void *HALHandle)
{
3418c6fa:	b580      	push	{r7, lr}
3418c6fc:	b096      	sub	sp, #88	@ 0x58
3418c6fe:	af00      	add	r7, sp, #0
3418c700:	6078      	str	r0, [r7, #4]
3418c702:	6039      	str	r1, [r7, #0]
  XSPI_RegularCmdTypeDef s_commandbase =
3418c704:	f107 030c 	add.w	r3, r7, #12
3418c708:	224c      	movs	r2, #76	@ 0x4c
3418c70a:	2100      	movs	r1, #0
3418c70c:	4618      	mov	r0, r3
3418c70e:	f002 fcbf 	bl	3418f090 <memset>
3418c712:	235a      	movs	r3, #90	@ 0x5a
3418c714:	617b      	str	r3, [r7, #20]
3418c716:	2301      	movs	r3, #1
3418c718:	61bb      	str	r3, [r7, #24]
3418c71a:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418c71e:	62bb      	str	r3, [r7, #40]	@ 0x28
3418c720:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418c724:	62fb      	str	r3, [r7, #44]	@ 0x2c
3418c726:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418c72a:	647b      	str	r3, [r7, #68]	@ 0x44
3418c72c:	2308      	movs	r3, #8
3418c72e:	653b      	str	r3, [r7, #80]	@ 0x50
#if defined(XSPI_CCR_SIOO)
    .SIOOMode = HAL_XSPI_SIOO_INST_EVERY_CMD,
#endif /* XSPI_CCR_SIOO */
  };

  SalXspi->hxspi = (XSPI_HandleTypeDef *)HALHandle;
3418c730:	687b      	ldr	r3, [r7, #4]
3418c732:	683a      	ldr	r2, [r7, #0]
3418c734:	601a      	str	r2, [r3, #0]
  SalXspi->Commandbase = s_commandbase;
3418c736:	687b      	ldr	r3, [r7, #4]
3418c738:	3304      	adds	r3, #4
3418c73a:	f107 010c 	add.w	r1, r7, #12
3418c73e:	224c      	movs	r2, #76	@ 0x4c
3418c740:	4618      	mov	r0, r3
3418c742:	f002 fcd1 	bl	3418f0e8 <memcpy>
  SalXspi->CommandExtension = 0;
3418c746:	687b      	ldr	r3, [r7, #4]
3418c748:	2200      	movs	r2, #0
3418c74a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  SalXspi->PhyLink = PHY_LINK_1S1S1S;
3418c74e:	687b      	ldr	r3, [r7, #4]
3418c750:	2200      	movs	r2, #0
3418c752:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_TX_CPLT_CB_ID, SAL_XSPI_CompleteCallback);
  /* Set the error callback */
  HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_ERROR_CB_ID, SAL_XSPI_ErrorCallback);
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

  return HAL_OK;
3418c756:	2300      	movs	r3, #0
}
3418c758:	4618      	mov	r0, r3
3418c75a:	3758      	adds	r7, #88	@ 0x58
3418c75c:	46bd      	mov	sp, r7
3418c75e:	bd80      	pop	{r7, pc}

3418c760 <SAL_XSPI_EnableQuadMode>:
  * @brief  Enables the Quad Enable (QE) bit on the MX25L6433F.
  * @param  hxspi: XSPI handle
  * @retval HAL Status
  */
//HAL_StatusTypeDef SAL_XSPI_EnableQuadMode(XSPI_HandleTypeDef *hxspi) {
HAL_StatusTypeDef SAL_XSPI_EnableQuadMode(SAL_XSPI_ObjectTypeDef *SalXspi) {
3418c760:	b580      	push	{r7, lr}
3418c762:	b09c      	sub	sp, #112	@ 0x70
3418c764:	af00      	add	r7, sp, #0
3418c766:	6078      	str	r0, [r7, #4]
    XSPI_RegularCmdTypeDef  sCommand = {0};
3418c768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
3418c76c:	224c      	movs	r2, #76	@ 0x4c
3418c76e:	2100      	movs	r1, #0
3418c770:	4618      	mov	r0, r3
3418c772:	f002 fc8d 	bl	3418f090 <memset>
    XSPI_AutoPollingTypeDef sConfig  = {0};
3418c776:	f107 0310 	add.w	r3, r7, #16
3418c77a:	2200      	movs	r2, #0
3418c77c:	601a      	str	r2, [r3, #0]
3418c77e:	605a      	str	r2, [r3, #4]
3418c780:	609a      	str	r2, [r3, #8]
3418c782:	60da      	str	r2, [r3, #12]
3418c784:	611a      	str	r2, [r3, #16]
    uint8_t status_reg = 0;
3418c786:	2300      	movs	r3, #0
3418c788:	73fb      	strb	r3, [r7, #15]

    /* --- Base Configuration for the XSPI Phase --- */
    sCommand.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
3418c78a:	2300      	movs	r3, #0
3418c78c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
3418c78e:	2300      	movs	r3, #0
3418c790:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
3418c792:	2301      	movs	r3, #1
3418c794:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
3418c796:	2300      	movs	r3, #0
3418c798:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418c79a:	2300      	movs	r3, #0
3418c79c:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_NONE;
3418c79e:	2300      	movs	r3, #0
3418c7a0:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3418c7a2:	2300      	movs	r3, #0
3418c7a4:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
3418c7a6:	2300      	movs	r3, #0
3418c7a8:	667b      	str	r3, [r7, #100]	@ 0x64
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
3418c7aa:	2300      	movs	r3, #0
3418c7ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    sCommand.DummyCycles        = 0;
3418c7ae:	2300      	movs	r3, #0
3418c7b0:	66bb      	str	r3, [r7, #104]	@ 0x68

    /* 1. Read current Status Register to see if QE is already set */
    sCommand.Instruction        = 0x05; //CMD_RDSR;
3418c7b2:	2305      	movs	r3, #5
3418c7b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
3418c7b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418c7ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
3418c7bc:	2301      	movs	r3, #1
3418c7be:	663b      	str	r3, [r7, #96]	@ 0x60

    if (HAL_XSPI_Command(SalXspi->hxspi, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
3418c7c0:	687b      	ldr	r3, [r7, #4]
3418c7c2:	681b      	ldr	r3, [r3, #0]
3418c7c4:	f107 0124 	add.w	r1, r7, #36	@ 0x24
3418c7c8:	f241 3288 	movw	r2, #5000	@ 0x1388
3418c7cc:	4618      	mov	r0, r3
3418c7ce:	f7fe fec9 	bl	3418b564 <HAL_XSPI_Command>
3418c7d2:	4603      	mov	r3, r0
3418c7d4:	2b00      	cmp	r3, #0
3418c7d6:	d001      	beq.n	3418c7dc <SAL_XSPI_EnableQuadMode+0x7c>
3418c7d8:	2301      	movs	r3, #1
3418c7da:	e07a      	b.n	3418c8d2 <SAL_XSPI_EnableQuadMode+0x172>
    if (HAL_XSPI_Receive(SalXspi->hxspi, &status_reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
3418c7dc:	687b      	ldr	r3, [r7, #4]
3418c7de:	681b      	ldr	r3, [r3, #0]
3418c7e0:	f107 010f 	add.w	r1, r7, #15
3418c7e4:	f241 3288 	movw	r2, #5000	@ 0x1388
3418c7e8:	4618      	mov	r0, r3
3418c7ea:	f7fe ffbe 	bl	3418b76a <HAL_XSPI_Receive>
3418c7ee:	4603      	mov	r3, r0
3418c7f0:	2b00      	cmp	r3, #0
3418c7f2:	d001      	beq.n	3418c7f8 <SAL_XSPI_EnableQuadMode+0x98>
3418c7f4:	2301      	movs	r3, #1
3418c7f6:	e06c      	b.n	3418c8d2 <SAL_XSPI_EnableQuadMode+0x172>

    if (status_reg & SR_QE_MASK) return HAL_OK;
3418c7f8:	7bfb      	ldrb	r3, [r7, #15]
3418c7fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418c7fe:	2b00      	cmp	r3, #0
3418c800:	d001      	beq.n	3418c806 <SAL_XSPI_EnableQuadMode+0xa6>
3418c802:	2300      	movs	r3, #0
3418c804:	e065      	b.n	3418c8d2 <SAL_XSPI_EnableQuadMode+0x172>

    /* 2. Send Write Enable (WREN) */
    sCommand.Instruction        = 0x06; //CMD_WREN;
3418c806:	2306      	movs	r3, #6
3418c808:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode           = HAL_XSPI_DATA_NONE;
3418c80a:	2300      	movs	r3, #0
3418c80c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 0;
3418c80e:	2300      	movs	r3, #0
3418c810:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_XSPI_Command(SalXspi->hxspi, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
3418c812:	687b      	ldr	r3, [r7, #4]
3418c814:	681b      	ldr	r3, [r3, #0]
3418c816:	f107 0124 	add.w	r1, r7, #36	@ 0x24
3418c81a:	f241 3288 	movw	r2, #5000	@ 0x1388
3418c81e:	4618      	mov	r0, r3
3418c820:	f7fe fea0 	bl	3418b564 <HAL_XSPI_Command>
3418c824:	4603      	mov	r3, r0
3418c826:	2b00      	cmp	r3, #0
3418c828:	d001      	beq.n	3418c82e <SAL_XSPI_EnableQuadMode+0xce>
3418c82a:	2301      	movs	r3, #1
3418c82c:	e051      	b.n	3418c8d2 <SAL_XSPI_EnableQuadMode+0x172>

    /* 3. Write Status Register (WRSR) with QE bit set to 1 */
    status_reg |= SR_QE_MASK;
3418c82e:	7bfb      	ldrb	r3, [r7, #15]
3418c830:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3418c834:	b2db      	uxtb	r3, r3
3418c836:	73fb      	strb	r3, [r7, #15]
    sCommand.Instruction        = 0x01; //CMD_WRSR;
3418c838:	2301      	movs	r3, #1
3418c83a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
3418c83c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418c840:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
3418c842:	2301      	movs	r3, #1
3418c844:	663b      	str	r3, [r7, #96]	@ 0x60

    if (HAL_XSPI_Command(SalXspi->hxspi, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
3418c846:	687b      	ldr	r3, [r7, #4]
3418c848:	681b      	ldr	r3, [r3, #0]
3418c84a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
3418c84e:	f241 3288 	movw	r2, #5000	@ 0x1388
3418c852:	4618      	mov	r0, r3
3418c854:	f7fe fe86 	bl	3418b564 <HAL_XSPI_Command>
3418c858:	4603      	mov	r3, r0
3418c85a:	2b00      	cmp	r3, #0
3418c85c:	d001      	beq.n	3418c862 <SAL_XSPI_EnableQuadMode+0x102>
3418c85e:	2301      	movs	r3, #1
3418c860:	e037      	b.n	3418c8d2 <SAL_XSPI_EnableQuadMode+0x172>
    if (HAL_XSPI_Transmit(SalXspi->hxspi, &status_reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
3418c862:	687b      	ldr	r3, [r7, #4]
3418c864:	681b      	ldr	r3, [r3, #0]
3418c866:	f107 010f 	add.w	r1, r7, #15
3418c86a:	f241 3288 	movw	r2, #5000	@ 0x1388
3418c86e:	4618      	mov	r0, r3
3418c870:	f7fe ff08 	bl	3418b684 <HAL_XSPI_Transmit>
3418c874:	4603      	mov	r3, r0
3418c876:	2b00      	cmp	r3, #0
3418c878:	d001      	beq.n	3418c87e <SAL_XSPI_EnableQuadMode+0x11e>
3418c87a:	2301      	movs	r3, #1
3418c87c:	e029      	b.n	3418c8d2 <SAL_XSPI_EnableQuadMode+0x172>

    /* 4. Hardware Auto-Polling to wait for WIP (Write In Progress) to clear */
    /* Step A: Tell the XSPI hardware WHICH command to use for polling */
    sCommand.Instruction        = 0x05; //CMD_RDSR;
3418c87e:	2305      	movs	r3, #5
3418c880:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
3418c882:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418c886:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
3418c888:	2301      	movs	r3, #1
3418c88a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_XSPI_Command(SalXspi->hxspi, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
3418c88c:	687b      	ldr	r3, [r7, #4]
3418c88e:	681b      	ldr	r3, [r3, #0]
3418c890:	f107 0124 	add.w	r1, r7, #36	@ 0x24
3418c894:	f241 3288 	movw	r2, #5000	@ 0x1388
3418c898:	4618      	mov	r0, r3
3418c89a:	f7fe fe63 	bl	3418b564 <HAL_XSPI_Command>
3418c89e:	4603      	mov	r3, r0
3418c8a0:	2b00      	cmp	r3, #0
3418c8a2:	d001      	beq.n	3418c8a8 <SAL_XSPI_EnableQuadMode+0x148>
3418c8a4:	2301      	movs	r3, #1
3418c8a6:	e014      	b.n	3418c8d2 <SAL_XSPI_EnableQuadMode+0x172>

    /* Step B: Set the polling criteria */
    sConfig.MatchValue          = 0x00;           // We want Bit 0 to be 0
3418c8a8:	2300      	movs	r3, #0
3418c8aa:	613b      	str	r3, [r7, #16]
    sConfig.MatchMask           = SR_WIP_MASK;    // Only look at Bit 0
3418c8ac:	2301      	movs	r3, #1
3418c8ae:	617b      	str	r3, [r7, #20]
    sConfig.MatchMode           = HAL_XSPI_MATCH_MODE_AND;
3418c8b0:	2300      	movs	r3, #0
3418c8b2:	61bb      	str	r3, [r7, #24]
    sConfig.IntervalTime        = 0x10;
3418c8b4:	2310      	movs	r3, #16
3418c8b6:	623b      	str	r3, [r7, #32]
    sConfig.AutomaticStop       = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
3418c8b8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
3418c8bc:	61fb      	str	r3, [r7, #28]

    /* Step C: Call the blocking AutoPolling function */
    return HAL_XSPI_AutoPolling(SalXspi->hxspi, &sConfig, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418c8be:	687b      	ldr	r3, [r7, #4]
3418c8c0:	681b      	ldr	r3, [r3, #0]
3418c8c2:	f107 0110 	add.w	r1, r7, #16
3418c8c6:	f241 3288 	movw	r2, #5000	@ 0x1388
3418c8ca:	4618      	mov	r0, r3
3418c8cc:	f7fe fff0 	bl	3418b8b0 <HAL_XSPI_AutoPolling>
3418c8d0:	4603      	mov	r3, r0
}
3418c8d2:	4618      	mov	r0, r3
3418c8d4:	3770      	adds	r7, #112	@ 0x70
3418c8d6:	46bd      	mov	sp, r7
3418c8d8:	bd80      	pop	{r7, pc}
	...

3418c8dc <SAL_XSPI_MemoryConfig>:
  * @param ParamVal Pointer on the parameter value
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_MemoryConfig(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_MemParamTypeTypeDef ParametersType,
                                        void *ParamVal)
{
3418c8dc:	b580      	push	{r7, lr}
3418c8de:	b098      	sub	sp, #96	@ 0x60
3418c8e0:	af00      	add	r7, sp, #0
3418c8e2:	60f8      	str	r0, [r7, #12]
3418c8e4:	460b      	mov	r3, r1
3418c8e6:	607a      	str	r2, [r7, #4]
3418c8e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr = HAL_OK;
3418c8ea:	2300      	movs	r3, #0
3418c8ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
3418c8f0:	68fb      	ldr	r3, [r7, #12]
3418c8f2:	f107 0010 	add.w	r0, r7, #16
3418c8f6:	3304      	adds	r3, #4
3418c8f8:	224c      	movs	r2, #76	@ 0x4c
3418c8fa:	4619      	mov	r1, r3
3418c8fc:	f002 fbf4 	bl	3418f0e8 <memcpy>

  switch (ParametersType)
3418c900:	7afb      	ldrb	r3, [r7, #11]
3418c902:	2b04      	cmp	r3, #4
3418c904:	f200 812a 	bhi.w	3418cb5c <SAL_XSPI_MemoryConfig+0x280>
3418c908:	a201      	add	r2, pc, #4	@ (adr r2, 3418c910 <SAL_XSPI_MemoryConfig+0x34>)
3418c90a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418c90e:	bf00      	nop
3418c910:	3418c925 	.word	0x3418c925
3418c914:	3418cb4d 	.word	0x3418cb4d
3418c918:	3418cb1f 	.word	0x3418cb1f
3418c91c:	3418cb5d 	.word	0x3418cb5d
3418c920:	3418cb27 	.word	0x3418cb27
  {
    case PARAM_PHY_LINK:
    {
      SalXspi->PhyLink = *((SAL_XSPI_PhysicalLinkTypeDef *)ParamVal);
3418c924:	687b      	ldr	r3, [r7, #4]
3418c926:	781a      	ldrb	r2, [r3, #0]
3418c928:	68fb      	ldr	r3, [r7, #12]
3418c92a:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_PHY_LINK::");
      DEBUG_PARAM_DATA(STR_PHY_LINK(SalXspi->PhyLink));
      switch (SalXspi->PhyLink)
3418c92e:	68fb      	ldr	r3, [r7, #12]
3418c930:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
3418c934:	2b0b      	cmp	r3, #11
3418c936:	f200 80ed 	bhi.w	3418cb14 <SAL_XSPI_MemoryConfig+0x238>
3418c93a:	a201      	add	r2, pc, #4	@ (adr r2, 3418c940 <SAL_XSPI_MemoryConfig+0x64>)
3418c93c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418c940:	3418c971 	.word	0x3418c971
3418c944:	3418c971 	.word	0x3418c971
3418c948:	3418c971 	.word	0x3418c971
3418c94c:	3418c971 	.word	0x3418c971
3418c950:	3418c9a1 	.word	0x3418c9a1
3418c954:	3418c9a1 	.word	0x3418c9a1
3418c958:	3418c9d1 	.word	0x3418c9d1
3418c95c:	3418ca05 	.word	0x3418ca05
3418c960:	3418ca35 	.word	0x3418ca35
3418c964:	3418ca6b 	.word	0x3418ca6b
3418c968:	3418caa1 	.word	0x3418caa1
3418c96c:	3418cadb 	.word	0x3418cadb
        case PHY_LINK_1S1D1D:
        case PHY_LINK_1S2S2S:
        case PHY_LINK_1S1S2S:
        case PHY_LINK_1S1S1S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
3418c970:	2301      	movs	r3, #1
3418c972:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418c974:	2300      	movs	r3, #0
3418c976:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418c978:	2300      	movs	r3, #0
3418c97a:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
3418c97c:	f44f 7380 	mov.w	r3, #256	@ 0x100
3418c980:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418c982:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418c986:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
3418c988:	2300      	movs	r3, #0
3418c98a:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_1_LINE;
3418c98c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418c990:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
3418c992:	2300      	movs	r3, #0
3418c994:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
3418c996:	2308      	movs	r3, #8
3418c998:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418c99a:	2300      	movs	r3, #0
3418c99c:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418c99e:	e0bd      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }

        case PHY_LINK_4S4D4D:
        case PHY_LINK_4S4S4S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
3418c9a0:	2303      	movs	r3, #3
3418c9a2:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418c9a4:	2300      	movs	r3, #0
3418c9a6:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418c9a8:	2300      	movs	r3, #0
3418c9aa:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
3418c9ac:	f44f 7340 	mov.w	r3, #768	@ 0x300
3418c9b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
3418c9b2:	2300      	movs	r3, #0
3418c9b4:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418c9b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418c9ba:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
3418c9bc:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418c9c0:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
3418c9c2:	2300      	movs	r3, #0
3418c9c4:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 6;
3418c9c6:	2306      	movs	r3, #6
3418c9c8:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418c9ca:	2300      	movs	r3, #0
3418c9cc:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418c9ce:	e0a5      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_4D4D4D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
3418c9d0:	2303      	movs	r3, #3
3418c9d2:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418c9d4:	2300      	movs	r3, #0
3418c9d6:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
3418c9d8:	2308      	movs	r3, #8
3418c9da:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
3418c9dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
3418c9e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418c9e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418c9e6:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418c9e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418c9ec:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
3418c9ee:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418c9f2:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
3418c9f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418c9f8:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 6;
3418c9fa:	2306      	movs	r3, #6
3418c9fc:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418c9fe:	2300      	movs	r3, #0
3418ca00:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418ca02:	e08b      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_1S8S8S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
3418ca04:	2301      	movs	r3, #1
3418ca06:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418ca08:	2300      	movs	r3, #0
3418ca0a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418ca0c:	2300      	movs	r3, #0
3418ca0e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
3418ca10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418ca14:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418ca16:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418ca1a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
3418ca1c:	2300      	movs	r3, #0
3418ca1e:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
3418ca20:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418ca24:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
3418ca26:	2300      	movs	r3, #0
3418ca28:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
3418ca2a:	2308      	movs	r3, #8
3418ca2c:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
3418ca2e:	2300      	movs	r3, #0
3418ca30:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418ca32:	e073      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_8S8D8D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
3418ca34:	2304      	movs	r3, #4
3418ca36:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
3418ca38:	2300      	movs	r3, #0
3418ca3a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418ca3c:	2300      	movs	r3, #0
3418ca3e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
3418ca40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418ca44:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418ca46:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418ca4a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418ca4c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418ca50:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
3418ca52:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418ca56:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
3418ca58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418ca5c:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
3418ca5e:	2308      	movs	r3, #8
3418ca60:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
3418ca62:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418ca66:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418ca68:	e058      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }

        case PHY_LINK_8D8D8D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
3418ca6a:	2304      	movs	r3, #4
3418ca6c:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_16_BITS;
3418ca6e:	2310      	movs	r3, #16
3418ca70:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
3418ca72:	2308      	movs	r3, #8
3418ca74:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
3418ca76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418ca7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418ca7c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418ca80:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418ca82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418ca86:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
3418ca88:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418ca8c:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
3418ca8e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418ca92:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 20;
3418ca94:	2314      	movs	r3, #20
3418ca96:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
3418ca98:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418ca9c:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418ca9e:	e03d      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_RAM8:
        {
          s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
3418caa0:	2304      	movs	r3, #4
3418caa2:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
3418caa4:	2300      	movs	r3, #0
3418caa6:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418caa8:	2300      	movs	r3, #0
3418caaa:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
3418caac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418cab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
3418cab2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418cab6:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418cab8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418cabc:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3418cabe:	2300      	movs	r3, #0
3418cac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          s_commandbase.DataMode           = HAL_XSPI_DATA_8_LINES;
3418cac2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
3418cac6:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
3418cac8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418cacc:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles        = 10;
3418cace:	230a      	movs	r3, #10
3418cad0:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
3418cad2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418cad6:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418cad8:	e020      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }
#if defined(HAL_XSPI_DATA_16_LINES)
        case PHY_LINK_RAM16 :
        {
          s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
3418cada:	2304      	movs	r3, #4
3418cadc:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
3418cade:	2300      	movs	r3, #0
3418cae0:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418cae2:	2300      	movs	r3, #0
3418cae4:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
3418cae6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418caea:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
3418caec:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418caf0:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
3418caf2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
3418caf6:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3418caf8:	2300      	movs	r3, #0
3418cafa:	63fb      	str	r3, [r7, #60]	@ 0x3c
          s_commandbase.DataMode           = HAL_XSPI_DATA_16_LINES;
3418cafc:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
3418cb00:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
3418cb02:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
3418cb06:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles        = 10;
3418cb08:	230a      	movs	r3, #10
3418cb0a:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
3418cb0c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418cb10:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
3418cb12:	e003      	b.n	3418cb1c <SAL_XSPI_MemoryConfig+0x240>
        }
#endif /* HAL_XSPI_DATA_16_LINES */
        default:
          retr = HAL_ERROR;
3418cb14:	2301      	movs	r3, #1
3418cb16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break;
3418cb1a:	bf00      	nop
      }
      DEBUG_PARAM_END();
      break;
3418cb1c:	e022      	b.n	3418cb64 <SAL_XSPI_MemoryConfig+0x288>
    case PARAM_ADDRESS_4BYTES:
    {
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_ADDRESS_4BYTES");
      DEBUG_PARAM_END();
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
3418cb1e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418cb22:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
3418cb24:	e01e      	b.n	3418cb64 <SAL_XSPI_MemoryConfig+0x288>
    }
    case PARAM_FLASHSIZE:
    {
      uint8_t valParam = *((uint8_t *)ParamVal);
3418cb26:	687b      	ldr	r3, [r7, #4]
3418cb28:	781b      	ldrb	r3, [r3, #0]
3418cb2a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_FLASHSIZE::");
      DEBUG_PARAM_INT(valParam);
      DEBUG_PARAM_END();
      MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_DEVSIZE, ((uint32_t)valParam) << XSPI_DCR1_DEVSIZE_Pos);
3418cb2e:	68fb      	ldr	r3, [r7, #12]
3418cb30:	681b      	ldr	r3, [r3, #0]
3418cb32:	681b      	ldr	r3, [r3, #0]
3418cb34:	689b      	ldr	r3, [r3, #8]
3418cb36:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
3418cb3a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
3418cb3e:	041a      	lsls	r2, r3, #16
3418cb40:	68fb      	ldr	r3, [r7, #12]
3418cb42:	681b      	ldr	r3, [r3, #0]
3418cb44:	681b      	ldr	r3, [r3, #0]
3418cb46:	430a      	orrs	r2, r1
3418cb48:	609a      	str	r2, [r3, #8]
      break;
3418cb4a:	e00b      	b.n	3418cb64 <SAL_XSPI_MemoryConfig+0x288>
    }
    case PARAM_DUMMY_CYCLES:
    {
      uint8_t valParam = *((uint8_t *)ParamVal);
3418cb4c:	687b      	ldr	r3, [r7, #4]
3418cb4e:	781b      	ldrb	r3, [r3, #0]
3418cb50:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_DUMMY_CYCLES::");
      DEBUG_PARAM_INT(valParam);
      DEBUG_PARAM_END();
      s_commandbase.DummyCycles = valParam;
3418cb54:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
3418cb58:	657b      	str	r3, [r7, #84]	@ 0x54
      break;
3418cb5a:	e003      	b.n	3418cb64 <SAL_XSPI_MemoryConfig+0x288>
    }
    default:
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::SAL_XSPI_MemoryConfig::ERROR");
      DEBUG_PARAM_END();
      retr = HAL_ERROR;
3418cb5c:	2301      	movs	r3, #1
3418cb5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      break;
3418cb62:	bf00      	nop
  }
  SalXspi->Commandbase = s_commandbase;
3418cb64:	68fb      	ldr	r3, [r7, #12]
3418cb66:	3304      	adds	r3, #4
3418cb68:	f107 0110 	add.w	r1, r7, #16
3418cb6c:	224c      	movs	r2, #76	@ 0x4c
3418cb6e:	4618      	mov	r0, r3
3418cb70:	f002 faba 	bl	3418f0e8 <memcpy>
  return retr;
3418cb74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418cb78:	4618      	mov	r0, r3
3418cb7a:	3760      	adds	r7, #96	@ 0x60
3418cb7c:	46bd      	mov	sp, r7
3418cb7e:	bd80      	pop	{r7, pc}

3418cb80 <SAL_XSPI_GetSFDP>:
  * @param Data Data pointer
  * @param DataSize Size of the data to read
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_GetSFDP(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t Address, uint8_t *Data, uint32_t DataSize)
{
3418cb80:	b580      	push	{r7, lr}
3418cb82:	b098      	sub	sp, #96	@ 0x60
3418cb84:	af00      	add	r7, sp, #0
3418cb86:	60f8      	str	r0, [r7, #12]
3418cb88:	60b9      	str	r1, [r7, #8]
3418cb8a:	607a      	str	r2, [r7, #4]
3418cb8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418cb8e:	68fb      	ldr	r3, [r7, #12]
3418cb90:	f107 0010 	add.w	r0, r7, #16
3418cb94:	3304      	adds	r3, #4
3418cb96:	224c      	movs	r2, #76	@ 0x4c
3418cb98:	4619      	mov	r1, r3
3418cb9a:	f002 faa5 	bl	3418f0e8 <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
3418cb9e:	68fb      	ldr	r3, [r7, #12]
3418cba0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418cba4:	6a39      	ldr	r1, [r7, #32]
3418cba6:	225a      	movs	r2, #90	@ 0x5a
3418cba8:	4618      	mov	r0, r3
3418cbaa:	f000 fb81 	bl	3418d2b0 <XSPI_FormatCommand>
3418cbae:	4603      	mov	r3, r0
3418cbb0:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_SFDP_COMMAND);

  s_command.Address     = Address;
3418cbb2:	68bb      	ldr	r3, [r7, #8]
3418cbb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength  = DataSize;
3418cbb6:	683b      	ldr	r3, [r7, #0]
3418cbb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles = SalXspi->SFDPDummyCycle;
3418cbba:	68fb      	ldr	r3, [r7, #12]
3418cbbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
3418cbc0:	657b      	str	r3, [r7, #84]	@ 0x54

  if ((s_command.AddressMode == HAL_XSPI_ADDRESS_1_LINE) || (s_command.AddressMode == HAL_XSPI_ADDRESS_4_LINES))
3418cbc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418cbc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3418cbc8:	d003      	beq.n	3418cbd2 <SAL_XSPI_GetSFDP+0x52>
3418cbca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
3418cbcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3418cbd0:	d102      	bne.n	3418cbd8 <SAL_XSPI_GetSFDP+0x58>
  {
    s_command.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
3418cbd2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418cbd6:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
3418cbd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418cbda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418cbde:	d103      	bne.n	3418cbe8 <SAL_XSPI_GetSFDP+0x68>
  {
    s_command.DQSMode = HAL_XSPI_DQS_ENABLE;
3418cbe0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418cbe4:	65bb      	str	r3, [r7, #88]	@ 0x58
3418cbe6:	e001      	b.n	3418cbec <SAL_XSPI_GetSFDP+0x6c>
  }
  else
  {
    s_command.DQSMode = HAL_XSPI_DQS_DISABLE;
3418cbe8:	2300      	movs	r3, #0
3418cbea:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cbec:	68fb      	ldr	r3, [r7, #12]
3418cbee:	681b      	ldr	r3, [r3, #0]
3418cbf0:	f107 0110 	add.w	r1, r7, #16
3418cbf4:	2264      	movs	r2, #100	@ 0x64
3418cbf6:	4618      	mov	r0, r3
3418cbf8:	f7fe fcb4 	bl	3418b564 <HAL_XSPI_Command>
3418cbfc:	4603      	mov	r3, r0
3418cbfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
3418cc02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cc06:	2b00      	cmp	r3, #0
3418cc08:	d10a      	bne.n	3418cc20 <SAL_XSPI_GetSFDP+0xa0>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cc0a:	68fb      	ldr	r3, [r7, #12]
3418cc0c:	681b      	ldr	r3, [r3, #0]
3418cc0e:	2264      	movs	r2, #100	@ 0x64
3418cc10:	6879      	ldr	r1, [r7, #4]
3418cc12:	4618      	mov	r0, r3
3418cc14:	f7fe fda9 	bl	3418b76a <HAL_XSPI_Receive>
3418cc18:	4603      	mov	r3, r0
3418cc1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
3418cc1e:	e000      	b.n	3418cc22 <SAL_XSPI_GetSFDP+0xa2>
    goto error;
3418cc20:	bf00      	nop

error:
  if (retr != HAL_OK)
3418cc22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cc26:	2b00      	cmp	r3, #0
3418cc28:	d004      	beq.n	3418cc34 <SAL_XSPI_GetSFDP+0xb4>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418cc2a:	68fb      	ldr	r3, [r7, #12]
3418cc2c:	681b      	ldr	r3, [r3, #0]
3418cc2e:	4618      	mov	r0, r3
3418cc30:	f7fe ff34 	bl	3418ba9c <HAL_XSPI_Abort>
  }
  return retr;
3418cc34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418cc38:	4618      	mov	r0, r3
3418cc3a:	3760      	adds	r7, #96	@ 0x60
3418cc3c:	46bd      	mov	sp, r7
3418cc3e:	bd80      	pop	{r7, pc}

3418cc40 <SAL_XSPI_GetId>:
  * @param Data Data pointer where read ID should be stored
  * @param DataSize Number of data to read
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_GetId(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t *Data, uint32_t DataSize)
{
3418cc40:	b580      	push	{r7, lr}
3418cc42:	b098      	sub	sp, #96	@ 0x60
3418cc44:	af00      	add	r7, sp, #0
3418cc46:	60f8      	str	r0, [r7, #12]
3418cc48:	60b9      	str	r1, [r7, #8]
3418cc4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418cc4c:	68fb      	ldr	r3, [r7, #12]
3418cc4e:	f107 0010 	add.w	r0, r7, #16
3418cc52:	3304      	adds	r3, #4
3418cc54:	224c      	movs	r2, #76	@ 0x4c
3418cc56:	4619      	mov	r1, r3
3418cc58:	f002 fa46 	bl	3418f0e8 <memcpy>

  /* Initialize the Read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
3418cc5c:	68fb      	ldr	r3, [r7, #12]
3418cc5e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418cc62:	6a39      	ldr	r1, [r7, #32]
3418cc64:	229f      	movs	r2, #159	@ 0x9f
3418cc66:	4618      	mov	r0, r3
3418cc68:	f000 fb22 	bl	3418d2b0 <XSPI_FormatCommand>
3418cc6c:	4603      	mov	r3, r0
3418cc6e:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_JEDEC_ID_SPI_COMMAND);

  s_command.DataLength  = DataSize;
3418cc70:	687b      	ldr	r3, [r7, #4]
3418cc72:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
3418cc74:	69fb      	ldr	r3, [r7, #28]
3418cc76:	2b01      	cmp	r3, #1
3418cc78:	d107      	bne.n	3418cc8a <SAL_XSPI_GetId+0x4a>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
3418cc7a:	2300      	movs	r3, #0
3418cc7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
3418cc7e:	2300      	movs	r3, #0
3418cc80:	657b      	str	r3, [r7, #84]	@ 0x54
    /* This behavior is linked with micron memory to read ID in 1S8S8S */
    s_command.DataMode = HAL_XSPI_DATA_1_LINE;
3418cc82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418cc86:	64bb      	str	r3, [r7, #72]	@ 0x48
3418cc88:	e030      	b.n	3418ccec <SAL_XSPI_GetId+0xac>
  }
  else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_4_LINES)
3418cc8a:	69fb      	ldr	r3, [r7, #28]
3418cc8c:	2b03      	cmp	r3, #3
3418cc8e:	d107      	bne.n	3418cca0 <SAL_XSPI_GetId+0x60>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
3418cc90:	2300      	movs	r3, #0
3418cc92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
3418cc94:	2300      	movs	r3, #0
3418cc96:	657b      	str	r3, [r7, #84]	@ 0x54
    /* This behavior is linked with ISSI memory to read ID in 4S4S4S */
    s_command.DataMode          = HAL_XSPI_DATA_4_LINES;
3418cc98:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418cc9c:	64bb      	str	r3, [r7, #72]	@ 0x48
3418cc9e:	e025      	b.n	3418ccec <SAL_XSPI_GetId+0xac>
  }
  else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_8_LINES)
3418cca0:	69fb      	ldr	r3, [r7, #28]
3418cca2:	2b04      	cmp	r3, #4
3418cca4:	d11e      	bne.n	3418cce4 <SAL_XSPI_GetId+0xa4>
  {
    s_command.Address = 0;
3418cca6:	2300      	movs	r3, #0
3418cca8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Specific case for Macronix memories : RDID is not Data DTR  */
    if ((Data[0] == 0xC2) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418ccaa:	68bb      	ldr	r3, [r7, #8]
3418ccac:	781b      	ldrb	r3, [r3, #0]
3418ccae:	2bc2      	cmp	r3, #194	@ 0xc2
3418ccb0:	d108      	bne.n	3418ccc4 <SAL_XSPI_GetId+0x84>
3418ccb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418ccb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418ccb8:	d104      	bne.n	3418ccc4 <SAL_XSPI_GetId+0x84>
    {
      s_command.DummyCycles       = 4;
3418ccba:	2304      	movs	r3, #4
3418ccbc:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.DataDTRMode       = HAL_XSPI_DATA_DTR_DISABLE;
3418ccbe:	2300      	movs	r3, #0
3418ccc0:	653b      	str	r3, [r7, #80]	@ 0x50
3418ccc2:	e013      	b.n	3418ccec <SAL_XSPI_GetId+0xac>
    }
    /* Specific case for GigaDevice memories : RDID has no address even in Octal mode  */
    else if ((Data[0] == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418ccc4:	68bb      	ldr	r3, [r7, #8]
3418ccc6:	781b      	ldrb	r3, [r3, #0]
3418ccc8:	2bc8      	cmp	r3, #200	@ 0xc8
3418ccca:	d108      	bne.n	3418ccde <SAL_XSPI_GetId+0x9e>
3418cccc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418ccce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418ccd2:	d104      	bne.n	3418ccde <SAL_XSPI_GetId+0x9e>
    {
      s_command.DummyCycles       = 8;
3418ccd4:	2308      	movs	r3, #8
3418ccd6:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
3418ccd8:	2300      	movs	r3, #0
3418ccda:	62fb      	str	r3, [r7, #44]	@ 0x2c
3418ccdc:	e006      	b.n	3418ccec <SAL_XSPI_GetId+0xac>
    }
    else
    {
      s_command.DummyCycles = 8;
3418ccde:	2308      	movs	r3, #8
3418cce0:	657b      	str	r3, [r7, #84]	@ 0x54
3418cce2:	e003      	b.n	3418ccec <SAL_XSPI_GetId+0xac>
    }
    /* Required behavior to be confirmed on the other memories */
  }
  else
  {
    s_command.Address = 0;
3418cce4:	2300      	movs	r3, #0
3418cce6:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.DummyCycles = 8;
3418cce8:	2308      	movs	r3, #8
3418ccea:	657b      	str	r3, [r7, #84]	@ 0x54
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418ccec:	68fb      	ldr	r3, [r7, #12]
3418ccee:	681b      	ldr	r3, [r3, #0]
3418ccf0:	f107 0110 	add.w	r1, r7, #16
3418ccf4:	2264      	movs	r2, #100	@ 0x64
3418ccf6:	4618      	mov	r0, r3
3418ccf8:	f7fe fc34 	bl	3418b564 <HAL_XSPI_Command>
3418ccfc:	4603      	mov	r3, r0
3418ccfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
3418cd02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cd06:	2b00      	cmp	r3, #0
3418cd08:	d10a      	bne.n	3418cd20 <SAL_XSPI_GetId+0xe0>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cd0a:	68fb      	ldr	r3, [r7, #12]
3418cd0c:	681b      	ldr	r3, [r3, #0]
3418cd0e:	2264      	movs	r2, #100	@ 0x64
3418cd10:	68b9      	ldr	r1, [r7, #8]
3418cd12:	4618      	mov	r0, r3
3418cd14:	f7fe fd29 	bl	3418b76a <HAL_XSPI_Receive>
3418cd18:	4603      	mov	r3, r0
3418cd1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
3418cd1e:	e000      	b.n	3418cd22 <SAL_XSPI_GetId+0xe2>
    goto error;
3418cd20:	bf00      	nop

error:
  if (retr != HAL_OK)
3418cd22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cd26:	2b00      	cmp	r3, #0
3418cd28:	d004      	beq.n	3418cd34 <SAL_XSPI_GetId+0xf4>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418cd2a:	68fb      	ldr	r3, [r7, #12]
3418cd2c:	681b      	ldr	r3, [r3, #0]
3418cd2e:	4618      	mov	r0, r3
3418cd30:	f7fe feb4 	bl	3418ba9c <HAL_XSPI_Abort>
  }
  return retr;
3418cd34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418cd38:	4618      	mov	r0, r3
3418cd3a:	3760      	adds	r7, #96	@ 0x60
3418cd3c:	46bd      	mov	sp, r7
3418cd3e:	bd80      	pop	{r7, pc}

3418cd40 <SAL_XSPI_Write>:
  * @param DataSize Size of the data to write
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_Write(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
                                 const uint8_t *Data, uint32_t DataSize)
{
3418cd40:	b580      	push	{r7, lr}
3418cd42:	b098      	sub	sp, #96	@ 0x60
3418cd44:	af00      	add	r7, sp, #0
3418cd46:	60f8      	str	r0, [r7, #12]
3418cd48:	607a      	str	r2, [r7, #4]
3418cd4a:	603b      	str	r3, [r7, #0]
3418cd4c:	460b      	mov	r3, r1
3418cd4e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418cd50:	68fb      	ldr	r3, [r7, #12]
3418cd52:	f107 0010 	add.w	r0, r7, #16
3418cd56:	3304      	adds	r3, #4
3418cd58:	224c      	movs	r2, #76	@ 0x4c
3418cd5a:	4619      	mov	r1, r3
3418cd5c:	f002 f9c4 	bl	3418f0e8 <memcpy>

  //Prashanth's changes
  // s_command is changed to issue 1-4-4 QuadSpi writes

  /* 1. Common Configuration */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
3418cd60:	2300      	movs	r3, #0
3418cd62:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0; // Assuming Port 1
3418cd64:	2300      	movs	r3, #0
3418cd66:	617b      	str	r3, [r7, #20]

  /* 2. Instruction Phase (1 Line, 8 Bits, SDR) */
  s_command.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
3418cd68:	2301      	movs	r3, #1
3418cd6a:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS; // NEW
3418cd6c:	2300      	movs	r3, #0
3418cd6e:	623b      	str	r3, [r7, #32]
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE; // NEW
3418cd70:	2300      	movs	r3, #0
3418cd72:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.Instruction        = 0x38; // 4PP (Quad Page Program)
3418cd74:	2338      	movs	r3, #56	@ 0x38
3418cd76:	61bb      	str	r3, [r7, #24]

  /* 3. Address Phase (4 Lines, 24 Bits, SDR) */
  s_command.AddressMode        = HAL_XSPI_ADDRESS_4_LINES;
3418cd78:	f44f 7340 	mov.w	r3, #768	@ 0x300
3418cd7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS; // NEW
3418cd7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418cd82:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE; // NEW
3418cd84:	2300      	movs	r3, #0
3418cd86:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.Address            = Address; // Passed into function
3418cd88:	687b      	ldr	r3, [r7, #4]
3418cd8a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* 4. Alternate Bytes (None) */
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3418cd8c:	2300      	movs	r3, #0
3418cd8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesDTRMode = HAL_XSPI_ALT_BYTES_DTR_DISABLE;
3418cd90:	2300      	movs	r3, #0
3418cd92:	647b      	str	r3, [r7, #68]	@ 0x44

  /* 5. Data Phase (4 Lines, SDR, No DQS) */
  s_command.DataMode           = HAL_XSPI_DATA_4_LINES;
3418cd94:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418cd98:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataLength         = DataSize; // Passed into function
3418cd9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418cd9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE; // NEW
3418cd9e:	2300      	movs	r3, #0
3418cda0:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;      // NEW (MX25L doesn't support DQS)
3418cda2:	2300      	movs	r3, #0
3418cda4:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DummyCycles        = 0;    // 4PP has 0 dummy cycles
3418cda6:	2300      	movs	r3, #0
3418cda8:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send Command Configuration */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cdaa:	68fb      	ldr	r3, [r7, #12]
3418cdac:	681b      	ldr	r3, [r3, #0]
3418cdae:	f107 0110 	add.w	r1, r7, #16
3418cdb2:	2264      	movs	r2, #100	@ 0x64
3418cdb4:	4618      	mov	r0, r3
3418cdb6:	f7fe fbd5 	bl	3418b564 <HAL_XSPI_Command>
3418cdba:	4603      	mov	r3, r0
3418cdbc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr != HAL_OK)
3418cdc0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cdc4:	2b00      	cmp	r3, #0
3418cdc6:	d005      	beq.n	3418cdd4 <SAL_XSPI_Write+0x94>
  {
     (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418cdc8:	68fb      	ldr	r3, [r7, #12]
3418cdca:	681b      	ldr	r3, [r3, #0]
3418cdcc:	4618      	mov	r0, r3
3418cdce:	f7fe fe65 	bl	3418ba9c <HAL_XSPI_Abort>
     goto error;;
3418cdd2:	e006      	b.n	3418cde2 <SAL_XSPI_Write+0xa2>


  //Prashanth's changes end

  /* Transmit data */
  retr = XSPI_Transmit(SalXspi, Data);
3418cdd4:	6839      	ldr	r1, [r7, #0]
3418cdd6:	68f8      	ldr	r0, [r7, #12]
3418cdd8:	f000 fa93 	bl	3418d302 <XSPI_Transmit>
3418cddc:	4603      	mov	r3, r0
3418cdde:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

error:
  if (retr != HAL_OK)
3418cde2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cde6:	2b00      	cmp	r3, #0
3418cde8:	d004      	beq.n	3418cdf4 <SAL_XSPI_Write+0xb4>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418cdea:	68fb      	ldr	r3, [r7, #12]
3418cdec:	681b      	ldr	r3, [r3, #0]
3418cdee:	4618      	mov	r0, r3
3418cdf0:	f7fe fe54 	bl	3418ba9c <HAL_XSPI_Abort>
  }
  return retr;
3418cdf4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418cdf8:	4618      	mov	r0, r3
3418cdfa:	3760      	adds	r7, #96	@ 0x60
3418cdfc:	46bd      	mov	sp, r7
3418cdfe:	bd80      	pop	{r7, pc}

3418ce00 <SAL_XSPI_CommandSendData>:
  * @param DataSize Size of the data to write
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CommandSendData(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
3418ce00:	b580      	push	{r7, lr}
3418ce02:	b098      	sub	sp, #96	@ 0x60
3418ce04:	af00      	add	r7, sp, #0
3418ce06:	60f8      	str	r0, [r7, #12]
3418ce08:	607a      	str	r2, [r7, #4]
3418ce0a:	461a      	mov	r2, r3
3418ce0c:	460b      	mov	r3, r1
3418ce0e:	72fb      	strb	r3, [r7, #11]
3418ce10:	4613      	mov	r3, r2
3418ce12:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
3418ce14:	68fb      	ldr	r3, [r7, #12]
3418ce16:	f107 0010 	add.w	r0, r7, #16
3418ce1a:	3304      	adds	r3, #4
3418ce1c:	224c      	movs	r2, #76	@ 0x4c
3418ce1e:	4619      	mov	r1, r3
3418ce20:	f002 f962 	bl	3418f0e8 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418ce24:	68fb      	ldr	r3, [r7, #12]
3418ce26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418ce2a:	6a39      	ldr	r1, [r7, #32]
3418ce2c:	7afa      	ldrb	r2, [r7, #11]
3418ce2e:	4618      	mov	r0, r3
3418ce30:	f000 fa3e 	bl	3418d2b0 <XSPI_FormatCommand>
3418ce34:	4603      	mov	r3, r0
3418ce36:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
3418ce38:	2300      	movs	r3, #0
3418ce3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0U;
3418ce3c:	2300      	movs	r3, #0
3418ce3e:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
3418ce40:	893b      	ldrh	r3, [r7, #8]
3418ce42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
3418ce44:	2300      	movs	r3, #0
3418ce46:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
3418ce48:	893b      	ldrh	r3, [r7, #8]
3418ce4a:	2b00      	cmp	r3, #0
3418ce4c:	d101      	bne.n	3418ce52 <SAL_XSPI_CommandSendData+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
3418ce4e:	2300      	movs	r3, #0
3418ce50:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418ce52:	68fb      	ldr	r3, [r7, #12]
3418ce54:	681b      	ldr	r3, [r3, #0]
3418ce56:	f107 0110 	add.w	r1, r7, #16
3418ce5a:	2264      	movs	r2, #100	@ 0x64
3418ce5c:	4618      	mov	r0, r3
3418ce5e:	f7fe fb81 	bl	3418b564 <HAL_XSPI_Command>
3418ce62:	4603      	mov	r3, r0
3418ce64:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ((retr == HAL_OK) && (DataSize != 0u))
3418ce68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418ce6c:	2b00      	cmp	r3, #0
3418ce6e:	d10c      	bne.n	3418ce8a <SAL_XSPI_CommandSendData+0x8a>
3418ce70:	893b      	ldrh	r3, [r7, #8]
3418ce72:	2b00      	cmp	r3, #0
3418ce74:	d009      	beq.n	3418ce8a <SAL_XSPI_CommandSendData+0x8a>
  {
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418ce76:	68fb      	ldr	r3, [r7, #12]
3418ce78:	681b      	ldr	r3, [r3, #0]
3418ce7a:	2264      	movs	r2, #100	@ 0x64
3418ce7c:	6879      	ldr	r1, [r7, #4]
3418ce7e:	4618      	mov	r0, r3
3418ce80:	f7fe fc00 	bl	3418b684 <HAL_XSPI_Transmit>
3418ce84:	4603      	mov	r3, r0
3418ce86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
3418ce8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418ce8e:	2b00      	cmp	r3, #0
3418ce90:	d004      	beq.n	3418ce9c <SAL_XSPI_CommandSendData+0x9c>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418ce92:	68fb      	ldr	r3, [r7, #12]
3418ce94:	681b      	ldr	r3, [r3, #0]
3418ce96:	4618      	mov	r0, r3
3418ce98:	f7fe fe00 	bl	3418ba9c <HAL_XSPI_Abort>
  }
  return retr;
3418ce9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418cea0:	4618      	mov	r0, r3
3418cea2:	3760      	adds	r7, #96	@ 0x60
3418cea4:	46bd      	mov	sp, r7
3418cea6:	bd80      	pop	{r7, pc}

3418cea8 <SAL_XSPI_SendReadCommand>:
  * @param DataSize Size of the data to receive
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_SendReadCommand(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
3418cea8:	b580      	push	{r7, lr}
3418ceaa:	b098      	sub	sp, #96	@ 0x60
3418ceac:	af00      	add	r7, sp, #0
3418ceae:	60f8      	str	r0, [r7, #12]
3418ceb0:	607a      	str	r2, [r7, #4]
3418ceb2:	461a      	mov	r2, r3
3418ceb4:	460b      	mov	r3, r1
3418ceb6:	72fb      	strb	r3, [r7, #11]
3418ceb8:	4613      	mov	r3, r2
3418ceba:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
3418cebc:	68fb      	ldr	r3, [r7, #12]
3418cebe:	f107 0010 	add.w	r0, r7, #16
3418cec2:	3304      	adds	r3, #4
3418cec4:	224c      	movs	r2, #76	@ 0x4c
3418cec6:	4619      	mov	r1, r3
3418cec8:	f002 f90e 	bl	3418f0e8 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418cecc:	68fb      	ldr	r3, [r7, #12]
3418cece:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418ced2:	6a39      	ldr	r1, [r7, #32]
3418ced4:	7afa      	ldrb	r2, [r7, #11]
3418ced6:	4618      	mov	r0, r3
3418ced8:	f000 f9ea 	bl	3418d2b0 <XSPI_FormatCommand>
3418cedc:	4603      	mov	r3, r0
3418cede:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
3418cee0:	2300      	movs	r3, #0
3418cee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0u;
3418cee4:	2300      	movs	r3, #0
3418cee6:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
3418cee8:	893b      	ldrh	r3, [r7, #8]
3418ceea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
3418ceec:	2300      	movs	r3, #0
3418ceee:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
3418cef0:	893b      	ldrh	r3, [r7, #8]
3418cef2:	2b00      	cmp	r3, #0
3418cef4:	d101      	bne.n	3418cefa <SAL_XSPI_SendReadCommand+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
3418cef6:	2300      	movs	r3, #0
3418cef8:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cefa:	68fb      	ldr	r3, [r7, #12]
3418cefc:	681b      	ldr	r3, [r3, #0]
3418cefe:	f107 0110 	add.w	r1, r7, #16
3418cf02:	2264      	movs	r2, #100	@ 0x64
3418cf04:	4618      	mov	r0, r3
3418cf06:	f7fe fb2d 	bl	3418b564 <HAL_XSPI_Command>
3418cf0a:	4603      	mov	r3, r0
3418cf0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ((retr == HAL_OK) && (DataSize != 0u))
3418cf10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cf14:	2b00      	cmp	r3, #0
3418cf16:	d10c      	bne.n	3418cf32 <SAL_XSPI_SendReadCommand+0x8a>
3418cf18:	893b      	ldrh	r3, [r7, #8]
3418cf1a:	2b00      	cmp	r3, #0
3418cf1c:	d009      	beq.n	3418cf32 <SAL_XSPI_SendReadCommand+0x8a>
  {
    /* Receive data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cf1e:	68fb      	ldr	r3, [r7, #12]
3418cf20:	681b      	ldr	r3, [r3, #0]
3418cf22:	2264      	movs	r2, #100	@ 0x64
3418cf24:	6879      	ldr	r1, [r7, #4]
3418cf26:	4618      	mov	r0, r3
3418cf28:	f7fe fc1f 	bl	3418b76a <HAL_XSPI_Receive>
3418cf2c:	4603      	mov	r3, r0
3418cf2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
3418cf32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cf36:	2b00      	cmp	r3, #0
3418cf38:	d004      	beq.n	3418cf44 <SAL_XSPI_SendReadCommand+0x9c>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418cf3a:	68fb      	ldr	r3, [r7, #12]
3418cf3c:	681b      	ldr	r3, [r3, #0]
3418cf3e:	4618      	mov	r0, r3
3418cf40:	f7fe fdac 	bl	3418ba9c <HAL_XSPI_Abort>
  }
  return retr;
3418cf44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418cf48:	4618      	mov	r0, r3
3418cf4a:	3760      	adds	r7, #96	@ 0x60
3418cf4c:	46bd      	mov	sp, r7
3418cf4e:	bd80      	pop	{r7, pc}

3418cf50 <SAL_XSPI_CommandSendReadAddress>:
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CommandSendReadAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                                  uint32_t Address, uint8_t *Data, uint16_t DataSize,
                                                  uint8_t ManuId)
{
3418cf50:	b580      	push	{r7, lr}
3418cf52:	b098      	sub	sp, #96	@ 0x60
3418cf54:	af00      	add	r7, sp, #0
3418cf56:	60f8      	str	r0, [r7, #12]
3418cf58:	607a      	str	r2, [r7, #4]
3418cf5a:	603b      	str	r3, [r7, #0]
3418cf5c:	460b      	mov	r3, r1
3418cf5e:	72fb      	strb	r3, [r7, #11]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
3418cf60:	68fb      	ldr	r3, [r7, #12]
3418cf62:	f107 0010 	add.w	r0, r7, #16
3418cf66:	3304      	adds	r3, #4
3418cf68:	224c      	movs	r2, #76	@ 0x4c
3418cf6a:	4619      	mov	r1, r3
3418cf6c:	f002 f8bc 	bl	3418f0e8 <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418cf70:	68fb      	ldr	r3, [r7, #12]
3418cf72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418cf76:	6a39      	ldr	r1, [r7, #32]
3418cf78:	7afa      	ldrb	r2, [r7, #11]
3418cf7a:	4618      	mov	r0, r3
3418cf7c:	f000 f998 	bl	3418d2b0 <XSPI_FormatCommand>
3418cf80:	4603      	mov	r3, r0
3418cf82:	61bb      	str	r3, [r7, #24]

  s_command.Address            = Address;
3418cf84:	687b      	ldr	r3, [r7, #4]
3418cf86:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
3418cf88:	68fb      	ldr	r3, [r7, #12]
3418cf8a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
3418cf8e:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
3418cf90:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
3418cf94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
  if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418cf96:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
3418cf9a:	2bc2      	cmp	r3, #194	@ 0xc2
3418cf9c:	d106      	bne.n	3418cfac <SAL_XSPI_CommandSendReadAddress+0x5c>
3418cf9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418cfa0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418cfa4:	d102      	bne.n	3418cfac <SAL_XSPI_CommandSendReadAddress+0x5c>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
3418cfa6:	2300      	movs	r3, #0
3418cfa8:	653b      	str	r3, [r7, #80]	@ 0x50
3418cfaa:	e00e      	b.n	3418cfca <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  /* Specific case for GigaDevice memories : Read Configuration Register are not Data DTR  */
  else if ((ManuId == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418cfac:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
3418cfb0:	2bc8      	cmp	r3, #200	@ 0xc8
3418cfb2:	d108      	bne.n	3418cfc6 <SAL_XSPI_CommandSendReadAddress+0x76>
3418cfb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
3418cfb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418cfba:	d104      	bne.n	3418cfc6 <SAL_XSPI_CommandSendReadAddress+0x76>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
3418cfbc:	2300      	movs	r3, #0
3418cfbe:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
3418cfc0:	2300      	movs	r3, #0
3418cfc2:	65bb      	str	r3, [r7, #88]	@ 0x58
3418cfc4:	e001      	b.n	3418cfca <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  else
  {
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
3418cfc6:	2300      	movs	r3, #0
3418cfc8:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cfca:	68fb      	ldr	r3, [r7, #12]
3418cfcc:	681b      	ldr	r3, [r3, #0]
3418cfce:	f107 0110 	add.w	r1, r7, #16
3418cfd2:	2264      	movs	r2, #100	@ 0x64
3418cfd4:	4618      	mov	r0, r3
3418cfd6:	f7fe fac5 	bl	3418b564 <HAL_XSPI_Command>
3418cfda:	4603      	mov	r3, r0
3418cfdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (retr == HAL_OK)
3418cfe0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418cfe4:	2b00      	cmp	r3, #0
3418cfe6:	d109      	bne.n	3418cffc <SAL_XSPI_CommandSendReadAddress+0xac>
  {
    /* Retrieve data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418cfe8:	68fb      	ldr	r3, [r7, #12]
3418cfea:	681b      	ldr	r3, [r3, #0]
3418cfec:	2264      	movs	r2, #100	@ 0x64
3418cfee:	6839      	ldr	r1, [r7, #0]
3418cff0:	4618      	mov	r0, r3
3418cff2:	f7fe fbba 	bl	3418b76a <HAL_XSPI_Receive>
3418cff6:	4603      	mov	r3, r0
3418cff8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
3418cffc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
3418d000:	2b00      	cmp	r3, #0
3418d002:	d004      	beq.n	3418d00e <SAL_XSPI_CommandSendReadAddress+0xbe>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d004:	68fb      	ldr	r3, [r7, #12]
3418d006:	681b      	ldr	r3, [r3, #0]
3418d008:	4618      	mov	r0, r3
3418d00a:	f7fe fd47 	bl	3418ba9c <HAL_XSPI_Abort>
  }
  return retr;
3418d00e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
3418d012:	4618      	mov	r0, r3
3418d014:	3760      	adds	r7, #96	@ 0x60
3418d016:	46bd      	mov	sp, r7
3418d018:	bd80      	pop	{r7, pc}

3418d01a <SAL_XSPI_CheckStatusRegister>:
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CheckStatusRegister(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
                                               uint8_t MatchValue, uint8_t MatchMask, uint8_t ManuId,
                                               uint32_t Timeout)
{
3418d01a:	b580      	push	{r7, lr}
3418d01c:	b09e      	sub	sp, #120	@ 0x78
3418d01e:	af00      	add	r7, sp, #0
3418d020:	60f8      	str	r0, [r7, #12]
3418d022:	607a      	str	r2, [r7, #4]
3418d024:	461a      	mov	r2, r3
3418d026:	460b      	mov	r3, r1
3418d028:	72fb      	strb	r3, [r7, #11]
3418d02a:	4613      	mov	r3, r2
3418d02c:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
3418d02e:	68fb      	ldr	r3, [r7, #12]
3418d030:	f107 0028 	add.w	r0, r7, #40	@ 0x28
3418d034:	3304      	adds	r3, #4
3418d036:	224c      	movs	r2, #76	@ 0x4c
3418d038:	4619      	mov	r1, r3
3418d03a:	f002 f855 	bl	3418f0e8 <memcpy>
  XSPI_AutoPollingTypeDef  s_config =
3418d03e:	7abb      	ldrb	r3, [r7, #10]
3418d040:	617b      	str	r3, [r7, #20]
3418d042:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
3418d046:	61bb      	str	r3, [r7, #24]
3418d048:	2300      	movs	r3, #0
3418d04a:	61fb      	str	r3, [r7, #28]
3418d04c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
3418d050:	623b      	str	r3, [r7, #32]
3418d052:	2310      	movs	r3, #16
3418d054:	627b      	str	r3, [r7, #36]	@ 0x24
    .IntervalTime  = 0x10
  };
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
3418d056:	68fb      	ldr	r3, [r7, #12]
3418d058:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
3418d05c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
3418d05e:	7afa      	ldrb	r2, [r7, #11]
3418d060:	4618      	mov	r0, r3
3418d062:	f000 f925 	bl	3418d2b0 <XSPI_FormatCommand>
3418d066:	4603      	mov	r3, r0
3418d068:	633b      	str	r3, [r7, #48]	@ 0x30

  s_command.DataLength     = 1u;
3418d06a:	2301      	movs	r3, #1
3418d06c:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
3418d06e:	2300      	movs	r3, #0
3418d070:	673b      	str	r3, [r7, #112]	@ 0x70

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
3418d072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
3418d074:	2b01      	cmp	r3, #1
3418d076:	d106      	bne.n	3418d086 <SAL_XSPI_CheckStatusRegister+0x6c>
  {
    /* Specific behavior for Cypress to force 1 line on status read */
    s_command.DataMode    = HAL_XSPI_DATA_1_LINE;
3418d078:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418d07c:	663b      	str	r3, [r7, #96]	@ 0x60
    s_command.AddressMode = HAL_XSPI_DATA_NONE;
3418d07e:	2300      	movs	r3, #0
3418d080:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.DummyCycles = 0u;
3418d082:	2300      	movs	r3, #0
3418d084:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Address is used only in 8 LINES format */
  if (s_command.DataMode == HAL_XSPI_DATA_8_LINES)
3418d086:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
3418d088:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3418d08c:	d114      	bne.n	3418d0b8 <SAL_XSPI_CheckStatusRegister+0x9e>
  {
    /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
    if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
3418d08e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
3418d092:	2bc2      	cmp	r3, #194	@ 0xc2
3418d094:	d108      	bne.n	3418d0a8 <SAL_XSPI_CheckStatusRegister+0x8e>
3418d096:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
3418d098:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3418d09c:	d104      	bne.n	3418d0a8 <SAL_XSPI_CheckStatusRegister+0x8e>
    {
      s_command.DQSMode        = HAL_XSPI_DQS_ENABLE;
3418d09e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3418d0a2:	673b      	str	r3, [r7, #112]	@ 0x70
      s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_DISABLE;
3418d0a4:	2300      	movs	r3, #0
3418d0a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    s_command.AddressMode    = HAL_XSPI_ADDRESS_8_LINES;
3418d0a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
3418d0ac:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
3418d0ae:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
3418d0b2:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.Address        = Address;
3418d0b4:	687b      	ldr	r3, [r7, #4]
3418d0b6:	643b      	str	r3, [r7, #64]	@ 0x40
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d0b8:	68fb      	ldr	r3, [r7, #12]
3418d0ba:	681b      	ldr	r3, [r3, #0]
3418d0bc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
3418d0c0:	2264      	movs	r2, #100	@ 0x64
3418d0c2:	4618      	mov	r0, r3
3418d0c4:	f7fe fa4e 	bl	3418b564 <HAL_XSPI_Command>
3418d0c8:	4603      	mov	r3, r0
3418d0ca:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if (retr == HAL_OK)
3418d0ce:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
3418d0d2:	2b00      	cmp	r3, #0
3418d0d4:	d10b      	bne.n	3418d0ee <SAL_XSPI_CheckStatusRegister+0xd4>
  {
    retr = HAL_XSPI_AutoPolling(SalXspi->hxspi, &s_config, Timeout);
3418d0d6:	68fb      	ldr	r3, [r7, #12]
3418d0d8:	681b      	ldr	r3, [r3, #0]
3418d0da:	f107 0114 	add.w	r1, r7, #20
3418d0de:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
3418d0e2:	4618      	mov	r0, r3
3418d0e4:	f7fe fbe4 	bl	3418b8b0 <HAL_XSPI_AutoPolling>
3418d0e8:	4603      	mov	r3, r0
3418d0ea:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
  }

  if (retr != HAL_OK)
3418d0ee:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
3418d0f2:	2b00      	cmp	r3, #0
3418d0f4:	d004      	beq.n	3418d100 <SAL_XSPI_CheckStatusRegister+0xe6>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
3418d0f6:	68fb      	ldr	r3, [r7, #12]
3418d0f8:	681b      	ldr	r3, [r3, #0]
3418d0fa:	4618      	mov	r0, r3
3418d0fc:	f7fe fcce 	bl	3418ba9c <HAL_XSPI_Abort>
  }
  return retr;
3418d100:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
3418d104:	4618      	mov	r0, r3
3418d106:	3778      	adds	r7, #120	@ 0x78
3418d108:	46bd      	mov	sp, r7
3418d10a:	bd80      	pop	{r7, pc}

3418d10c <SAL_XSPI_EnableMapMode>:
  * @param DummyWrite number of dummy cycle for the read operation
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_EnableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t CommandRead, uint8_t DummyRead,
                                         uint8_t CommandWrite, uint8_t DummyWrite)
{
3418d10c:	b580      	push	{r7, lr}
3418d10e:	b09a      	sub	sp, #104	@ 0x68
3418d110:	af00      	add	r7, sp, #0
3418d112:	6078      	str	r0, [r7, #4]
3418d114:	4608      	mov	r0, r1
3418d116:	4611      	mov	r1, r2
3418d118:	461a      	mov	r2, r3
3418d11a:	4603      	mov	r3, r0
3418d11c:	70fb      	strb	r3, [r7, #3]
3418d11e:	460b      	mov	r3, r1
3418d120:	70bb      	strb	r3, [r7, #2]
3418d122:	4613      	mov	r3, r2
3418d124:	707b      	strb	r3, [r7, #1]
    XSPI_RegularCmdTypeDef sCommand = {0};
3418d126:	f107 031c 	add.w	r3, r7, #28
3418d12a:	224c      	movs	r2, #76	@ 0x4c
3418d12c:	2100      	movs	r1, #0
3418d12e:	4618      	mov	r0, r3
3418d130:	f001 ffae 	bl	3418f090 <memset>
    XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
3418d134:	f107 030c 	add.w	r3, r7, #12
3418d138:	2200      	movs	r2, #0
3418d13a:	601a      	str	r2, [r3, #0]
3418d13c:	605a      	str	r2, [r3, #4]
3418d13e:	609a      	str	r2, [r3, #8]
3418d140:	60da      	str	r2, [r3, #12]

    /* ============================================================================== */
    /* 1. COMMAND CONFIGURATION                                                       */
    /* ============================================================================== */

    sCommand.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
3418d142:	2301      	movs	r3, #1
3418d144:	61fb      	str	r3, [r7, #28]
    sCommand.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
3418d146:	2300      	movs	r3, #0
3418d148:	623b      	str	r3, [r7, #32]

    /* Instruction Phase */
    sCommand.Instruction        = 0xeb;
3418d14a:	23eb      	movs	r3, #235	@ 0xeb
3418d14c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
3418d14e:	2301      	movs	r3, #1
3418d150:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
3418d152:	2300      	movs	r3, #0
3418d154:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
3418d156:	2300      	movs	r3, #0
3418d158:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Address Phase (24-bit) */
    sCommand.Address            = 0;
3418d15a:	2300      	movs	r3, #0
3418d15c:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_4_LINES;
3418d15e:	f44f 7340 	mov.w	r3, #768	@ 0x300
3418d162:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
3418d164:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3418d168:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
3418d16a:	2300      	movs	r3, #0
3418d16c:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Alternate Bytes Phase (None) */
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
3418d16e:	2300      	movs	r3, #0
3418d170:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.AlternateBytes     = 0;
3418d172:	2300      	movs	r3, #0
3418d174:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.AlternateBytesWidth= HAL_XSPI_ALT_BYTES_8_BITS;
3418d176:	2300      	movs	r3, #0
3418d178:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.AlternateBytesDTRMode = HAL_XSPI_ALT_BYTES_DTR_DISABLE;
3418d17a:	2300      	movs	r3, #0
3418d17c:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Data Phase (1-Line MISO) */
    sCommand.DataMode           = HAL_XSPI_DATA_4_LINES;
3418d17e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
3418d182:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataLength         = 0;
3418d184:	2300      	movs	r3, #0
3418d186:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
3418d188:	2300      	movs	r3, #0
3418d18a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DummyCycles        = 6;
3418d18c:	2306      	movs	r3, #6
3418d18e:	663b      	str	r3, [r7, #96]	@ 0x60
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
3418d190:	2300      	movs	r3, #0
3418d192:	667b      	str	r3, [r7, #100]	@ 0x64


    if (HAL_XSPI_Command(SalXspi->hxspi, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3418d194:	687b      	ldr	r3, [r7, #4]
3418d196:	681b      	ldr	r3, [r3, #0]
3418d198:	f107 011c 	add.w	r1, r7, #28
3418d19c:	f241 3288 	movw	r2, #5000	@ 0x1388
3418d1a0:	4618      	mov	r0, r3
3418d1a2:	f7fe f9df 	bl	3418b564 <HAL_XSPI_Command>
3418d1a6:	4603      	mov	r3, r0
3418d1a8:	2b00      	cmp	r3, #0
3418d1aa:	d001      	beq.n	3418d1b0 <SAL_XSPI_EnableMapMode+0xa4>
    {
        return HAL_ERROR;
3418d1ac:	2301      	movs	r3, #1
3418d1ae:	e024      	b.n	3418d1fa <SAL_XSPI_EnableMapMode+0xee>

    /* ======================================================================== */
    /* STEP 2: CONFIGURE WRITE (WCCR) -> Transitions State to CMD_CFG           */
    /* ======================================================================== */
    // Reuse struct, but clear fields specific to Read (like Dummy Cycles)
    sCommand.OperationType      = HAL_XSPI_OPTYPE_WRITE_CFG;
3418d1b0:	2302      	movs	r3, #2
3418d1b2:	61fb      	str	r3, [r7, #28]

    // 1-4-4 Write Setup (Quad Page Program - 0x38)
    sCommand.Instruction        = 0x38; // 4PP (Quad Page Program)
3418d1b4:	2338      	movs	r3, #56	@ 0x38
3418d1b6:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DummyCycles        = 0;    // Write commands have NO dummy cycles
3418d1b8:	2300      	movs	r3, #0
3418d1ba:	663b      	str	r3, [r7, #96]	@ 0x60

    // Address and Data modes remain 4_LINES (Same as Read for this chip)
    // Instruction remains 1_LINE (Same as Read)
    if (HAL_XSPI_Command(SalXspi->hxspi, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3418d1bc:	687b      	ldr	r3, [r7, #4]
3418d1be:	681b      	ldr	r3, [r3, #0]
3418d1c0:	f107 011c 	add.w	r1, r7, #28
3418d1c4:	f241 3288 	movw	r2, #5000	@ 0x1388
3418d1c8:	4618      	mov	r0, r3
3418d1ca:	f7fe f9cb 	bl	3418b564 <HAL_XSPI_Command>
3418d1ce:	4603      	mov	r3, r0
3418d1d0:	2b00      	cmp	r3, #0
3418d1d2:	d001      	beq.n	3418d1d8 <SAL_XSPI_EnableMapMode+0xcc>
    {
        return HAL_ERROR;
3418d1d4:	2301      	movs	r3, #1
3418d1d6:	e010      	b.n	3418d1fa <SAL_XSPI_EnableMapMode+0xee>
    /* ============================================================================== */
    /* 2. MEMORY MAPPED CONFIGURATION                                                 */
    /* ============================================================================== */

    /* Timeout Counter: Disable */
    sMemMappedCfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
3418d1d8:	2300      	movs	r3, #0
3418d1da:	60fb      	str	r3, [r7, #12]
    sMemMappedCfg.TimeoutPeriodClock = 0;
3418d1dc:	2300      	movs	r3, #0
3418d1de:	613b      	str	r3, [r7, #16]
    /*
       Since the register bit is 'NoPrefetch' (Negative Logic):
       0 = Prefetch Enabled
       1 = Prefetch Disabled
       We hardcode 0U to ensure Prefetch is ENABLED. */
    sMemMappedCfg.NoPrefetchData = 0U;
3418d1e0:	2300      	movs	r3, #0
3418d1e2:	617b      	str	r3, [r7, #20]

    /* 2. AXI PREFETCH */
    /* The compiler confirmed this macro exists */
    sMemMappedCfg.NoPrefetchAXI  = HAL_XSPI_AXI_PREFETCH_ENABLE;
3418d1e4:	2300      	movs	r3, #0
3418d1e6:	61bb      	str	r3, [r7, #24]

    /* Enter Memory Mapped Mode */
    return HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
3418d1e8:	687b      	ldr	r3, [r7, #4]
3418d1ea:	681b      	ldr	r3, [r3, #0]
3418d1ec:	f107 020c 	add.w	r2, r7, #12
3418d1f0:	4611      	mov	r1, r2
3418d1f2:	4618      	mov	r0, r3
3418d1f4:	f7fe fbe6 	bl	3418b9c4 <HAL_XSPI_MemoryMapped>
3418d1f8:	4603      	mov	r3, r0

}
3418d1fa:	4618      	mov	r0, r3
3418d1fc:	3768      	adds	r7, #104	@ 0x68
3418d1fe:	46bd      	mov	sp, r7
3418d200:	bd80      	pop	{r7, pc}

3418d202 <SAL_XSPI_DisableMapMode>:
  * @brief This function disables the memory mapped mode
  * @param SalXspi SAL XSPI handle
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_DisableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi)
{
3418d202:	b580      	push	{r7, lr}
3418d204:	b082      	sub	sp, #8
3418d206:	af00      	add	r7, sp, #0
3418d208:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dsb 0xF":::"memory");
3418d20a:	f3bf 8f4f 	dsb	sy
}
3418d20e:	bf00      	nop
  __DSB();
  return HAL_XSPI_Abort(SalXspi->hxspi);
3418d210:	687b      	ldr	r3, [r7, #4]
3418d212:	681b      	ldr	r3, [r3, #0]
3418d214:	4618      	mov	r0, r3
3418d216:	f7fe fc41 	bl	3418ba9c <HAL_XSPI_Abort>
3418d21a:	4603      	mov	r3, r0
}
3418d21c:	4618      	mov	r0, r3
3418d21e:	3708      	adds	r7, #8
3418d220:	46bd      	mov	sp, r7
3418d222:	bd80      	pop	{r7, pc}

3418d224 <SAL_XSPI_UpdateMemoryType>:
  * @param SalXspi SAL XSPI handle
  * @param DataOrder Selected data order
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_UpdateMemoryType(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_DataOrderTypeDef DataOrder)
{
3418d224:	b480      	push	{r7}
3418d226:	b085      	sub	sp, #20
3418d228:	af00      	add	r7, sp, #0
3418d22a:	6078      	str	r0, [r7, #4]
3418d22c:	460b      	mov	r3, r1
3418d22e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef retr = HAL_OK;
3418d230:	2300      	movs	r3, #0
3418d232:	73fb      	strb	r3, [r7, #15]

  /* Read the memory type value */
  uint32_t memorytype = READ_REG(SalXspi->hxspi->Instance->DCR1) & XSPI_DCR1_MTYP;
3418d234:	687b      	ldr	r3, [r7, #4]
3418d236:	681b      	ldr	r3, [r3, #0]
3418d238:	681b      	ldr	r3, [r3, #0]
3418d23a:	689b      	ldr	r3, [r3, #8]
3418d23c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
3418d240:	60bb      	str	r3, [r7, #8]

  switch (DataOrder)
3418d242:	78fb      	ldrb	r3, [r7, #3]
3418d244:	2b00      	cmp	r3, #0
3418d246:	d11e      	bne.n	3418d286 <SAL_XSPI_UpdateMemoryType+0x62>
  {
    case SAL_XSPI_ORDERINVERTED :
      if (memorytype == HAL_XSPI_MEMTYPE_MICRON)
3418d248:	68bb      	ldr	r3, [r7, #8]
3418d24a:	2b00      	cmp	r3, #0
3418d24c:	d103      	bne.n	3418d256 <SAL_XSPI_UpdateMemoryType+0x32>
      {
        memorytype = HAL_XSPI_MEMTYPE_MACRONIX;
3418d24e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
3418d252:	60bb      	str	r3, [r7, #8]
3418d254:	e008      	b.n	3418d268 <SAL_XSPI_UpdateMemoryType+0x44>
      }
      else if (memorytype == HAL_XSPI_MEMTYPE_MACRONIX)
3418d256:	68bb      	ldr	r3, [r7, #8]
3418d258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3418d25c:	d102      	bne.n	3418d264 <SAL_XSPI_UpdateMemoryType+0x40>
      {
        memorytype = HAL_XSPI_MEMTYPE_MICRON;
3418d25e:	2300      	movs	r3, #0
3418d260:	60bb      	str	r3, [r7, #8]
3418d262:	e001      	b.n	3418d268 <SAL_XSPI_UpdateMemoryType+0x44>
      }
      else
      {
        retr = HAL_ERROR;
3418d264:	2301      	movs	r3, #1
3418d266:	73fb      	strb	r3, [r7, #15]
      }
      MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_MTYP, memorytype);
3418d268:	687b      	ldr	r3, [r7, #4]
3418d26a:	681b      	ldr	r3, [r3, #0]
3418d26c:	681b      	ldr	r3, [r3, #0]
3418d26e:	689b      	ldr	r3, [r3, #8]
3418d270:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
3418d274:	687b      	ldr	r3, [r7, #4]
3418d276:	681b      	ldr	r3, [r3, #0]
3418d278:	681b      	ldr	r3, [r3, #0]
3418d27a:	68ba      	ldr	r2, [r7, #8]
3418d27c:	430a      	orrs	r2, r1
3418d27e:	609a      	str	r2, [r3, #8]
      break;
3418d280:	bf00      	nop

  DEBUG_PARAM_BEGIN();
  DEBUG_PARAM_DATA("::SAL_XSPI_UpdateMemoryType::");
  DEBUG_PARAM_INT(memorytype);
  DEBUG_PARAM_END();
  return retr;
3418d282:	7bfb      	ldrb	r3, [r7, #15]
3418d284:	e000      	b.n	3418d288 <SAL_XSPI_UpdateMemoryType+0x64>
      return HAL_ERROR;
3418d286:	2301      	movs	r3, #1
}
3418d288:	4618      	mov	r0, r3
3418d28a:	3714      	adds	r7, #20
3418d28c:	46bd      	mov	sp, r7
3418d28e:	f85d 7b04 	ldr.w	r7, [sp], #4
3418d292:	4770      	bx	lr

3418d294 <SAL_XSPI_Abort>:

HAL_StatusTypeDef SAL_XSPI_Abort(SAL_XSPI_ObjectTypeDef *SalXspi)
{
3418d294:	b580      	push	{r7, lr}
3418d296:	b082      	sub	sp, #8
3418d298:	af00      	add	r7, sp, #0
3418d29a:	6078      	str	r0, [r7, #4]
  return HAL_XSPI_Abort(SalXspi->hxspi);
3418d29c:	687b      	ldr	r3, [r7, #4]
3418d29e:	681b      	ldr	r3, [r3, #0]
3418d2a0:	4618      	mov	r0, r3
3418d2a2:	f7fe fbfb 	bl	3418ba9c <HAL_XSPI_Abort>
3418d2a6:	4603      	mov	r3, r0
}
3418d2a8:	4618      	mov	r0, r3
3418d2aa:	3708      	adds	r7, #8
3418d2ac:	46bd      	mov	sp, r7
3418d2ae:	bd80      	pop	{r7, pc}

3418d2b0 <XSPI_FormatCommand>:
  * @param InstructionWidth Instruction width
  * @param Command Command
  * @return Formatted command
  */
uint16_t XSPI_FormatCommand(uint8_t CommandExtension, uint32_t InstructionWidth, uint8_t Command)
{
3418d2b0:	b480      	push	{r7}
3418d2b2:	b085      	sub	sp, #20
3418d2b4:	af00      	add	r7, sp, #0
3418d2b6:	4603      	mov	r3, r0
3418d2b8:	6039      	str	r1, [r7, #0]
3418d2ba:	71fb      	strb	r3, [r7, #7]
3418d2bc:	4613      	mov	r3, r2
3418d2be:	71bb      	strb	r3, [r7, #6]
  uint16_t retr;
  if (InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS)
3418d2c0:	683b      	ldr	r3, [r7, #0]
3418d2c2:	2b10      	cmp	r3, #16
3418d2c4:	d114      	bne.n	3418d2f0 <XSPI_FormatCommand+0x40>
    /* 0b00 Command Extension is the same as the Command.
            (Command / Command Extension has the same value for the whole clock period. */
    /* 0b01 Command Extension is the inverse of the Command.
            Command Extension acts as a confirmation of the Command */
    /* 0b11 Command and Command Extension forms a 16 bit command word :: Not yet handled */
    retr = ((uint16_t)Command << 8u);
3418d2c6:	79bb      	ldrb	r3, [r7, #6]
3418d2c8:	b29b      	uxth	r3, r3
3418d2ca:	021b      	lsls	r3, r3, #8
3418d2cc:	81fb      	strh	r3, [r7, #14]
    if (CommandExtension == 1u)
3418d2ce:	79fb      	ldrb	r3, [r7, #7]
3418d2d0:	2b01      	cmp	r3, #1
3418d2d2:	d107      	bne.n	3418d2e4 <XSPI_FormatCommand+0x34>
    {
      retr |= (uint8_t)(~Command & 0xFFu);
3418d2d4:	79bb      	ldrb	r3, [r7, #6]
3418d2d6:	43db      	mvns	r3, r3
3418d2d8:	b2db      	uxtb	r3, r3
3418d2da:	461a      	mov	r2, r3
3418d2dc:	89fb      	ldrh	r3, [r7, #14]
3418d2de:	4313      	orrs	r3, r2
3418d2e0:	81fb      	strh	r3, [r7, #14]
3418d2e2:	e007      	b.n	3418d2f4 <XSPI_FormatCommand+0x44>
    }
    else
    {
      retr |= (uint8_t)(Command & 0xFFu);
3418d2e4:	79bb      	ldrb	r3, [r7, #6]
3418d2e6:	b29a      	uxth	r2, r3
3418d2e8:	89fb      	ldrh	r3, [r7, #14]
3418d2ea:	4313      	orrs	r3, r2
3418d2ec:	81fb      	strh	r3, [r7, #14]
3418d2ee:	e001      	b.n	3418d2f4 <XSPI_FormatCommand+0x44>
    }
  }
  else
  {
    retr = Command;
3418d2f0:	79bb      	ldrb	r3, [r7, #6]
3418d2f2:	81fb      	strh	r3, [r7, #14]
  }

  return retr;
3418d2f4:	89fb      	ldrh	r3, [r7, #14]
}
3418d2f6:	4618      	mov	r0, r3
3418d2f8:	3714      	adds	r7, #20
3418d2fa:	46bd      	mov	sp, r7
3418d2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
3418d300:	4770      	bx	lr

3418d302 <XSPI_Transmit>:
  * @param SalXspi SAL XSPI Handle
  * @param Data Data pointer
  * @return Status of the command execution
  */
HAL_StatusTypeDef XSPI_Transmit(SAL_XSPI_ObjectTypeDef *SalXspi, const uint8_t *Data)
{
3418d302:	b580      	push	{r7, lr}
3418d304:	b084      	sub	sp, #16
3418d306:	af00      	add	r7, sp, #0
3418d308:	6078      	str	r0, [r7, #4]
3418d30a:	6039      	str	r1, [r7, #0]
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
  if (SalXspi->hxspi->hdmatx == NULL)
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
  {
    /* Transmit data */
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
3418d30c:	687b      	ldr	r3, [r7, #4]
3418d30e:	681b      	ldr	r3, [r3, #0]
3418d310:	2264      	movs	r2, #100	@ 0x64
3418d312:	6839      	ldr	r1, [r7, #0]
3418d314:	4618      	mov	r0, r3
3418d316:	f7fe f9b5 	bl	3418b684 <HAL_XSPI_Transmit>
3418d31a:	4603      	mov	r3, r0
3418d31c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

  return retr;
3418d31e:	7bfb      	ldrb	r3, [r7, #15]
}
3418d320:	4618      	mov	r0, r3
3418d322:	3710      	adds	r7, #16
3418d324:	46bd      	mov	sp, r7
3418d326:	bd80      	pop	{r7, pc}

3418d328 <SFDP_ReadHeader>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param sfdp_header Pointer to the SFDP header structure to be filled.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_ReadHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
3418d328:	b580      	push	{r7, lr}
3418d32a:	b084      	sub	sp, #16
3418d32c:	af00      	add	r7, sp, #0
3418d32e:	6078      	str	r0, [r7, #4]
3418d330:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr;
  uint8_t retry_counter = 0;
3418d332:	2300      	movs	r3, #0
3418d334:	73bb      	strb	r3, [r7, #14]
  SFDP_DEBUG_STR(__func__);

  do
  {
    /* Reset the signature value */
    sfdp_header->Signature = 0;
3418d336:	683b      	ldr	r3, [r7, #0]
3418d338:	2200      	movs	r2, #0
3418d33a:	601a      	str	r2, [r3, #0]

    /* send the SFDP command to read the header */
    if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, 0, (uint8_t *)sfdp_header, SFDP_HEADER_SIZE))
3418d33c:	687b      	ldr	r3, [r7, #4]
3418d33e:	f103 0008 	add.w	r0, r3, #8
3418d342:	2308      	movs	r3, #8
3418d344:	683a      	ldr	r2, [r7, #0]
3418d346:	2100      	movs	r1, #0
3418d348:	f7ff fc1a 	bl	3418cb80 <SAL_XSPI_GetSFDP>
3418d34c:	4603      	mov	r3, r0
3418d34e:	2b00      	cmp	r3, #0
3418d350:	d002      	beq.n	3418d358 <SFDP_ReadHeader+0x30>
    {
      retr = EXTMEM_SFDP_ERROR_SFDPREAD;
3418d352:	2303      	movs	r3, #3
3418d354:	73fb      	strb	r3, [r7, #15]
      goto error;
3418d356:	e01f      	b.n	3418d398 <SFDP_ReadHeader+0x70>
    }

    /* view the header signature value  */
    SFDP_DEBUG_INT("SFDP signature::", sfdp_header->Signature);

    switch (CheckSFDP_Signature(Object, sfdp_header->Signature))
3418d358:	683b      	ldr	r3, [r7, #0]
3418d35a:	681b      	ldr	r3, [r3, #0]
3418d35c:	4619      	mov	r1, r3
3418d35e:	6878      	ldr	r0, [r7, #4]
3418d360:	f001 fd6c 	bl	3418ee3c <CheckSFDP_Signature>
3418d364:	4603      	mov	r3, r0
3418d366:	2b00      	cmp	r3, #0
3418d368:	d002      	beq.n	3418d370 <SFDP_ReadHeader+0x48>
3418d36a:	2b05      	cmp	r3, #5
3418d36c:	d005      	beq.n	3418d37a <SFDP_ReadHeader+0x52>
3418d36e:	e00a      	b.n	3418d386 <SFDP_ReadHeader+0x5e>
    {
      case EXTMEM_SFDP_OK:
        SFDP_DEBUG_INT("param_number=", sfdp_header->param_number);
        SFDP_DEBUG_INT("AccessProtocol=", sfdp_header->AccessProtocol);
        retr = EXTMEM_SFDP_OK;
3418d370:	2300      	movs	r3, #0
3418d372:	73fb      	strb	r3, [r7, #15]
        retry_counter = 2u;
3418d374:	2302      	movs	r3, #2
3418d376:	73bb      	strb	r3, [r7, #14]
        break;
3418d378:	e00a      	b.n	3418d390 <SFDP_ReadHeader+0x68>
      case EXTMEM_SFDP_ERROR_SIGNATUREMTYPE:
        retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418d37a:	2304      	movs	r3, #4
3418d37c:	73fb      	strb	r3, [r7, #15]
        retry_counter++;
3418d37e:	7bbb      	ldrb	r3, [r7, #14]
3418d380:	3301      	adds	r3, #1
3418d382:	73bb      	strb	r3, [r7, #14]
        break;
3418d384:	e004      	b.n	3418d390 <SFDP_ReadHeader+0x68>
      /* case EXTMEM_SFDP_ERROR_SIGNATURE :*/
      default :
        retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418d386:	2304      	movs	r3, #4
3418d388:	73fb      	strb	r3, [r7, #15]
        retry_counter = 2u;
3418d38a:	2302      	movs	r3, #2
3418d38c:	73bb      	strb	r3, [r7, #14]
        break;
3418d38e:	bf00      	nop
    }
  } while (retry_counter < 2u);
3418d390:	7bbb      	ldrb	r3, [r7, #14]
3418d392:	2b01      	cmp	r3, #1
3418d394:	d9cf      	bls.n	3418d336 <SFDP_ReadHeader+0xe>

error:
3418d396:	bf00      	nop
  return retr;
3418d398:	7bfb      	ldrb	r3, [r7, #15]
}
3418d39a:	4618      	mov	r0, r3
3418d39c:	3710      	adds	r7, #16
3418d39e:	46bd      	mov	sp, r7
3418d3a0:	bd80      	pop	{r7, pc}
	...

3418d3a4 <SFDP_GetHeader>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param sfdp_header Pointer to the SFDP header structure to be filled.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_GetHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
3418d3a4:	b590      	push	{r4, r7, lr}
3418d3a6:	b089      	sub	sp, #36	@ 0x24
3418d3a8:	af00      	add	r7, sp, #0
3418d3aa:	6078      	str	r0, [r7, #4]
3418d3ac:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418d3ae:	2304      	movs	r3, #4
3418d3b0:	77fb      	strb	r3, [r7, #31]
  SFDP_DEBUG_STR(__func__);
  const TableConfig_t table_config[] =
3418d3b2:	4b2a      	ldr	r3, [pc, #168]	@ (3418d45c <SFDP_GetHeader+0xb8>)
3418d3b4:	f107 040c 	add.w	r4, r7, #12
3418d3b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
3418d3ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {PHY_LINK_8D8D8D, 10u},
    {PHY_LINK_8D8D8D, 16u}
  };

  /* Loop to find the link configuration of the memory */
  for (uint8_t index = 0u;
3418d3be:	2300      	movs	r3, #0
3418d3c0:	77bb      	strb	r3, [r7, #30]
3418d3c2:	e040      	b.n	3418d446 <SFDP_GetHeader+0xa2>
  {
    /* Set the command mode */
    SFDP_DEBUG_STR("try a command configuration");

    /* Configure the link */
    Object->sfdp_private.DriverInfo.SpiPhyLink  = table_config[index].PhyLink;
3418d3c4:	7fbb      	ldrb	r3, [r7, #30]
3418d3c6:	005b      	lsls	r3, r3, #1
3418d3c8:	3320      	adds	r3, #32
3418d3ca:	443b      	add	r3, r7
3418d3cc:	f813 2c14 	ldrb.w	r2, [r3, #-20]
3418d3d0:	687b      	ldr	r3, [r7, #4]
3418d3d2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418d3d6:	687b      	ldr	r3, [r7, #4]
3418d3d8:	f103 0008 	add.w	r0, r3, #8
                                &Object->sfdp_private.DriverInfo.SpiPhyLink);
3418d3dc:	687b      	ldr	r3, [r7, #4]
3418d3de:	3364      	adds	r3, #100	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418d3e0:	461a      	mov	r2, r3
3418d3e2:	2100      	movs	r1, #0
3418d3e4:	f7ff fa7a 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
    SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, table_config[index].DummyCycle);
3418d3e8:	7fbb      	ldrb	r3, [r7, #30]
3418d3ea:	005b      	lsls	r3, r3, #1
3418d3ec:	3320      	adds	r3, #32
3418d3ee:	443b      	add	r3, r7
3418d3f0:	f813 2c13 	ldrb.w	r2, [r3, #-19]
3418d3f4:	687b      	ldr	r3, [r7, #4]
3418d3f6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

    /* Loop on the instruction extension */
    for (uint8_t IExt = 0u;
3418d3fa:	2300      	movs	r3, #0
3418d3fc:	777b      	strb	r3, [r7, #29]
3418d3fe:	e017      	b.n	3418d430 <SFDP_GetHeader+0x8c>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
    {
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject, IExt);
3418d400:	687b      	ldr	r3, [r7, #4]
3418d402:	7f7a      	ldrb	r2, [r7, #29]
3418d404:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Read the sfdp header */
      if (EXTMEM_SFDP_OK == SFDP_ReadHeader(Object, sfdp_header))
3418d408:	6839      	ldr	r1, [r7, #0]
3418d40a:	6878      	ldr	r0, [r7, #4]
3418d40c:	f7ff ff8c 	bl	3418d328 <SFDP_ReadHeader>
3418d410:	4603      	mov	r3, r0
3418d412:	2b00      	cmp	r3, #0
3418d414:	d101      	bne.n	3418d41a <SFDP_GetHeader+0x76>
      {
        retr = EXTMEM_SFDP_OK;
3418d416:	2300      	movs	r3, #0
3418d418:	77fb      	strb	r3, [r7, #31]
      }

      if (table_config[index].PhyLink < PHY_LINK_4S4S4S)
3418d41a:	7fbb      	ldrb	r3, [r7, #30]
3418d41c:	005b      	lsls	r3, r3, #1
3418d41e:	3320      	adds	r3, #32
3418d420:	443b      	add	r3, r7
3418d422:	f813 3c14 	ldrb.w	r3, [r3, #-20]
3418d426:	2b03      	cmp	r3, #3
3418d428:	d909      	bls.n	3418d43e <SFDP_GetHeader+0x9a>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
3418d42a:	7f7b      	ldrb	r3, [r7, #29]
3418d42c:	3301      	adds	r3, #1
3418d42e:	777b      	strb	r3, [r7, #29]
3418d430:	7f7b      	ldrb	r3, [r7, #29]
3418d432:	2b01      	cmp	r3, #1
3418d434:	d804      	bhi.n	3418d440 <SFDP_GetHeader+0x9c>
3418d436:	7ffb      	ldrb	r3, [r7, #31]
3418d438:	2b04      	cmp	r3, #4
3418d43a:	d0e1      	beq.n	3418d400 <SFDP_GetHeader+0x5c>
3418d43c:	e000      	b.n	3418d440 <SFDP_GetHeader+0x9c>
      {
        /* Config 1 is invalid so exit the loop */
        break;
3418d43e:	bf00      	nop
       ; index++)
3418d440:	7fbb      	ldrb	r3, [r7, #30]
3418d442:	3301      	adds	r3, #1
3418d444:	77bb      	strb	r3, [r7, #30]
       (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
3418d446:	7fbb      	ldrb	r3, [r7, #30]
3418d448:	2b07      	cmp	r3, #7
3418d44a:	d802      	bhi.n	3418d452 <SFDP_GetHeader+0xae>
3418d44c:	7ffb      	ldrb	r3, [r7, #31]
3418d44e:	2b04      	cmp	r3, #4
3418d450:	d0b8      	beq.n	3418d3c4 <SFDP_GetHeader+0x20>
      }
    }
  }
  return retr;
3418d452:	7ffb      	ldrb	r3, [r7, #31]
}
3418d454:	4618      	mov	r0, r3
3418d456:	3724      	adds	r7, #36	@ 0x24
3418d458:	46bd      	mov	sp, r7
3418d45a:	bd90      	pop	{r4, r7, pc}
3418d45c:	3418f11c 	.word	0x3418f11c

3418d460 <SFDP_CollectData>:
  * @brief Collects all SFDP parameter table information and builds driver data.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_CollectData(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418d460:	b580      	push	{r7, lr}
3418d462:	b088      	sub	sp, #32
3418d464:	af00      	add	r7, sp, #0
3418d466:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418d468:	2300      	movs	r3, #0
3418d46a:	77fb      	strb	r3, [r7, #31]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
3418d46c:	2308      	movs	r3, #8
3418d46e:	61bb      	str	r3, [r7, #24]
  SFDP_DEBUG_STR(__func__);

  /* Reset the table mask */
  Object->sfdp_private.Sfdp_table_mask = 0;
3418d470:	687b      	ldr	r3, [r7, #4]
3418d472:	2200      	movs	r2, #0
3418d474:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Reset the param info */
  (void)memset(sfdp_param_info, 0x0, sizeof(sfdp_param_info));
3418d478:	2278      	movs	r2, #120	@ 0x78
3418d47a:	2100      	movs	r1, #0
3418d47c:	485f      	ldr	r0, [pc, #380]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d47e:	f001 fe07 	bl	3418f090 <memset>

  /* Get the table param info */
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418d482:	2300      	movs	r3, #0
3418d484:	75fb      	strb	r3, [r7, #23]
3418d486:	e027      	b.n	3418d4d8 <SFDP_CollectData+0x78>
  {
    CHECK_FUNCTION_CALL(sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[index]))
3418d488:	7dfa      	ldrb	r2, [r7, #23]
3418d48a:	4613      	mov	r3, r2
3418d48c:	005b      	lsls	r3, r3, #1
3418d48e:	4413      	add	r3, r2
3418d490:	009b      	lsls	r3, r3, #2
3418d492:	4a5a      	ldr	r2, [pc, #360]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d494:	4413      	add	r3, r2
3418d496:	461a      	mov	r2, r3
3418d498:	69b9      	ldr	r1, [r7, #24]
3418d49a:	6878      	ldr	r0, [r7, #4]
3418d49c:	f001 f90e 	bl	3418e6bc <sfdp_get_paraminfo>
3418d4a0:	4603      	mov	r3, r0
3418d4a2:	77fb      	strb	r3, [r7, #31]
3418d4a4:	7ffb      	ldrb	r3, [r7, #31]
3418d4a6:	2b00      	cmp	r3, #0
3418d4a8:	f040 80a2 	bne.w	3418d5f0 <SFDP_CollectData+0x190>
    Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
3418d4ac:	687b      	ldr	r3, [r7, #4]
3418d4ae:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
3418d4b2:	7dfa      	ldrb	r2, [r7, #23]
3418d4b4:	4851      	ldr	r0, [pc, #324]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d4b6:	4613      	mov	r3, r2
3418d4b8:	005b      	lsls	r3, r3, #1
3418d4ba:	4413      	add	r3, r2
3418d4bc:	009b      	lsls	r3, r3, #2
3418d4be:	4403      	add	r3, r0
3418d4c0:	681b      	ldr	r3, [r3, #0]
3418d4c2:	ea41 0203 	orr.w	r2, r1, r3
3418d4c6:	687b      	ldr	r3, [r7, #4]
3418d4c8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    sfdp_address += SFDP_PARAM_HEADER_SIZE;
3418d4cc:	69bb      	ldr	r3, [r7, #24]
3418d4ce:	3308      	adds	r3, #8
3418d4d0:	61bb      	str	r3, [r7, #24]
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418d4d2:	7dfb      	ldrb	r3, [r7, #23]
3418d4d4:	3301      	adds	r3, #1
3418d4d6:	75fb      	strb	r3, [r7, #23]
3418d4d8:	7dfa      	ldrb	r2, [r7, #23]
3418d4da:	687b      	ldr	r3, [r7, #4]
3418d4dc:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
3418d4e0:	3301      	adds	r3, #1
3418d4e2:	429a      	cmp	r2, r3
3418d4e4:	d3d0      	bcc.n	3418d488 <SFDP_CollectData+0x28>
  }

  /* Read each table param to extract the information to build the driver */
  for (uint8_t index = 0u; sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
3418d4e6:	2300      	movs	r3, #0
3418d4e8:	75bb      	strb	r3, [r7, #22]
3418d4ea:	e075      	b.n	3418d5d8 <SFDP_CollectData+0x178>
  {
    uint8_t *ptr = NULL;
3418d4ec:	2300      	movs	r3, #0
3418d4ee:	613b      	str	r3, [r7, #16]
    uint32_t size = sfdp_param_info[index].size;
3418d4f0:	7dba      	ldrb	r2, [r7, #22]
3418d4f2:	4942      	ldr	r1, [pc, #264]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d4f4:	4613      	mov	r3, r2
3418d4f6:	005b      	lsls	r3, r3, #1
3418d4f8:	4413      	add	r3, r2
3418d4fa:	009b      	lsls	r3, r3, #2
3418d4fc:	440b      	add	r3, r1
3418d4fe:	3308      	adds	r3, #8
3418d500:	781b      	ldrb	r3, [r3, #0]
3418d502:	60fb      	str	r3, [r7, #12]
    switch (sfdp_param_info[index].type)
3418d504:	7dba      	ldrb	r2, [r7, #22]
3418d506:	493d      	ldr	r1, [pc, #244]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d508:	4613      	mov	r3, r2
3418d50a:	005b      	lsls	r3, r3, #1
3418d50c:	4413      	add	r3, r2
3418d50e:	009b      	lsls	r3, r3, #2
3418d510:	440b      	add	r3, r1
3418d512:	681b      	ldr	r3, [r3, #0]
3418d514:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418d518:	d029      	beq.n	3418d56e <SFDP_CollectData+0x10e>
3418d51a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
3418d51e:	d829      	bhi.n	3418d574 <SFDP_CollectData+0x114>
3418d520:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418d524:	d01d      	beq.n	3418d562 <SFDP_CollectData+0x102>
3418d526:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3418d52a:	d823      	bhi.n	3418d574 <SFDP_CollectData+0x114>
3418d52c:	2b80      	cmp	r3, #128	@ 0x80
3418d52e:	d01b      	beq.n	3418d568 <SFDP_CollectData+0x108>
3418d530:	2b80      	cmp	r3, #128	@ 0x80
3418d532:	d81f      	bhi.n	3418d574 <SFDP_CollectData+0x114>
3418d534:	2b08      	cmp	r3, #8
3418d536:	d002      	beq.n	3418d53e <SFDP_CollectData+0xde>
3418d538:	2b40      	cmp	r3, #64	@ 0x40
3418d53a:	d00f      	beq.n	3418d55c <SFDP_CollectData+0xfc>
      case SFDP_PARAMID_OCTAL_DDR:
        ptr = JEDEC_OctalDdr.data_BYTE;
        break;
      default :
        SFDP_DEBUG_STR("the table is not yet handled by the SW");
        break;
3418d53c:	e01a      	b.n	3418d574 <SFDP_CollectData+0x114>
        JEDEC_Basic.size = sfdp_param_info[index].size;
3418d53e:	7dba      	ldrb	r2, [r7, #22]
3418d540:	492e      	ldr	r1, [pc, #184]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d542:	4613      	mov	r3, r2
3418d544:	005b      	lsls	r3, r3, #1
3418d546:	4413      	add	r3, r2
3418d548:	009b      	lsls	r3, r3, #2
3418d54a:	440b      	add	r3, r1
3418d54c:	3308      	adds	r3, #8
3418d54e:	781b      	ldrb	r3, [r3, #0]
3418d550:	461a      	mov	r2, r3
3418d552:	4b2b      	ldr	r3, [pc, #172]	@ (3418d600 <SFDP_CollectData+0x1a0>)
3418d554:	601a      	str	r2, [r3, #0]
        ptr = JEDEC_Basic.Params.data_BYTE;
3418d556:	4b2b      	ldr	r3, [pc, #172]	@ (3418d604 <SFDP_CollectData+0x1a4>)
3418d558:	613b      	str	r3, [r7, #16]
        break;
3418d55a:	e00c      	b.n	3418d576 <SFDP_CollectData+0x116>
        ptr = JEDEC_Address4Bytes.data_BYTE;
3418d55c:	4b2a      	ldr	r3, [pc, #168]	@ (3418d608 <SFDP_CollectData+0x1a8>)
3418d55e:	613b      	str	r3, [r7, #16]
        break;
3418d560:	e009      	b.n	3418d576 <SFDP_CollectData+0x116>
        ptr = JEDEC_SCCR_Map.data_b;
3418d562:	4b2a      	ldr	r3, [pc, #168]	@ (3418d60c <SFDP_CollectData+0x1ac>)
3418d564:	613b      	str	r3, [r7, #16]
        break;
3418d566:	e006      	b.n	3418d576 <SFDP_CollectData+0x116>
        ptr = JEDEC_XSPI10.data_BYTE;
3418d568:	4b29      	ldr	r3, [pc, #164]	@ (3418d610 <SFDP_CollectData+0x1b0>)
3418d56a:	613b      	str	r3, [r7, #16]
        break;
3418d56c:	e003      	b.n	3418d576 <SFDP_CollectData+0x116>
        ptr = JEDEC_OctalDdr.data_BYTE;
3418d56e:	4b29      	ldr	r3, [pc, #164]	@ (3418d614 <SFDP_CollectData+0x1b4>)
3418d570:	613b      	str	r3, [r7, #16]
        break;
3418d572:	e000      	b.n	3418d576 <SFDP_CollectData+0x116>
        break;
3418d574:	bf00      	nop
    }
    if (ptr != NULL)
3418d576:	693b      	ldr	r3, [r7, #16]
3418d578:	2b00      	cmp	r3, #0
3418d57a:	d016      	beq.n	3418d5aa <SFDP_CollectData+0x14a>
    {
      if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
3418d57c:	687b      	ldr	r3, [r7, #4]
3418d57e:	f103 0008 	add.w	r0, r3, #8
3418d582:	7dba      	ldrb	r2, [r7, #22]
3418d584:	491d      	ldr	r1, [pc, #116]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d586:	4613      	mov	r3, r2
3418d588:	005b      	lsls	r3, r3, #1
3418d58a:	4413      	add	r3, r2
3418d58c:	009b      	lsls	r3, r3, #2
3418d58e:	440b      	add	r3, r1
3418d590:	3304      	adds	r3, #4
3418d592:	6819      	ldr	r1, [r3, #0]
3418d594:	68fb      	ldr	r3, [r7, #12]
3418d596:	009b      	lsls	r3, r3, #2
3418d598:	693a      	ldr	r2, [r7, #16]
3418d59a:	f7ff faf1 	bl	3418cb80 <SAL_XSPI_GetSFDP>
3418d59e:	4603      	mov	r3, r0
3418d5a0:	2b00      	cmp	r3, #0
3418d5a2:	d002      	beq.n	3418d5aa <SFDP_CollectData+0x14a>
                                     sfdp_param_info[index].address,
                                     ptr, size * 4u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418d5a4:	230c      	movs	r3, #12
3418d5a6:	77fb      	strb	r3, [r7, #31]
        goto error;
3418d5a8:	e022      	b.n	3418d5f0 <SFDP_CollectData+0x190>
      }
    }

    if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[index].type)
3418d5aa:	7dba      	ldrb	r2, [r7, #22]
3418d5ac:	4913      	ldr	r1, [pc, #76]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d5ae:	4613      	mov	r3, r2
3418d5b0:	005b      	lsls	r3, r3, #1
3418d5b2:	4413      	add	r3, r2
3418d5b4:	009b      	lsls	r3, r3, #2
3418d5b6:	440b      	add	r3, r1
3418d5b8:	681b      	ldr	r3, [r3, #0]
3418d5ba:	2b08      	cmp	r3, #8
3418d5bc:	d109      	bne.n	3418d5d2 <SFDP_CollectData+0x172>
    {
      /* Save data about the reset procedure */
      Object->sfdp_private.Reset_info = JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support;
3418d5be:	4b10      	ldr	r3, [pc, #64]	@ (3418d600 <SFDP_CollectData+0x1a0>)
3418d5c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d5c4:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418d5c8:	b2db      	uxtb	r3, r3
3418d5ca:	461a      	mov	r2, r3
3418d5cc:	687b      	ldr	r3, [r7, #4]
3418d5ce:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  for (uint8_t index = 0u; sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
3418d5d2:	7dbb      	ldrb	r3, [r7, #22]
3418d5d4:	3301      	adds	r3, #1
3418d5d6:	75bb      	strb	r3, [r7, #22]
3418d5d8:	7dba      	ldrb	r2, [r7, #22]
3418d5da:	4908      	ldr	r1, [pc, #32]	@ (3418d5fc <SFDP_CollectData+0x19c>)
3418d5dc:	4613      	mov	r3, r2
3418d5de:	005b      	lsls	r3, r3, #1
3418d5e0:	4413      	add	r3, r2
3418d5e2:	009b      	lsls	r3, r3, #2
3418d5e4:	440b      	add	r3, r1
3418d5e6:	681b      	ldr	r3, [r3, #0]
3418d5e8:	2b00      	cmp	r3, #0
3418d5ea:	f47f af7f 	bne.w	3418d4ec <SFDP_CollectData+0x8c>
    }
  }

error:
3418d5ee:	bf00      	nop
  return retr;
3418d5f0:	7ffb      	ldrb	r3, [r7, #31]
}
3418d5f2:	4618      	mov	r0, r3
3418d5f4:	3720      	adds	r7, #32
3418d5f6:	46bd      	mov	sp, r7
3418d5f8:	bd80      	pop	{r7, pc}
3418d5fa:	bf00      	nop
3418d5fc:	341c0144 	.word	0x341c0144
3418d600:	341c01bc 	.word	0x341c01bc
3418d604:	341c01c0 	.word	0x341c01c0
3418d608:	341c021c 	.word	0x341c021c
3418d60c:	341c023c 	.word	0x341c023c
3418d610:	341c0224 	.word	0x341c0224
3418d614:	341c02ac 	.word	0x341c02ac

3418d618 <SFDP_MemoryReset>:
  * @brief Resets the NOR memory device using the SFDP-defined reset procedure.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_MemoryReset(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418d618:	b580      	push	{r7, lr}
3418d61a:	b086      	sub	sp, #24
3418d61c:	af00      	add	r7, sp, #0
3418d61e:	6078      	str	r0, [r7, #4]
  RESET_METHOD reset_method;
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
3418d620:	2307      	movs	r3, #7
3418d622:	75bb      	strb	r3, [r7, #22]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
3418d624:	2308      	movs	r3, #8
3418d626:	613b      	str	r3, [r7, #16]
  uint8_t find = 0u;
3418d628:	2300      	movs	r3, #0
3418d62a:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR(__func__);

  /* Get the table param info */
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418d62c:	2300      	movs	r3, #0
3418d62e:	73bb      	strb	r3, [r7, #14]
3418d630:	e02e      	b.n	3418d690 <SFDP_MemoryReset+0x78>
  {
    retr = sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[0]);
3418d632:	4a64      	ldr	r2, [pc, #400]	@ (3418d7c4 <SFDP_MemoryReset+0x1ac>)
3418d634:	6939      	ldr	r1, [r7, #16]
3418d636:	6878      	ldr	r0, [r7, #4]
3418d638:	f001 f840 	bl	3418e6bc <sfdp_get_paraminfo>
3418d63c:	4603      	mov	r3, r0
3418d63e:	75bb      	strb	r3, [r7, #22]
    if (EXTMEM_SFDP_OK == retr)
3418d640:	7dbb      	ldrb	r3, [r7, #22]
3418d642:	2b00      	cmp	r3, #0
3418d644:	d118      	bne.n	3418d678 <SFDP_MemoryReset+0x60>
    {
      /* Check if the table is basic table */
      if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[0].type)
3418d646:	4b5f      	ldr	r3, [pc, #380]	@ (3418d7c4 <SFDP_MemoryReset+0x1ac>)
3418d648:	681b      	ldr	r3, [r3, #0]
3418d64a:	2b08      	cmp	r3, #8
3418d64c:	d114      	bne.n	3418d678 <SFDP_MemoryReset+0x60>
      {
        /* Read the JEDEC basic param */
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
3418d64e:	687b      	ldr	r3, [r7, #4]
3418d650:	f103 0008 	add.w	r0, r3, #8
3418d654:	4b5b      	ldr	r3, [pc, #364]	@ (3418d7c4 <SFDP_MemoryReset+0x1ac>)
3418d656:	6859      	ldr	r1, [r3, #4]
                                       sfdp_param_info[0].address,
                                       JEDEC_Basic.Params.data_BYTE,
                                       ((uint32_t)sfdp_param_info[0].size) * 4u))
3418d658:	4b5a      	ldr	r3, [pc, #360]	@ (3418d7c4 <SFDP_MemoryReset+0x1ac>)
3418d65a:	7a1b      	ldrb	r3, [r3, #8]
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
3418d65c:	009b      	lsls	r3, r3, #2
3418d65e:	4a5a      	ldr	r2, [pc, #360]	@ (3418d7c8 <SFDP_MemoryReset+0x1b0>)
3418d660:	f7ff fa8e 	bl	3418cb80 <SAL_XSPI_GetSFDP>
3418d664:	4603      	mov	r3, r0
3418d666:	2b00      	cmp	r3, #0
3418d668:	d002      	beq.n	3418d670 <SFDP_MemoryReset+0x58>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418d66a:	230c      	movs	r3, #12
3418d66c:	75bb      	strb	r3, [r7, #22]
3418d66e:	e003      	b.n	3418d678 <SFDP_MemoryReset+0x60>
        }
        else
        {
          retr = EXTMEM_SFDP_OK;
3418d670:	2300      	movs	r3, #0
3418d672:	75bb      	strb	r3, [r7, #22]
          find = 1u;
3418d674:	2301      	movs	r3, #1
3418d676:	73fb      	strb	r3, [r7, #15]
        }
      }
    }

    if ((EXTMEM_SFDP_OK != retr) || (1u == find))
3418d678:	7dbb      	ldrb	r3, [r7, #22]
3418d67a:	2b00      	cmp	r3, #0
3418d67c:	d10f      	bne.n	3418d69e <SFDP_MemoryReset+0x86>
3418d67e:	7bfb      	ldrb	r3, [r7, #15]
3418d680:	2b01      	cmp	r3, #1
3418d682:	d00c      	beq.n	3418d69e <SFDP_MemoryReset+0x86>
    {
      /* Stop reading, if there is an error or if the table has been found */
      break;
    }
    /* Look for the next table */
    sfdp_address += SFDP_PARAM_HEADER_SIZE;
3418d684:	693b      	ldr	r3, [r7, #16]
3418d686:	3308      	adds	r3, #8
3418d688:	613b      	str	r3, [r7, #16]
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
3418d68a:	7bbb      	ldrb	r3, [r7, #14]
3418d68c:	3301      	adds	r3, #1
3418d68e:	73bb      	strb	r3, [r7, #14]
3418d690:	7bba      	ldrb	r2, [r7, #14]
3418d692:	687b      	ldr	r3, [r7, #4]
3418d694:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
3418d698:	3301      	adds	r3, #1
3418d69a:	429a      	cmp	r2, r3
3418d69c:	d3c9      	bcc.n	3418d632 <SFDP_MemoryReset+0x1a>
  }

  /* If an error has been returned or if the table has not been found */
  if ((EXTMEM_SFDP_OK != retr) || (0u == find))
3418d69e:	7dbb      	ldrb	r3, [r7, #22]
3418d6a0:	2b00      	cmp	r3, #0
3418d6a2:	d102      	bne.n	3418d6aa <SFDP_MemoryReset+0x92>
3418d6a4:	7bfb      	ldrb	r3, [r7, #15]
3418d6a6:	2b00      	cmp	r3, #0
3418d6a8:	d102      	bne.n	3418d6b0 <SFDP_MemoryReset+0x98>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418d6aa:	230c      	movs	r3, #12
3418d6ac:	75bb      	strb	r3, [r7, #22]
    goto error;
3418d6ae:	e083      	b.n	3418d7b8 <SFDP_MemoryReset+0x1a0>
  }

  /* Determine how to proceed memory reset */
  if (0x0u == JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support)
3418d6b0:	4b46      	ldr	r3, [pc, #280]	@ (3418d7cc <SFDP_MemoryReset+0x1b4>)
3418d6b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d6b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
3418d6ba:	b2db      	uxtb	r3, r3
3418d6bc:	2b00      	cmp	r3, #0
3418d6be:	d102      	bne.n	3418d6c6 <SFDP_MemoryReset+0xae>
  {
    /* 00_0000b: no software reset instruction is supported */
    reset_method = RESET_NONE;
3418d6c0:	2300      	movs	r3, #0
3418d6c2:	75fb      	strb	r3, [r7, #23]
3418d6c4:	e053      	b.n	3418d76e <SFDP_MemoryReset+0x156>
  }
  else if (0x1u == (0x1u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418d6c6:	4b41      	ldr	r3, [pc, #260]	@ (3418d7cc <SFDP_MemoryReset+0x1b4>)
3418d6c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d6cc:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418d6d0:	b2db      	uxtb	r3, r3
3418d6d2:	f003 0301 	and.w	r3, r3, #1
3418d6d6:	b2db      	uxtb	r3, r3
3418d6d8:	2b00      	cmp	r3, #0
3418d6da:	d002      	beq.n	3418d6e2 <SFDP_MemoryReset+0xca>
  {
    /* xx_xxx1b: drive Fh on all 4 data wires for 8 clocks */
    reset_method = RESET_FH_4DATA_8CLOCK;
3418d6dc:	2301      	movs	r3, #1
3418d6de:	75fb      	strb	r3, [r7, #23]
3418d6e0:	e045      	b.n	3418d76e <SFDP_MemoryReset+0x156>
  }
  else if (0x2u == (0x2u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418d6e2:	4b3a      	ldr	r3, [pc, #232]	@ (3418d7cc <SFDP_MemoryReset+0x1b4>)
3418d6e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d6e8:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418d6ec:	b2db      	uxtb	r3, r3
3418d6ee:	f003 0302 	and.w	r3, r3, #2
3418d6f2:	b2db      	uxtb	r3, r3
3418d6f4:	2b00      	cmp	r3, #0
3418d6f6:	d002      	beq.n	3418d6fe <SFDP_MemoryReset+0xe6>
  {
    /* xx_xx1xb: drive Fh on all 4 data wires for 10 clocks if device is operating in 4-byte address mode */
    reset_method = RESET_FH_4DATA_10CLOCK;
3418d6f8:	2302      	movs	r3, #2
3418d6fa:	75fb      	strb	r3, [r7, #23]
3418d6fc:	e037      	b.n	3418d76e <SFDP_MemoryReset+0x156>
  }
  else if (0x4u == (0x4u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418d6fe:	4b33      	ldr	r3, [pc, #204]	@ (3418d7cc <SFDP_MemoryReset+0x1b4>)
3418d700:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d704:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418d708:	b2db      	uxtb	r3, r3
3418d70a:	f003 0304 	and.w	r3, r3, #4
3418d70e:	b2db      	uxtb	r3, r3
3418d710:	2b00      	cmp	r3, #0
3418d712:	d002      	beq.n	3418d71a <SFDP_MemoryReset+0x102>
  {
    /* xx_x1xxb: drive Fh on all 4 data wires for 16 clocks */
    reset_method = RESET_FH_4DATA_16CLOCK;
3418d714:	2303      	movs	r3, #3
3418d716:	75fb      	strb	r3, [r7, #23]
3418d718:	e029      	b.n	3418d76e <SFDP_MemoryReset+0x156>
  }
  else if (0x8u == (0x8u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418d71a:	4b2c      	ldr	r3, [pc, #176]	@ (3418d7cc <SFDP_MemoryReset+0x1b4>)
3418d71c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d720:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418d724:	b2db      	uxtb	r3, r3
3418d726:	f003 0308 	and.w	r3, r3, #8
3418d72a:	b2db      	uxtb	r3, r3
3418d72c:	2b00      	cmp	r3, #0
3418d72e:	d002      	beq.n	3418d736 <SFDP_MemoryReset+0x11e>
  {
    /* xx_1xxxb: issue instruction F0h */
    reset_method = RESET_INSTRUCTION_F0;
3418d730:	2304      	movs	r3, #4
3418d732:	75fb      	strb	r3, [r7, #23]
3418d734:	e01b      	b.n	3418d76e <SFDP_MemoryReset+0x156>
  }
  else if (0x10u == (0x10u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418d736:	4b25      	ldr	r3, [pc, #148]	@ (3418d7cc <SFDP_MemoryReset+0x1b4>)
3418d738:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d73c:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418d740:	b2db      	uxtb	r3, r3
3418d742:	f003 0310 	and.w	r3, r3, #16
3418d746:	b2db      	uxtb	r3, r3
3418d748:	2b00      	cmp	r3, #0
3418d74a:	d002      	beq.n	3418d752 <SFDP_MemoryReset+0x13a>
  {
    /* x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable,
    reset sequence may be issued on 1, 2, or 4 wires depending on the device operating mode.
    */
    reset_method = RESET_INSTRUCTION_66_99;
3418d74c:	2305      	movs	r3, #5
3418d74e:	75fb      	strb	r3, [r7, #23]
3418d750:	e00d      	b.n	3418d76e <SFDP_MemoryReset+0x156>
  }
  else if (0x20u == (0x20u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
3418d752:	4b1e      	ldr	r3, [pc, #120]	@ (3418d7cc <SFDP_MemoryReset+0x1b4>)
3418d754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
3418d758:	f3c3 0305 	ubfx	r3, r3, #0, #6
3418d75c:	b2db      	uxtb	r3, r3
3418d75e:	2b1f      	cmp	r3, #31
3418d760:	d902      	bls.n	3418d768 <SFDP_MemoryReset+0x150>
    xx_xx1x_xxxxb: Hardware reset
    xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD)
    xx_1xxx_xxxxb: Power cycle
    x1_xxxx_xxxxb: Reserved
    */
    retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418d762:	230f      	movs	r3, #15
3418d764:	75bb      	strb	r3, [r7, #22]
    goto error;
3418d766:	e027      	b.n	3418d7b8 <SFDP_MemoryReset+0x1a0>
  }
  else
  {
    /* No coherence, should be managed as error */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418d768:	230c      	movs	r3, #12
3418d76a:	75bb      	strb	r3, [r7, #22]
    goto error;
3418d76c:	e024      	b.n	3418d7b8 <SFDP_MemoryReset+0x1a0>
  }

  switch (reset_method)
3418d76e:	7dfb      	ldrb	r3, [r7, #23]
3418d770:	2b05      	cmp	r3, #5
3418d772:	d009      	beq.n	3418d788 <SFDP_MemoryReset+0x170>
3418d774:	2b05      	cmp	r3, #5
3418d776:	dc1b      	bgt.n	3418d7b0 <SFDP_MemoryReset+0x198>
3418d778:	2b00      	cmp	r3, #0
3418d77a:	d01c      	beq.n	3418d7b6 <SFDP_MemoryReset+0x19e>
3418d77c:	2b00      	cmp	r3, #0
3418d77e:	db17      	blt.n	3418d7b0 <SFDP_MemoryReset+0x198>
3418d780:	3b01      	subs	r3, #1
3418d782:	2b03      	cmp	r3, #3
3418d784:	d814      	bhi.n	3418d7b0 <SFDP_MemoryReset+0x198>
3418d786:	e010      	b.n	3418d7aa <SFDP_MemoryReset+0x192>
    case RESET_NONE:
      break;
    case RESET_INSTRUCTION_66_99:
      /* Perform the reset in 1, 2 and 4 lines */
      SFDP_DEBUG_STR("::reset 0x66 0x99");
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x66, NULL, 0);
3418d788:	687b      	ldr	r3, [r7, #4]
3418d78a:	f103 0008 	add.w	r0, r3, #8
3418d78e:	2300      	movs	r3, #0
3418d790:	2200      	movs	r2, #0
3418d792:	2166      	movs	r1, #102	@ 0x66
3418d794:	f7ff fb34 	bl	3418ce00 <SAL_XSPI_CommandSendData>
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
3418d798:	687b      	ldr	r3, [r7, #4]
3418d79a:	f103 0008 	add.w	r0, r3, #8
3418d79e:	2300      	movs	r3, #0
3418d7a0:	2200      	movs	r2, #0
3418d7a2:	2199      	movs	r1, #153	@ 0x99
3418d7a4:	f7ff fb2c 	bl	3418ce00 <SAL_XSPI_CommandSendData>
      break;
3418d7a8:	e006      	b.n	3418d7b8 <SFDP_MemoryReset+0x1a0>
    case RESET_INSTRUCTION_F0:
    case RESET_FH_4DATA_8CLOCK:
    case RESET_FH_4DATA_10CLOCK:
    case RESET_FH_4DATA_16CLOCK:
      retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418d7aa:	230f      	movs	r3, #15
3418d7ac:	75bb      	strb	r3, [r7, #22]
      break;
3418d7ae:	e003      	b.n	3418d7b8 <SFDP_MemoryReset+0x1a0>
    /* case RESET_ERROR:*/
    default :
      retr = EXTMEM_SFDP_ERROR_PARAM;
3418d7b0:	2301      	movs	r3, #1
3418d7b2:	75bb      	strb	r3, [r7, #22]
      break;
3418d7b4:	e000      	b.n	3418d7b8 <SFDP_MemoryReset+0x1a0>
      break;
3418d7b6:	bf00      	nop
  }
error :
  return retr;
3418d7b8:	7dbb      	ldrb	r3, [r7, #22]
}
3418d7ba:	4618      	mov	r0, r3
3418d7bc:	3718      	adds	r7, #24
3418d7be:	46bd      	mov	sp, r7
3418d7c0:	bd80      	pop	{r7, pc}
3418d7c2:	bf00      	nop
3418d7c4:	341c0144 	.word	0x341c0144
3418d7c8:	341c01c0 	.word	0x341c01c0
3418d7cc:	341c01bc 	.word	0x341c01bc

3418d7d0 <SFDP_BuildGenericDriver>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param FreqUpdated Pointer to a variable set to 1 if the frequency is updated, 0 otherwise.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_BuildGenericDriver(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint8_t *FreqUpdated)
{
3418d7d0:	b5f0      	push	{r4, r5, r6, r7, lr}
3418d7d2:	b08f      	sub	sp, #60	@ 0x3c
3418d7d4:	af04      	add	r7, sp, #16
3418d7d6:	6078      	str	r0, [r7, #4]
3418d7d8:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418d7da:	2300      	movs	r3, #0
3418d7dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
  static const uint32_t chip_erase_unit[]  = { 16u, 256u, 4000u, 64000u};
  SFDP_DEBUG_STR(__func__);
  uint8_t flag4byteAddress = 0u;
3418d7e0:	2300      	movs	r3, #0
3418d7e2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint32_t dummyCycles;
  uint32_t dummyCyclesValue;
  uint8_t FlashSize;

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL) !=
3418d7e6:	687b      	ldr	r3, [r7, #4]
3418d7e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418d7ec:	f003 0308 	and.w	r3, r3, #8
3418d7f0:	2b00      	cmp	r3, #0
3418d7f2:	d104      	bne.n	3418d7fe <SFDP_BuildGenericDriver+0x2e>
      (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
  {
    /* This table is mandatory to build the driver data */
    retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
3418d7f4:	2307      	movs	r3, #7
3418d7f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418d7fa:	f000 bef0 	b.w	3418e5de <SFDP_BuildGenericDriver+0xe0e>
  /* ---------------------------------------------------
   *  Flash sizing
   * ---------------------------------------------------
   */
  /* Calculation of the flash density in puissance of 2 */
  if ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x80000000u) == 0x0u)
3418d7fe:	4bba      	ldr	r3, [pc, #744]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d800:	689b      	ldr	r3, [r3, #8]
3418d802:	2b00      	cmp	r3, #0
3418d804:	db13      	blt.n	3418d82e <SFDP_BuildGenericDriver+0x5e>
  {
#if ( __CORTEX_M == 0)
#error "the assembly instruction is not available"
#else
    Object->sfdp_private.FlashSize = 31u - (uint8_t)__CLZ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize + 1u));
3418d806:	4bb8      	ldr	r3, [pc, #736]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d808:	689b      	ldr	r3, [r3, #8]
3418d80a:	3301      	adds	r3, #1
3418d80c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
3418d80e:	69bb      	ldr	r3, [r7, #24]
3418d810:	2b00      	cmp	r3, #0
3418d812:	d101      	bne.n	3418d818 <SFDP_BuildGenericDriver+0x48>
    return 32U;
3418d814:	2320      	movs	r3, #32
3418d816:	e003      	b.n	3418d820 <SFDP_BuildGenericDriver+0x50>
  return __builtin_clz(value);
3418d818:	69bb      	ldr	r3, [r7, #24]
3418d81a:	fab3 f383 	clz	r3, r3
3418d81e:	b2db      	uxtb	r3, r3
3418d820:	f1c3 031f 	rsb	r3, r3, #31
3418d824:	b2da      	uxtb	r2, r3
3418d826:	687b      	ldr	r3, [r7, #4]
3418d828:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
3418d82c:	e005      	b.n	3418d83a <SFDP_BuildGenericDriver+0x6a>
#endif /* __CORTEX_M */
  }
  else
  {
    Object->sfdp_private.FlashSize = (uint8_t)(JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x7FFFFFFFu);
3418d82e:	4bae      	ldr	r3, [pc, #696]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d830:	689b      	ldr	r3, [r3, #8]
3418d832:	b2da      	uxtb	r2, r3
3418d834:	687b      	ldr	r3, [r7, #4]
3418d836:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
  }

  /* Conversion bit to byte */
  Object->sfdp_private.FlashSize = Object->sfdp_private.FlashSize - 3u; /* divide by eight the value */
3418d83a:	687b      	ldr	r3, [r7, #4]
3418d83c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
3418d840:	3b03      	subs	r3, #3
3418d842:	b2da      	uxtb	r2, r3
3418d844:	687b      	ldr	r3, [r7, #4]
3418d846:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e

  SFDP_DEBUG_INT("-> flash size: 2^", Object->sfdp_private.FlashSize);
  FlashSize = Object->sfdp_private.FlashSize - 1u;
3418d84a:	687b      	ldr	r3, [r7, #4]
3418d84c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
3418d850:	3b01      	subs	r3, #1
3418d852:	b2db      	uxtb	r3, r3
3418d854:	74fb      	strb	r3, [r7, #19]
  (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
3418d856:	687b      	ldr	r3, [r7, #4]
3418d858:	3308      	adds	r3, #8
3418d85a:	f107 0213 	add.w	r2, r7, #19
3418d85e:	2104      	movs	r1, #4
3418d860:	4618      	mov	r0, r3
3418d862:	f7ff f83b 	bl	3418c8dc <SAL_XSPI_MemoryConfig>

  /* get the page size info */
  Object->sfdp_private.PageSize = ((uint32_t)1u <<  JEDEC_Basic.Params.Param_DWORD.D11.PageSize);
3418d866:	4ba0      	ldr	r3, [pc, #640]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d868:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
3418d86c:	f3c3 1303 	ubfx	r3, r3, #4, #4
3418d870:	b2db      	uxtb	r3, r3
3418d872:	461a      	mov	r2, r3
3418d874:	2301      	movs	r3, #1
3418d876:	fa03 f202 	lsl.w	r2, r3, r2
3418d87a:	687b      	ldr	r3, [r7, #4]
3418d87c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* ---------------------------------------------------
   *  Set default command
   * ---------------------------------------------------
   */
  Object->sfdp_private.DriverInfo.PageProgramInstruction = SFDP_DRIVER_PAGE_PROGRAM_COMMAND;
3418d87e:	687b      	ldr	r3, [r7, #4]
3418d880:	2202      	movs	r2, #2
3418d882:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
  /* ---------------------------------------------------
   *  Erase management
   * ---------------------------------------------------
   */
  /* Manage erase data */
  Object->sfdp_private.DriverInfo.EraseType1Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Size;
3418d886:	4b98      	ldr	r3, [pc, #608]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d888:	f893 2020 	ldrb.w	r2, [r3, #32]
3418d88c:	687b      	ldr	r3, [r7, #4]
3418d88e:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
  Object->sfdp_private.DriverInfo.EraseType1Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Instruction;
3418d892:	4b95      	ldr	r3, [pc, #596]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d894:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
3418d898:	687b      	ldr	r3, [r7, #4]
3418d89a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
  Object->sfdp_private.DriverInfo.EraseType2Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Size;
3418d89e:	4b92      	ldr	r3, [pc, #584]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d8a0:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
3418d8a4:	687b      	ldr	r3, [r7, #4]
3418d8a6:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
  Object->sfdp_private.DriverInfo.EraseType2Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Instruction;
3418d8aa:	4b8f      	ldr	r3, [pc, #572]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d8ac:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
3418d8b0:	687b      	ldr	r3, [r7, #4]
3418d8b2:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  Object->sfdp_private.DriverInfo.EraseType3Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Size;
3418d8b6:	4b8c      	ldr	r3, [pc, #560]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d8b8:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
3418d8bc:	687b      	ldr	r3, [r7, #4]
3418d8be:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
  Object->sfdp_private.DriverInfo.EraseType3Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Instruction;
3418d8c2:	4b89      	ldr	r3, [pc, #548]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d8c4:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
3418d8c8:	687b      	ldr	r3, [r7, #4]
3418d8ca:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  Object->sfdp_private.DriverInfo.EraseType4Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Size;
3418d8ce:	4b86      	ldr	r3, [pc, #536]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d8d0:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
3418d8d4:	687b      	ldr	r3, [r7, #4]
3418d8d6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  Object->sfdp_private.DriverInfo.EraseType4Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Instruction;
3418d8da:	4b83      	ldr	r3, [pc, #524]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d8dc:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
3418d8e0:	687b      	ldr	r3, [r7, #4]
3418d8e2:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e

  if (Object->sfdp_private.DriverInfo.EraseType1Size != 0x0u)
3418d8e6:	687b      	ldr	r3, [r7, #4]
3418d8e8:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
3418d8ec:	2b00      	cmp	r3, #0
3418d8ee:	d01d      	beq.n	3418d92c <SFDP_BuildGenericDriver+0x15c>
  {
    Object->sfdp_private.DriverInfo.EraseType1Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d8f0:	4b7d      	ldr	r3, [pc, #500]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d8f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418d8f6:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418d8fa:	b2db      	uxtb	r3, r3
3418d8fc:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
3418d8fe:	4b7a      	ldr	r3, [pc, #488]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
3418d902:	f3c3 1304 	ubfx	r3, r3, #4, #5
3418d906:	b2db      	uxtb	r3, r3
3418d908:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d90a:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
3418d90e:	4a76      	ldr	r2, [pc, #472]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d910:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
3418d914:	f3c2 0241 	ubfx	r2, r2, #1, #2
3418d918:	b2d2      	uxtb	r2, r2
3418d91a:	4611      	mov	r1, r2
3418d91c:	4a73      	ldr	r2, [pc, #460]	@ (3418daec <SFDP_BuildGenericDriver+0x31c>)
3418d91e:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
3418d922:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType1Timing =
3418d926:	687b      	ldr	r3, [r7, #4]
3418d928:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  if (Object->sfdp_private.DriverInfo.EraseType2Size != 0x0u)
3418d92c:	687b      	ldr	r3, [r7, #4]
3418d92e:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
3418d932:	2b00      	cmp	r3, #0
3418d934:	d01e      	beq.n	3418d974 <SFDP_BuildGenericDriver+0x1a4>
  {
    Object->sfdp_private.DriverInfo.EraseType2Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d936:	4b6c      	ldr	r3, [pc, #432]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d938:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418d93c:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418d940:	b2db      	uxtb	r3, r3
3418d942:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
3418d944:	4b68      	ldr	r3, [pc, #416]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d946:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
3418d94a:	f3c3 03c4 	ubfx	r3, r3, #3, #5
3418d94e:	b2db      	uxtb	r3, r3
3418d950:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d952:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
3418d956:	4a64      	ldr	r2, [pc, #400]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d958:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
3418d95c:	f3c2 0201 	ubfx	r2, r2, #0, #2
3418d960:	b2d2      	uxtb	r2, r2
3418d962:	4611      	mov	r1, r2
3418d964:	4a61      	ldr	r2, [pc, #388]	@ (3418daec <SFDP_BuildGenericDriver+0x31c>)
3418d966:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
3418d96a:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType2Timing =
3418d96e:	687b      	ldr	r3, [r7, #4]
3418d970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  if (Object->sfdp_private.DriverInfo.EraseType3Size != 0x0u)
3418d974:	687b      	ldr	r3, [r7, #4]
3418d976:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
3418d97a:	2b00      	cmp	r3, #0
3418d97c:	d01d      	beq.n	3418d9ba <SFDP_BuildGenericDriver+0x1ea>
  {
    Object->sfdp_private.DriverInfo.EraseType3Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d97e:	4b5a      	ldr	r3, [pc, #360]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d980:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418d984:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418d988:	b2db      	uxtb	r3, r3
3418d98a:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
3418d98c:	4b56      	ldr	r3, [pc, #344]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d98e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
3418d992:	f3c3 0384 	ubfx	r3, r3, #2, #5
3418d996:	b2db      	uxtb	r3, r3
3418d998:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d99a:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
3418d99e:	4a52      	ldr	r2, [pc, #328]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d9a0:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
3418d9a2:	f3c2 12c1 	ubfx	r2, r2, #7, #2
3418d9a6:	b2d2      	uxtb	r2, r2
3418d9a8:	4611      	mov	r1, r2
3418d9aa:	4a50      	ldr	r2, [pc, #320]	@ (3418daec <SFDP_BuildGenericDriver+0x31c>)
3418d9ac:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
3418d9b0:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType3Timing =
3418d9b4:	687b      	ldr	r3, [r7, #4]
3418d9b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  if (Object->sfdp_private.DriverInfo.EraseType4Size != 0x0u)
3418d9ba:	687b      	ldr	r3, [r7, #4]
3418d9bc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
3418d9c0:	2b00      	cmp	r3, #0
3418d9c2:	d01e      	beq.n	3418da02 <SFDP_BuildGenericDriver+0x232>
  {
    Object->sfdp_private.DriverInfo.EraseType4Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d9c4:	4b48      	ldr	r3, [pc, #288]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d9c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418d9ca:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418d9ce:	b2db      	uxtb	r3, r3
3418d9d0:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
3418d9d2:	4b45      	ldr	r3, [pc, #276]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d9d4:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
3418d9d8:	f3c3 0344 	ubfx	r3, r3, #1, #5
3418d9dc:	b2db      	uxtb	r3, r3
3418d9de:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418d9e0:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
3418d9e4:	4a40      	ldr	r2, [pc, #256]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418d9e6:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
3418d9ea:	f3c2 1281 	ubfx	r2, r2, #6, #2
3418d9ee:	b2d2      	uxtb	r2, r2
3418d9f0:	4611      	mov	r1, r2
3418d9f2:	4a3e      	ldr	r2, [pc, #248]	@ (3418daec <SFDP_BuildGenericDriver+0x31c>)
3418d9f4:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
3418d9f8:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType4Timing =
3418d9fc:	687b      	ldr	r3, [r7, #4]
3418d9fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  Object->sfdp_private.DriverInfo.EraseChipTiming =
    JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418da02:	4b39      	ldr	r3, [pc, #228]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418da04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
3418da08:	f3c3 0303 	ubfx	r3, r3, #0, #4
3418da0c:	b2db      	uxtb	r3, r3
3418da0e:	461a      	mov	r2, r3
    (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
3418da10:	4b35      	ldr	r3, [pc, #212]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418da12:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
3418da16:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418da1a:	b2db      	uxtb	r3, r3
3418da1c:	3301      	adds	r3, #1
    JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
3418da1e:	fb02 f303 	mul.w	r3, r2, r3
    chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
3418da22:	4a31      	ldr	r2, [pc, #196]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418da24:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
3418da28:	f3c2 1241 	ubfx	r2, r2, #5, #2
3418da2c:	b2d2      	uxtb	r2, r2
3418da2e:	4611      	mov	r1, r2
3418da30:	4a2f      	ldr	r2, [pc, #188]	@ (3418daf0 <SFDP_BuildGenericDriver+0x320>)
3418da32:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
    (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
3418da36:	fb03 f202 	mul.w	r2, r3, r2
  Object->sfdp_private.DriverInfo.EraseChipTiming =
3418da3a:	687b      	ldr	r3, [r7, #4]
3418da3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
   *   WIP/WEL : write in progress/ write enable management
   * ------------------------------------------------------
   */
  /* This bit definition is maintained for legacy compatibility only. New system implementations
  should refer to 6.4.19 for a full definition of volatile and non-volatile behavior. */
  Object->sfdp_private.DriverInfo.ReadWELCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
3418da40:	687b      	ldr	r3, [r7, #4]
3418da42:	2205      	movs	r2, #5
3418da44:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
  Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
3418da48:	687b      	ldr	r3, [r7, #4]
3418da4a:	2205      	movs	r2, #5
3418da4c:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
  if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
3418da50:	4b25      	ldr	r3, [pc, #148]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418da52:	791b      	ldrb	r3, [r3, #4]
3418da54:	f003 0310 	and.w	r3, r3, #16
3418da58:	b2db      	uxtb	r3, r3
3418da5a:	2b00      	cmp	r3, #0
3418da5c:	d104      	bne.n	3418da68 <SFDP_BuildGenericDriver+0x298>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
3418da5e:	687b      	ldr	r3, [r7, #4]
3418da60:	2206      	movs	r2, #6
3418da62:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418da66:	e003      	b.n	3418da70 <SFDP_BuildGenericDriver+0x2a0>
  }
  else
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418da68:	687b      	ldr	r3, [r7, #4]
3418da6a:	2206      	movs	r2, #6
3418da6c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
     in either a volatile or non-volatile manner.
     Bits 1:0 in status register 1 are de-facto standard write enable and busy status and
     are excluded from the definitions below.
  */
  /* xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write */
  if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x1u) != 0u)
3418da70:	4b1d      	ldr	r3, [pc, #116]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418da72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418da76:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418da7a:	b2db      	uxtb	r3, r3
3418da7c:	f003 0301 	and.w	r3, r3, #1
3418da80:	2b00      	cmp	r3, #0
3418da82:	d004      	beq.n	3418da8e <SFDP_BuildGenericDriver+0x2be>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418da84:	687b      	ldr	r3, [r7, #4]
3418da86:	2206      	movs	r2, #6
3418da88:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418da8c:	e046      	b.n	3418db1c <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_xx1xb: Volatile Status Register 1,
                status register powers-up with bits set to "1"s, use instruction 06h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x02u) != 0u)
3418da8e:	4b16      	ldr	r3, [pc, #88]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418da90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418da94:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418da98:	b2db      	uxtb	r3, r3
3418da9a:	f003 0302 	and.w	r3, r3, #2
3418da9e:	2b00      	cmp	r3, #0
3418daa0:	d004      	beq.n	3418daac <SFDP_BuildGenericDriver+0x2dc>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418daa2:	687b      	ldr	r3, [r7, #4]
3418daa4:	2206      	movs	r2, #6
3418daa6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418daaa:	e037      	b.n	3418db1c <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_x1xxb: Volatile Status Register 1, status register powers-up with bits set to "1"s,
                use instruction 50h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x04u) != 0u)
3418daac:	4b0e      	ldr	r3, [pc, #56]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418daae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418dab2:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418dab6:	b2db      	uxtb	r3, r3
3418dab8:	f003 0304 	and.w	r3, r3, #4
3418dabc:	2b00      	cmp	r3, #0
3418dabe:	d004      	beq.n	3418daca <SFDP_BuildGenericDriver+0x2fa>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
3418dac0:	687b      	ldr	r3, [r7, #4]
3418dac2:	2206      	movs	r2, #6
3418dac4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418dac8:	e028      	b.n	3418db1c <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the non-volatile
                status register, use instruction 06h to enable write to non-volatile status register.
                Volatile status register may be activated after power-up to override the non-volatile status register,
                use instruction 50h to enable write and activate the volatile status register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x08u) != 0u)
3418daca:	4b07      	ldr	r3, [pc, #28]	@ (3418dae8 <SFDP_BuildGenericDriver+0x318>)
3418dacc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418dad0:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418dad4:	b2db      	uxtb	r3, r3
3418dad6:	f003 0308 	and.w	r3, r3, #8
3418dada:	2b00      	cmp	r3, #0
3418dadc:	d00a      	beq.n	3418daf4 <SFDP_BuildGenericDriver+0x324>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418dade:	687b      	ldr	r3, [r7, #4]
3418dae0:	2206      	movs	r2, #6
3418dae2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418dae6:	e019      	b.n	3418db1c <SFDP_BuildGenericDriver+0x34c>
3418dae8:	341c01bc 	.word	0x341c01bc
3418daec:	3418f148 	.word	0x3418f148
3418daf0:	3418f150 	.word	0x3418f150
  }
  /* xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to
     enable writing of the register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x10u) != 0u)
3418daf4:	4b6c      	ldr	r3, [pc, #432]	@ (3418dca8 <SFDP_BuildGenericDriver+0x4d8>)
3418daf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
3418dafa:	f3c3 0306 	ubfx	r3, r3, #0, #7
3418dafe:	b2db      	uxtb	r3, r3
3418db00:	f003 0310 	and.w	r3, r3, #16
3418db04:	2b00      	cmp	r3, #0
3418db06:	d004      	beq.n	3418db12 <SFDP_BuildGenericDriver+0x342>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
3418db08:	687b      	ldr	r3, [r7, #4]
3418db0a:	2206      	movs	r2, #6
3418db0c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
3418db10:	e004      	b.n	3418db1c <SFDP_BuildGenericDriver+0x34c>
     1xx_xxxxb: Reserved
     NOTE If the status register is read-only then this field will contain all zeros in bits 4:0.
  */
  else
  {
    retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D16;
3418db12:	230a      	movs	r3, #10
3418db14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418db18:	f000 bd61 	b.w	3418e5de <SFDP_BuildGenericDriver+0xe0e>
  }

  if (0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
3418db1c:	687b      	ldr	r3, [r7, #4]
3418db1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418db22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418db26:	2b00      	cmp	r3, #0
3418db28:	d078      	beq.n	3418dc1c <SFDP_BuildGenericDriver+0x44c>
  {
    /* WIP */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitAvailable)
3418db2a:	4b60      	ldr	r3, [pc, #384]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418db2c:	7cdb      	ldrb	r3, [r3, #19]
3418db2e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418db32:	b2db      	uxtb	r3, r3
3418db34:	2b00      	cmp	r3, #0
3418db36:	d034      	beq.n	3418dba2 <SFDP_BuildGenericDriver+0x3d2>
    {
      Object->sfdp_private.DriverInfo.ReadWIPCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.CommandReadAccess;
3418db38:	4b5c      	ldr	r3, [pc, #368]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418db3a:	7c5a      	ldrb	r2, [r3, #17]
3418db3c:	687b      	ldr	r3, [r7, #4]
3418db3e:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
3418db42:	4b5a      	ldr	r3, [pc, #360]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418db44:	7cdb      	ldrb	r3, [r3, #19]
3418db46:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418db4a:	b2db      	uxtb	r3, r3
3418db4c:	461a      	mov	r2, r3
3418db4e:	687b      	ldr	r3, [r7, #4]
3418db50:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPpolarity;
3418db54:	4b55      	ldr	r3, [pc, #340]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418db56:	7cdb      	ldrb	r3, [r3, #19]
3418db58:	f3c3 1380 	ubfx	r3, r3, #6, #1
3418db5c:	b2db      	uxtb	r3, r3
3418db5e:	461a      	mov	r2, r3
3418db60:	687b      	ldr	r3, [r7, #4]
3418db62:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
3418db66:	4b51      	ldr	r3, [pc, #324]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418db68:	7cdb      	ldrb	r3, [r3, #19]
3418db6a:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418db6e:	b2db      	uxtb	r3, r3
3418db70:	461a      	mov	r2, r3
3418db72:	687b      	ldr	r3, [r7, #4]
3418db74:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
3418db78:	4b4c      	ldr	r3, [pc, #304]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418db7a:	7cdb      	ldrb	r3, [r3, #19]
3418db7c:	f003 0310 	and.w	r3, r3, #16
3418db80:	b2db      	uxtb	r3, r3
3418db82:	2b00      	cmp	r3, #0
3418db84:	d009      	beq.n	3418db9a <SFDP_BuildGenericDriver+0x3ca>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WIPAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.LocalAddressForWIP;
3418db86:	4b49      	ldr	r3, [pc, #292]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418db88:	7cdb      	ldrb	r3, [r3, #19]
3418db8a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
3418db8e:	b2db      	uxtb	r3, r3
3418db90:	461a      	mov	r2, r3
3418db92:	687b      	ldr	r3, [r7, #4]
3418db94:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
3418db98:	e003      	b.n	3418dba2 <SFDP_BuildGenericDriver+0x3d2>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WIPAddress = EXTMEM_ADDRESS_NONE;
3418db9a:	687b      	ldr	r3, [r7, #4]
3418db9c:	22ff      	movs	r2, #255	@ 0xff
3418db9e:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
      }
    }

    /* WEL */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D6.WELBitAvailable)
3418dba2:	4b42      	ldr	r3, [pc, #264]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418dba4:	7ddb      	ldrb	r3, [r3, #23]
3418dba6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418dbaa:	b2db      	uxtb	r3, r3
3418dbac:	2b00      	cmp	r3, #0
3418dbae:	d03d      	beq.n	3418dc2c <SFDP_BuildGenericDriver+0x45c>
    {
      Object->sfdp_private.DriverInfo.ReadWELCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.CommandReadAccess;
3418dbb0:	4b3e      	ldr	r3, [pc, #248]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418dbb2:	7d5a      	ldrb	r2, [r3, #21]
3418dbb4:	687b      	ldr	r3, [r7, #4]
3418dbb6:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
3418dbba:	4b3c      	ldr	r3, [pc, #240]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418dbbc:	7ddb      	ldrb	r3, [r3, #23]
3418dbbe:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418dbc2:	b2db      	uxtb	r3, r3
3418dbc4:	461a      	mov	r2, r3
3418dbc6:	687b      	ldr	r3, [r7, #4]
3418dbc8:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELpolarity;
3418dbcc:	4b37      	ldr	r3, [pc, #220]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418dbce:	7ddb      	ldrb	r3, [r3, #23]
3418dbd0:	f3c3 1380 	ubfx	r3, r3, #6, #1
3418dbd4:	b2db      	uxtb	r3, r3
3418dbd6:	461a      	mov	r2, r3
3418dbd8:	687b      	ldr	r3, [r7, #4]
3418dbda:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
3418dbde:	4b33      	ldr	r3, [pc, #204]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418dbe0:	7ddb      	ldrb	r3, [r3, #23]
3418dbe2:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418dbe6:	b2db      	uxtb	r3, r3
3418dbe8:	461a      	mov	r2, r3
3418dbea:	687b      	ldr	r3, [r7, #4]
3418dbec:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
3418dbf0:	4b2e      	ldr	r3, [pc, #184]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418dbf2:	7cdb      	ldrb	r3, [r3, #19]
3418dbf4:	f003 0310 	and.w	r3, r3, #16
3418dbf8:	b2db      	uxtb	r3, r3
3418dbfa:	2b00      	cmp	r3, #0
3418dbfc:	d009      	beq.n	3418dc12 <SFDP_BuildGenericDriver+0x442>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WELAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELLocalAddress;
3418dbfe:	4b2b      	ldr	r3, [pc, #172]	@ (3418dcac <SFDP_BuildGenericDriver+0x4dc>)
3418dc00:	7ddb      	ldrb	r3, [r3, #23]
3418dc02:	f3c3 03c0 	ubfx	r3, r3, #3, #1
3418dc06:	b2db      	uxtb	r3, r3
3418dc08:	461a      	mov	r2, r3
3418dc0a:	687b      	ldr	r3, [r7, #4]
3418dc0c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
3418dc10:	e00c      	b.n	3418dc2c <SFDP_BuildGenericDriver+0x45c>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WELAddress = EXTMEM_ADDRESS_NONE;
3418dc12:	687b      	ldr	r3, [r7, #4]
3418dc14:	22ff      	movs	r2, #255	@ 0xff
3418dc16:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
3418dc1a:	e007      	b.n	3418dc2c <SFDP_BuildGenericDriver+0x45c>
      }
    }
  }
  else
  {
    Object->sfdp_private.DriverInfo.WELPosition     = 1;
3418dc1c:	687b      	ldr	r3, [r7, #4]
3418dc1e:	2201      	movs	r2, #1
3418dc20:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
    Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;
3418dc24:	687b      	ldr	r3, [r7, #4]
3418dc26:	2200      	movs	r2, #0
3418dc28:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
  }

  if (Object->sfdp_private.DriverInfo.WELPosition     != 1 || 
3418dc2c:	687b      	ldr	r3, [r7, #4]
3418dc2e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
3418dc32:	2b01      	cmp	r3, #1
3418dc34:	d104      	bne.n	3418dc40 <SFDP_BuildGenericDriver+0x470>
      Object->sfdp_private.DriverInfo.WELBusyPolarity != 0)
3418dc36:	687b      	ldr	r3, [r7, #4]
3418dc38:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
  if (Object->sfdp_private.DriverInfo.WELPosition     != 1 || 
3418dc3c:	2b00      	cmp	r3, #0
3418dc3e:	d037      	beq.n	3418dcb0 <SFDP_BuildGenericDriver+0x4e0>
  {
    /*
     *   WIP : Status register read management
     *         Basic D14 Status register Polling device Busy
     */
    if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x01u))
3418dc40:	4b19      	ldr	r3, [pc, #100]	@ (3418dca8 <SFDP_BuildGenericDriver+0x4d8>)
3418dc42:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418dc46:	f3c3 0385 	ubfx	r3, r3, #2, #6
3418dc4a:	b2db      	uxtb	r3, r3
3418dc4c:	f003 0301 	and.w	r3, r3, #1
3418dc50:	2b00      	cmp	r3, #0
3418dc52:	d00c      	beq.n	3418dc6e <SFDP_BuildGenericDriver+0x49e>
    {
      /* xx_xxx1b: Use of legacy polling is supported by reading the Status Register with 05h instruction
         and checking WIP bit[0] (0=ready; 1=busy). */
      Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
3418dc54:	687b      	ldr	r3, [r7, #4]
3418dc56:	2205      	movs	r2, #5
3418dc58:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition = 0u;
3418dc5c:	687b      	ldr	r3, [r7, #4]
3418dc5e:	2200      	movs	r2, #0
3418dc60:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
3418dc64:	687b      	ldr	r3, [r7, #4]
3418dc66:	2200      	movs	r2, #0
3418dc68:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
3418dc6c:	e020      	b.n	3418dcb0 <SFDP_BuildGenericDriver+0x4e0>
    }
    else if (0x02u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x02u))
3418dc6e:	4b0e      	ldr	r3, [pc, #56]	@ (3418dca8 <SFDP_BuildGenericDriver+0x4d8>)
3418dc70:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
3418dc74:	f3c3 0385 	ubfx	r3, r3, #2, #6
3418dc78:	b2db      	uxtb	r3, r3
3418dc7a:	f003 0302 	and.w	r3, r3, #2
3418dc7e:	2b00      	cmp	r3, #0
3418dc80:	d00c      	beq.n	3418dc9c <SFDP_BuildGenericDriver+0x4cc>
    {
      /* xx_xx1xb: Bit 7 of the Flag Status Register may be polled any time a Program, Erase, Suspend/Resume
         command is issued, or after a Reset command while the device is busy. The read instruction is 70h.
         Flag Status Register bit definitions: bit[7]: Program or erase controller status (0=busy; 1=ready)*/
      Object->sfdp_private.DriverInfo.ReadWIPCommand = 0x70;
3418dc82:	687b      	ldr	r3, [r7, #4]
3418dc84:	2270      	movs	r2, #112	@ 0x70
3418dc86:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition = 7u;
3418dc8a:	687b      	ldr	r3, [r7, #4]
3418dc8c:	2207      	movs	r2, #7
3418dc8e:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
3418dc92:	687b      	ldr	r3, [r7, #4]
3418dc94:	2200      	movs	r2, #0
3418dc96:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
3418dc9a:	e009      	b.n	3418dcb0 <SFDP_BuildGenericDriver+0x4e0>
    }
    else
    {
      retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D14;
3418dc9c:	2309      	movs	r3, #9
3418dc9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418dca2:	f000 bc9c 	b.w	3418e5de <SFDP_BuildGenericDriver+0xe0e>
3418dca6:	bf00      	nop
3418dca8:	341c01bc 	.word	0x341c01bc
3418dcac:	341c023c 	.word	0x341c023c
    }
  }

  /* Set default value for Read instruction */
  Object->sfdp_private.DriverInfo.ReadInstruction     = SFDP_DRIVER_READ_COMMAND;
3418dcb0:	687b      	ldr	r3, [r7, #4]
3418dcb2:	2203      	movs	r2, #3
3418dcb4:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
  dummyCycles = 0;
3418dcb8:	2300      	movs	r3, #0
3418dcba:	617b      	str	r3, [r7, #20]
  (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418dcbc:	687b      	ldr	r3, [r7, #4]
3418dcbe:	3308      	adds	r3, #8
3418dcc0:	f107 0214 	add.w	r2, r7, #20
3418dcc4:	2101      	movs	r1, #1
3418dcc6:	4618      	mov	r0, r3
3418dcc8:	f7fe fe08 	bl	3418c8dc <SAL_XSPI_MemoryConfig>

  /* ---------------------------------------------------
   *  command based on SFDP_PARAMID_BASIC_SPIPROTOCOL
   * ---------------------------------------------------
   */
  if (((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
3418dccc:	687b      	ldr	r3, [r7, #4]
3418dcce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418dcd2:	f003 0308 	and.w	r3, r3, #8
3418dcd6:	2b00      	cmp	r3, #0
3418dcd8:	f000 80b0 	beq.w	3418de3c <SFDP_BuildGenericDriver+0x66c>
       == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
      && (Object->sfdp_private.Config < EXTMEM_LINK_CONFIG_8LINES))
3418dcdc:	687b      	ldr	r3, [r7, #4]
3418dcde:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418dce2:	2b02      	cmp	r3, #2
3418dce4:	f200 80aa 	bhi.w	3418de3c <SFDP_BuildGenericDriver+0x66c>
  {
    Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
3418dce8:	687b      	ldr	r3, [r7, #4]
3418dcea:	2200      	movs	r2, #0
3418dcec:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_1LINE)
3418dcf0:	687b      	ldr	r3, [r7, #4]
3418dcf2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418dcf6:	2b00      	cmp	r3, #0
3418dcf8:	d04c      	beq.n	3418dd94 <SFDP_BuildGenericDriver+0x5c4>
    {
      /* control if read 1s1s2s is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction != 0u)
3418dcfa:	4bb6      	ldr	r3, [pc, #728]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dcfc:	7c5b      	ldrb	r3, [r3, #17]
3418dcfe:	2b00      	cmp	r3, #0
3418dd00:	d015      	beq.n	3418dd2e <SFDP_BuildGenericDriver+0x55e>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock
3418dd02:	4bb4      	ldr	r3, [pc, #720]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd04:	7c1b      	ldrb	r3, [r3, #16]
3418dd06:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418dd0a:	b2db      	uxtb	r3, r3
3418dd0c:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
3418dd0e:	4bb1      	ldr	r3, [pc, #708]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd10:	7c1b      	ldrb	r3, [r3, #16]
3418dd12:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418dd16:	b2db      	uxtb	r3, r3
3418dd18:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock
3418dd1a:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
3418dd1c:	4bad      	ldr	r3, [pc, #692]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd1e:	7c5a      	ldrb	r2, [r3, #17]
        Object->sfdp_private.DriverInfo.ReadInstruction =
3418dd20:	687b      	ldr	r3, [r7, #4]
3418dd22:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S2S;
3418dd26:	687b      	ldr	r3, [r7, #4]
3418dd28:	2201      	movs	r2, #1
3418dd2a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* control if read 1S2S2S is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction != 0u)
3418dd2e:	4ba9      	ldr	r3, [pc, #676]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd30:	7cdb      	ldrb	r3, [r3, #19]
3418dd32:	2b00      	cmp	r3, #0
3418dd34:	d015      	beq.n	3418dd62 <SFDP_BuildGenericDriver+0x592>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock
3418dd36:	4ba7      	ldr	r3, [pc, #668]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd38:	7c9b      	ldrb	r3, [r3, #18]
3418dd3a:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418dd3e:	b2db      	uxtb	r3, r3
3418dd40:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
3418dd42:	4ba4      	ldr	r3, [pc, #656]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd44:	7c9b      	ldrb	r3, [r3, #18]
3418dd46:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418dd4a:	b2db      	uxtb	r3, r3
3418dd4c:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock
3418dd4e:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
3418dd50:	4ba0      	ldr	r3, [pc, #640]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd52:	7cda      	ldrb	r2, [r3, #19]
        Object->sfdp_private.DriverInfo.ReadInstruction =
3418dd54:	687b      	ldr	r3, [r7, #4]
3418dd56:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S2S2S;
3418dd5a:	687b      	ldr	r3, [r7, #4]
3418dd5c:	2202      	movs	r2, #2
3418dd5e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* The memory work only in 2S2S2S */
      if (JEDEC_Basic.Params.Param_DWORD.D5._2S2S2S_FastReadSupport != 0u)
3418dd62:	4b9c      	ldr	r3, [pc, #624]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd64:	7d1b      	ldrb	r3, [r3, #20]
3418dd66:	f003 0301 	and.w	r3, r3, #1
3418dd6a:	b2db      	uxtb	r3, r3
3418dd6c:	2b00      	cmp	r3, #0
3418dd6e:	d011      	beq.n	3418dd94 <SFDP_BuildGenericDriver+0x5c4>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock
3418dd70:	4b98      	ldr	r3, [pc, #608]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd72:	7e9b      	ldrb	r3, [r3, #26]
3418dd74:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418dd78:	b2db      	uxtb	r3, r3
3418dd7a:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
3418dd7c:	4b95      	ldr	r3, [pc, #596]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd7e:	7e9b      	ldrb	r3, [r3, #26]
3418dd80:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418dd84:	b2db      	uxtb	r3, r3
3418dd86:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock
3418dd88:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
3418dd8a:	4b92      	ldr	r3, [pc, #584]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dd8c:	7eda      	ldrb	r2, [r3, #27]
        Object->sfdp_private.DriverInfo.ReadInstruction =
3418dd8e:	687b      	ldr	r3, [r7, #4]
3418dd90:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    /* the command set is only based on this table */
    /* determine the best line configuration */
    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_2LINES)
3418dd94:	687b      	ldr	r3, [r7, #4]
3418dd96:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418dd9a:	2b01      	cmp	r3, #1
3418dd9c:	d92f      	bls.n	3418ddfe <SFDP_BuildGenericDriver+0x62e>
    {
      if (JEDEC_Basic.Params.Param_DWORD.D5._4S4S4S_FastReadSupport != 0u)
3418dd9e:	4b8d      	ldr	r3, [pc, #564]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418dda0:	7d1b      	ldrb	r3, [r3, #20]
3418dda2:	f003 0310 	and.w	r3, r3, #16
3418dda6:	b2db      	uxtb	r3, r3
3418dda8:	2b00      	cmp	r3, #0
3418ddaa:	d020      	beq.n	3418ddee <SFDP_BuildGenericDriver+0x61e>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock
3418ddac:	4b89      	ldr	r3, [pc, #548]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418ddae:	7f9b      	ldrb	r3, [r3, #30]
3418ddb0:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418ddb4:	b2db      	uxtb	r3, r3
3418ddb6:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
3418ddb8:	4b86      	ldr	r3, [pc, #536]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418ddba:	7f9b      	ldrb	r3, [r3, #30]
3418ddbc:	f3c3 1342 	ubfx	r3, r3, #5, #3
3418ddc0:	b2db      	uxtb	r3, r3
3418ddc2:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock
3418ddc4:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
3418ddc6:	4b83      	ldr	r3, [pc, #524]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418ddc8:	7fda      	ldrb	r2, [r3, #31]
        Object->sfdp_private.DriverInfo.ReadInstruction =
3418ddca:	687b      	ldr	r3, [r7, #4]
3418ddcc:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4S4S;
3418ddd0:	687b      	ldr	r3, [r7, #4]
3418ddd2:	2204      	movs	r2, #4
3418ddd4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        retr = JEDEC_Basic_Manage4S4S4SEnableSequence(Object);
3418ddd8:	6878      	ldr	r0, [r7, #4]
3418ddda:	f000 ffef 	bl	3418edbc <JEDEC_Basic_Manage4S4S4SEnableSequence>
3418ddde:	4603      	mov	r3, r0
3418dde0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (retr != EXTMEM_SFDP_OK)
3418dde4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
3418dde8:	2b00      	cmp	r3, #0
3418ddea:	f040 83f5 	bne.w	3418e5d8 <SFDP_BuildGenericDriver+0xe08>
      }
      else /* other configuration with more 4 lines */
      {
        /* not yet handled */
      }
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418ddee:	687b      	ldr	r3, [r7, #4]
3418ddf0:	3308      	adds	r3, #8
3418ddf2:	f107 0214 	add.w	r2, r7, #20
3418ddf6:	2101      	movs	r1, #1
3418ddf8:	4618      	mov	r0, r3
3418ddfa:	f7fe fd6f 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
#endif /* IS25WP032D_ENABLE_DTR */

    }

    /* Configure the link */
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418ddfe:	687b      	ldr	r3, [r7, #4]
3418de00:	f103 0008 	add.w	r0, r3, #8
                                        &Object->sfdp_private.DriverInfo.SpiPhyLink))
3418de04:	687b      	ldr	r3, [r7, #4]
3418de06:	3364      	adds	r3, #100	@ 0x64
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418de08:	461a      	mov	r2, r3
3418de0a:	2100      	movs	r1, #0
3418de0c:	f7fe fd66 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
3418de10:	4603      	mov	r3, r0
3418de12:	2b00      	cmp	r3, #0
3418de14:	d003      	beq.n	3418de1e <SFDP_BuildGenericDriver+0x64e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418de16:	230c      	movs	r3, #12
3418de18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418de1c:	e3df      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
    }

    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, &dummyCycles))
3418de1e:	687b      	ldr	r3, [r7, #4]
3418de20:	3308      	adds	r3, #8
3418de22:	f107 0214 	add.w	r2, r7, #20
3418de26:	2101      	movs	r1, #1
3418de28:	4618      	mov	r0, r3
3418de2a:	f7fe fd57 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
3418de2e:	4603      	mov	r3, r0
3418de30:	2b00      	cmp	r3, #0
3418de32:	d003      	beq.n	3418de3c <SFDP_BuildGenericDriver+0x66c>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418de34:	230c      	movs	r3, #12
3418de36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418de3a:	e3d0      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
  /* -----------------------------------------------------------------------------------------------------------------
     If an octal DDR table is present and the target is 8D8D8D,
     when switch in octal DDR mode
     -----------------------------------------------------------------------------------------------------------------
  */
  if (((uint32_t)SFDP_PARAMID_OCTAL_DDR == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_OCTAL_DDR))
3418de3c:	687b      	ldr	r3, [r7, #4]
3418de3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418de42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
3418de46:	2b00      	cmp	r3, #0
3418de48:	f000 8087 	beq.w	3418df5a <SFDP_BuildGenericDriver+0x78a>
      && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
3418de4c:	687b      	ldr	r3, [r7, #4]
3418de4e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418de52:	2b03      	cmp	r3, #3
3418de54:	f040 8081 	bne.w	3418df5a <SFDP_BuildGenericDriver+0x78a>
  {
    /* check if we are not already in octal mode */
    if (PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
3418de58:	687b      	ldr	r3, [r7, #4]
3418de5a:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418de5e:	2b09      	cmp	r3, #9
3418de60:	d103      	bne.n	3418de6a <SFDP_BuildGenericDriver+0x69a>
    {
      flag4byteAddress = 1u;
3418de62:	2301      	movs	r3, #1
3418de64:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
3418de68:	e044      	b.n	3418def4 <SFDP_BuildGenericDriver+0x724>
    }
    else
    {
      /* Execute the flash command sequence to switch in octal DDR */
      if (EXTMEM_SFDP_OK == sfdp_enter_octal_mode(Object))
3418de6a:	6878      	ldr	r0, [r7, #4]
3418de6c:	f000 fd22 	bl	3418e8b4 <sfdp_enter_octal_mode>
3418de70:	4603      	mov	r3, r0
3418de72:	2b00      	cmp	r3, #0
3418de74:	d13e      	bne.n	3418def4 <SFDP_BuildGenericDriver+0x724>
      {
        /* switch the memory interface configuration according to the Access protocol field */
        flag4byteAddress = 1u;
3418de76:	2301      	movs	r3, #1
3418de78:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bit commands) */
        if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
3418de7c:	687b      	ldr	r3, [r7, #4]
3418de7e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418de82:	2bc8      	cmp	r3, #200	@ 0xc8
3418de84:	d104      	bne.n	3418de90 <SFDP_BuildGenericDriver+0x6c0>
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8S8D8D;
3418de86:	687b      	ldr	r3, [r7, #4]
3418de88:	2208      	movs	r2, #8
3418de8a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
3418de8e:	e003      	b.n	3418de98 <SFDP_BuildGenericDriver+0x6c8>
        }
        else
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8D8D8D;
3418de90:	687b      	ldr	r3, [r7, #4]
3418de92:	2209      	movs	r2, #9
3418de94:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        }

        /* update the physical link */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418de98:	687b      	ldr	r3, [r7, #4]
3418de9a:	f103 0008 	add.w	r0, r3, #8
                                            &Object->sfdp_private.DriverInfo.SpiPhyLink))
3418de9e:	687b      	ldr	r3, [r7, #4]
3418dea0:	3364      	adds	r3, #100	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418dea2:	461a      	mov	r2, r3
3418dea4:	2100      	movs	r1, #0
3418dea6:	f7fe fd19 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
3418deaa:	4603      	mov	r3, r0
3418deac:	2b00      	cmp	r3, #0
3418deae:	d003      	beq.n	3418deb8 <SFDP_BuildGenericDriver+0x6e8>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418deb0:	230c      	movs	r3, #12
3418deb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418deb6:	e392      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
        }

        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFDu)
3418deb8:	687b      	ldr	r3, [r7, #4]
3418deba:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
3418debe:	2bfd      	cmp	r3, #253	@ 0xfd
3418dec0:	d109      	bne.n	3418ded6 <SFDP_BuildGenericDriver+0x706>
        {
          /* set 20 wait state */
          dummyCycles = 20;
3418dec2:	2314      	movs	r3, #20
3418dec4:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418dec6:	687b      	ldr	r3, [r7, #4]
3418dec8:	3308      	adds	r3, #8
3418deca:	f107 0214 	add.w	r2, r7, #20
3418dece:	2101      	movs	r1, #1
3418ded0:	4618      	mov	r0, r3
3418ded2:	f7fe fd03 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
        }
        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFEu)
3418ded6:	687b      	ldr	r3, [r7, #4]
3418ded8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
3418dedc:	2bfe      	cmp	r3, #254	@ 0xfe
3418dede:	d109      	bne.n	3418def4 <SFDP_BuildGenericDriver+0x724>
        {
          /* set 8 wait state */
          dummyCycles = 8;
3418dee0:	2308      	movs	r3, #8
3418dee2:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418dee4:	687b      	ldr	r3, [r7, #4]
3418dee6:	3308      	adds	r3, #8
3418dee8:	f107 0214 	add.w	r2, r7, #20
3418deec:	2101      	movs	r1, #1
3418deee:	4618      	mov	r0, r3
3418def0:	f7fe fcf4 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
        /* an error occurs when trying to switch the mode                        */
        /* when continue the process and check if another mode could be targeted */
      }
    }

    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
3418def4:	687b      	ldr	r3, [r7, #4]
3418def6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418defa:	f003 0308 	and.w	r3, r3, #8
3418defe:	2b00      	cmp	r3, #0
3418df00:	d019      	beq.n	3418df36 <SFDP_BuildGenericDriver+0x766>
        (JEDEC_Basic.size > 16u))
3418df02:	4b34      	ldr	r3, [pc, #208]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418df04:	681b      	ldr	r3, [r3, #0]
    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
3418df06:	2b10      	cmp	r3, #16
3418df08:	d915      	bls.n	3418df36 <SFDP_BuildGenericDriver+0x766>
      /* 0b00 Command Extension is the same as the Command.
              (Command / Command Extension has the same value for the whole clock period.)*/
      /* 0b01 Command Extension is the inverse of the Command.
              Command Extension acts as a confirmation of the Command */
      /* 0b11 Command and Command Extension forms a 16-bit command word */
      if (JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension > 1u)
3418df0a:	4b32      	ldr	r3, [pc, #200]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418df0c:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
3418df10:	f3c3 1341 	ubfx	r3, r3, #5, #2
3418df14:	b2db      	uxtb	r3, r3
3418df16:	2b01      	cmp	r3, #1
3418df18:	d903      	bls.n	3418df22 <SFDP_BuildGenericDriver+0x752>
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418df1a:	230f      	movs	r3, #15
3418df1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418df20:	e35d      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
      }
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject,
3418df22:	4b2c      	ldr	r3, [pc, #176]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418df24:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
3418df28:	f3c3 1341 	ubfx	r3, r3, #5, #2
3418df2c:	b2db      	uxtb	r3, r3
3418df2e:	461a      	mov	r2, r3
3418df30:	687b      	ldr	r3, [r7, #4]
3418df32:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
                                    (uint8_t)JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension);
    }

    /* In octal mode, check if JEDEC xSPI (Profile 1.0) Parameter Table is provided, and if yes,
       check value of SFDP command dummy cycles in 1st DWORD */
    if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0)
3418df36:	687b      	ldr	r3, [r7, #4]
3418df38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418df3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418df40:	2b00      	cmp	r3, #0
3418df42:	d00a      	beq.n	3418df5a <SFDP_BuildGenericDriver+0x78a>
        == (uint32_t)SFDP_PARAMID_XSPI_V1_0)
    {
      if (JEDEC_XSPI10.Param_DWORD.D1.SFDPCommand_8D8D8DMode_DummyCycles == 1U)
3418df44:	4b24      	ldr	r3, [pc, #144]	@ (3418dfd8 <SFDP_BuildGenericDriver+0x808>)
3418df46:	78db      	ldrb	r3, [r3, #3]
3418df48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418df4c:	b2db      	uxtb	r3, r3
3418df4e:	2b00      	cmp	r3, #0
3418df50:	d003      	beq.n	3418df5a <SFDP_BuildGenericDriver+0x78a>
      {
        SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_OPI);
3418df52:	687b      	ldr	r3, [r7, #4]
3418df54:	2214      	movs	r2, #20
3418df56:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
      }
    }
  }

  /* Check WIP flag with new access mode */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418df5a:	2164      	movs	r1, #100	@ 0x64
3418df5c:	6878      	ldr	r0, [r7, #4]
3418df5e:	f000 fb49 	bl	3418e5f4 <driver_check_FlagBUSY>
3418df62:	4603      	mov	r3, r0
3418df64:	2b00      	cmp	r3, #0
3418df66:	d003      	beq.n	3418df70 <SFDP_BuildGenericDriver+0x7a0>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418df68:	230c      	movs	r3, #12
3418df6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418df6e:	e336      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
  }

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION) ==
3418df70:	687b      	ldr	r3, [r7, #4]
3418df72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418df76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418df7a:	2b00      	cmp	r3, #0
3418df7c:	f000 8182 	beq.w	3418e284 <SFDP_BuildGenericDriver+0xab4>
      (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
  {
    if (0u == flag4byteAddress)
3418df80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
3418df84:	2b00      	cmp	r3, #0
3418df86:	f040 8101 	bne.w	3418e18c <SFDP_BuildGenericDriver+0x9bc>
    {
      /* xxxx_xxx1b: issue instruction B7h (preceding write enable not required) */
      if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x01u))
3418df8a:	4b12      	ldr	r3, [pc, #72]	@ (3418dfd4 <SFDP_BuildGenericDriver+0x804>)
3418df8c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418df90:	f003 0301 	and.w	r3, r3, #1
3418df94:	2b00      	cmp	r3, #0
3418df96:	d021      	beq.n	3418dfdc <SFDP_BuildGenericDriver+0x80c>
      {
        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0))
3418df98:	687b      	ldr	r3, [r7, #4]
3418df9a:	f103 0008 	add.w	r0, r3, #8
3418df9e:	2300      	movs	r3, #0
3418dfa0:	2200      	movs	r2, #0
3418dfa2:	21b7      	movs	r1, #183	@ 0xb7
3418dfa4:	f7fe ff2c 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418dfa8:	4603      	mov	r3, r0
3418dfaa:	2b00      	cmp	r3, #0
3418dfac:	d003      	beq.n	3418dfb6 <SFDP_BuildGenericDriver+0x7e6>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418dfae:	230c      	movs	r3, #12
3418dfb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418dfb4:	e313      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
        }

        /* Set 4-Byte addressing on PHY side */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
3418dfb6:	687b      	ldr	r3, [r7, #4]
3418dfb8:	3308      	adds	r3, #8
3418dfba:	2200      	movs	r2, #0
3418dfbc:	2102      	movs	r1, #2
3418dfbe:	4618      	mov	r0, r3
3418dfc0:	f7fe fc8c 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
3418dfc4:	4603      	mov	r3, r0
3418dfc6:	2b00      	cmp	r3, #0
3418dfc8:	d072      	beq.n	3418e0b0 <SFDP_BuildGenericDriver+0x8e0>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418dfca:	230c      	movs	r3, #12
3418dfcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418dfd0:	e305      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
3418dfd2:	bf00      	nop
3418dfd4:	341c01bc 	.word	0x341c01bc
3418dfd8:	341c0224 	.word	0x341c0224
        }

        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xxxx_xx1xb: issue write enable instruction 06h, then issue instruction B7h */
      else if (0x2u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x2u))
3418dfdc:	4b81      	ldr	r3, [pc, #516]	@ (3418e1e4 <SFDP_BuildGenericDriver+0xa14>)
3418dfde:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418dfe2:	f003 0302 	and.w	r3, r3, #2
3418dfe6:	2b00      	cmp	r3, #0
3418dfe8:	d050      	beq.n	3418e08c <SFDP_BuildGenericDriver+0x8bc>
      {
        /* send command to write enable */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
3418dfea:	687b      	ldr	r3, [r7, #4]
3418dfec:	f103 0008 	add.w	r0, r3, #8
3418dff0:	687b      	ldr	r3, [r7, #4]
3418dff2:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418dff6:	2300      	movs	r3, #0
3418dff8:	2200      	movs	r2, #0
3418dffa:	f7fe ff01 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418dffe:	4603      	mov	r3, r0
3418e000:	2b00      	cmp	r3, #0
3418e002:	d003      	beq.n	3418e00c <SFDP_BuildGenericDriver+0x83c>
                                               Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e004:	230c      	movs	r3, #12
3418e006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418e00a:	e2e8      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
        }

        /* control the write enable */
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e00c:	687b      	ldr	r3, [r7, #4]
3418e00e:	f103 0008 	add.w	r0, r3, #8
3418e012:	687b      	ldr	r3, [r7, #4]
3418e014:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                                   Object->sfdp_private.DriverInfo.ReadWELCommand,
                                                   Object->sfdp_private.DriverInfo.WELAddress,
3418e018:	687b      	ldr	r3, [r7, #4]
3418e01a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e01e:	461e      	mov	r6, r3
                                                   (((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u : 0u)
3418e020:	687b      	ldr	r3, [r7, #4]
3418e022:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
3418e026:	2b00      	cmp	r3, #0
3418e028:	d101      	bne.n	3418e02e <SFDP_BuildGenericDriver+0x85e>
3418e02a:	2301      	movs	r3, #1
3418e02c:	e000      	b.n	3418e030 <SFDP_BuildGenericDriver+0x860>
3418e02e:	2300      	movs	r3, #0
                                                    << Object->sfdp_private.DriverInfo.WELPosition),
3418e030:	687a      	ldr	r2, [r7, #4]
3418e032:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
3418e036:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e038:	b2dc      	uxtb	r4, r3
                                                   1u << Object->sfdp_private.DriverInfo.WELPosition,
3418e03a:	687b      	ldr	r3, [r7, #4]
3418e03c:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
3418e040:	461a      	mov	r2, r3
3418e042:	2301      	movs	r3, #1
3418e044:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418e046:	b2db      	uxtb	r3, r3
3418e048:	687a      	ldr	r2, [r7, #4]
3418e04a:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
3418e04e:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
3418e052:	9502      	str	r5, [sp, #8]
3418e054:	9201      	str	r2, [sp, #4]
3418e056:	9300      	str	r3, [sp, #0]
3418e058:	4623      	mov	r3, r4
3418e05a:	4632      	mov	r2, r6
3418e05c:	f7fe ffdd 	bl	3418d01a <SAL_XSPI_CheckStatusRegister>
3418e060:	4603      	mov	r3, r0
3418e062:	2b00      	cmp	r3, #0
3418e064:	d003      	beq.n	3418e06e <SFDP_BuildGenericDriver+0x89e>
                                                   Object->sfdp_private.ManuID, 1000))
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e066:	230c      	movs	r3, #12
3418e068:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418e06c:	e2b7      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
        }

        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0u))
3418e06e:	687b      	ldr	r3, [r7, #4]
3418e070:	f103 0008 	add.w	r0, r3, #8
3418e074:	2300      	movs	r3, #0
3418e076:	2200      	movs	r2, #0
3418e078:	21b7      	movs	r1, #183	@ 0xb7
3418e07a:	f7fe fec1 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418e07e:	4603      	mov	r3, r0
3418e080:	2b00      	cmp	r3, #0
3418e082:	d015      	beq.n	3418e0b0 <SFDP_BuildGenericDriver+0x8e0>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e084:	230c      	movs	r3, #12
3418e086:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418e08a:	e2a8      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
        }
      }
      /* x1xx_xxxxb: Always operates in 4-Byte address mode */
      else if (0x40u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x40u))
3418e08c:	4b55      	ldr	r3, [pc, #340]	@ (3418e1e4 <SFDP_BuildGenericDriver+0xa14>)
3418e08e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418e092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418e096:	2b00      	cmp	r3, #0
3418e098:	d10a      	bne.n	3418e0b0 <SFDP_BuildGenericDriver+0x8e0>
        /* nothing to do */
        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xx1x_xxxxb: Supports dedicated 4-Byte address instruction set.
                    Consult vendor data sheet for the instruction set definition.*/
      else if (0x20u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x20u))
3418e09a:	4b52      	ldr	r3, [pc, #328]	@ (3418e1e4 <SFDP_BuildGenericDriver+0xa14>)
3418e09c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
3418e0a0:	f003 0320 	and.w	r3, r3, #32
3418e0a4:	2b00      	cmp	r3, #0
3418e0a6:	d103      	bne.n	3418e0b0 <SFDP_BuildGenericDriver+0x8e0>
                     Read instruction is B5h. Bit[0] controls address mode [0=3-Byte;1=4-Byte].
                     Write configuration register instruction is B1h, data length is 2 bytes.
      */
      else
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418e0a8:	230f      	movs	r3, #15
3418e0aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418e0ae:	e296      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>

      }

      /* Set 4 bytes addressing on PHY side */
      if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
3418e0b0:	687b      	ldr	r3, [r7, #4]
3418e0b2:	3308      	adds	r3, #8
3418e0b4:	2200      	movs	r2, #0
3418e0b6:	2102      	movs	r1, #2
3418e0b8:	4618      	mov	r0, r3
3418e0ba:	f7fe fc0f 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
3418e0be:	4603      	mov	r3, r0
3418e0c0:	2b00      	cmp	r3, #0
3418e0c2:	d003      	beq.n	3418e0cc <SFDP_BuildGenericDriver+0x8fc>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e0c4:	230c      	movs	r3, #12
3418e0c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418e0ca:	e288      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
      }

      /* Set the read and program instruction for 4 bytes Address */
      if (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink)
3418e0cc:	687b      	ldr	r3, [r7, #4]
3418e0ce:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e0d2:	2b00      	cmp	r3, #0
3418e0d4:	d12a      	bne.n	3418e12c <SFDP_BuildGenericDriver+0x95c>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_ReadCommand)
3418e0d6:	4b44      	ldr	r3, [pc, #272]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e0d8:	781b      	ldrb	r3, [r3, #0]
3418e0da:	f003 0301 	and.w	r3, r3, #1
3418e0de:	b2db      	uxtb	r3, r3
3418e0e0:	2b00      	cmp	r3, #0
3418e0e2:	d003      	beq.n	3418e0ec <SFDP_BuildGenericDriver+0x91c>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x13U;
3418e0e4:	687b      	ldr	r3, [r7, #4]
3418e0e6:	2213      	movs	r2, #19
3418e0e8:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_PageProgramCommand)
3418e0ec:	4b3e      	ldr	r3, [pc, #248]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e0ee:	781b      	ldrb	r3, [r3, #0]
3418e0f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418e0f4:	b2db      	uxtb	r3, r3
3418e0f6:	2b00      	cmp	r3, #0
3418e0f8:	d003      	beq.n	3418e102 <SFDP_BuildGenericDriver+0x932>
        {
          Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x12u;
3418e0fa:	687b      	ldr	r3, [r7, #4]
3418e0fc:	2212      	movs	r2, #18
3418e0fe:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
        }
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_FastReadCommand)
3418e102:	4b39      	ldr	r3, [pc, #228]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e104:	781b      	ldrb	r3, [r3, #0]
3418e106:	f003 0302 	and.w	r3, r3, #2
3418e10a:	b2db      	uxtb	r3, r3
3418e10c:	2b00      	cmp	r3, #0
3418e10e:	d00d      	beq.n	3418e12c <SFDP_BuildGenericDriver+0x95c>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x0Cu;
3418e110:	687b      	ldr	r3, [r7, #4]
3418e112:	220c      	movs	r2, #12
3418e114:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
          dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
3418e118:	2308      	movs	r3, #8
3418e11a:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418e11c:	687b      	ldr	r3, [r7, #4]
3418e11e:	3308      	adds	r3, #8
3418e120:	f107 0214 	add.w	r2, r7, #20
3418e124:	2101      	movs	r1, #1
3418e126:	4618      	mov	r0, r3
3418e128:	f7fe fbd8 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
        }
      }

      if (PHY_LINK_1S1S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
3418e12c:	687b      	ldr	r3, [r7, #4]
3418e12e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e132:	2b01      	cmp	r3, #1
3418e134:	d10a      	bne.n	3418e14c <SFDP_BuildGenericDriver+0x97c>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S2S_FastReadCommand)
3418e136:	4b2c      	ldr	r3, [pc, #176]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e138:	781b      	ldrb	r3, [r3, #0]
3418e13a:	f003 0304 	and.w	r3, r3, #4
3418e13e:	b2db      	uxtb	r3, r3
3418e140:	2b00      	cmp	r3, #0
3418e142:	d003      	beq.n	3418e14c <SFDP_BuildGenericDriver+0x97c>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x3CU;
3418e144:	687b      	ldr	r3, [r7, #4]
3418e146:	223c      	movs	r2, #60	@ 0x3c
3418e148:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }

      if (PHY_LINK_1S2S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
3418e14c:	687b      	ldr	r3, [r7, #4]
3418e14e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e152:	2b02      	cmp	r3, #2
3418e154:	d10a      	bne.n	3418e16c <SFDP_BuildGenericDriver+0x99c>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S2S2S_FastReadCommand)
3418e156:	4b24      	ldr	r3, [pc, #144]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e158:	781b      	ldrb	r3, [r3, #0]
3418e15a:	f003 0308 	and.w	r3, r3, #8
3418e15e:	b2db      	uxtb	r3, r3
3418e160:	2b00      	cmp	r3, #0
3418e162:	d003      	beq.n	3418e16c <SFDP_BuildGenericDriver+0x99c>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0xBCU;
3418e164:	687b      	ldr	r3, [r7, #4]
3418e166:	22bc      	movs	r2, #188	@ 0xbc
3418e168:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }

      if (PHY_LINK_1S1D1D == Object->sfdp_private.DriverInfo.SpiPhyLink)
3418e16c:	687b      	ldr	r3, [r7, #4]
3418e16e:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e172:	2b03      	cmp	r3, #3
3418e174:	d10a      	bne.n	3418e18c <SFDP_BuildGenericDriver+0x9bc>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1D1D_DTRReadCommand)
3418e176:	4b1c      	ldr	r3, [pc, #112]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e178:	785b      	ldrb	r3, [r3, #1]
3418e17a:	f003 0320 	and.w	r3, r3, #32
3418e17e:	b2db      	uxtb	r3, r3
3418e180:	2b00      	cmp	r3, #0
3418e182:	d003      	beq.n	3418e18c <SFDP_BuildGenericDriver+0x9bc>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x0EU;
3418e184:	687b      	ldr	r3, [r7, #4]
3418e186:	220e      	movs	r2, #14
3418e188:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }
    }

    if ((EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config)
3418e18c:	687b      	ldr	r3, [r7, #4]
3418e18e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
3418e192:	2b03      	cmp	r3, #3
3418e194:	d132      	bne.n	3418e1fc <SFDP_BuildGenericDriver+0xa2c>
        && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
3418e196:	687b      	ldr	r3, [r7, #4]
3418e198:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e19c:	2b00      	cmp	r3, #0
3418e19e:	d12d      	bne.n	3418e1fc <SFDP_BuildGenericDriver+0xa2c>
    {
      /* check if we can switch to 1S8S8S */
      if ((0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
3418e1a0:	4b11      	ldr	r3, [pc, #68]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e1a2:	789b      	ldrb	r3, [r3, #2]
3418e1a4:	f003 0320 	and.w	r3, r3, #32
3418e1a8:	b2db      	uxtb	r3, r3
3418e1aa:	2b00      	cmp	r3, #0
3418e1ac:	d026      	beq.n	3418e1fc <SFDP_BuildGenericDriver+0xa2c>
          && (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
3418e1ae:	4b0e      	ldr	r3, [pc, #56]	@ (3418e1e8 <SFDP_BuildGenericDriver+0xa18>)
3418e1b0:	78db      	ldrb	r3, [r3, #3]
3418e1b2:	f003 0301 	and.w	r3, r3, #1
3418e1b6:	b2db      	uxtb	r3, r3
3418e1b8:	2b00      	cmp	r3, #0
3418e1ba:	d01f      	beq.n	3418e1fc <SFDP_BuildGenericDriver+0xa2c>
      {
        /* Patch Micron write command 0x81 @0x0 0xE7 */
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S8S8S;
3418e1bc:	687b      	ldr	r3, [r7, #4]
3418e1be:	2207      	movs	r2, #7
3418e1c0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418e1c4:	687b      	ldr	r3, [r7, #4]
3418e1c6:	f103 0008 	add.w	r0, r3, #8
                                            &Object->sfdp_private.DriverInfo.SpiPhyLink))
3418e1ca:	687b      	ldr	r3, [r7, #4]
3418e1cc:	3364      	adds	r3, #100	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
3418e1ce:	461a      	mov	r2, r3
3418e1d0:	2100      	movs	r1, #0
3418e1d2:	f7fe fb83 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
3418e1d6:	4603      	mov	r3, r0
3418e1d8:	2b00      	cmp	r3, #0
3418e1da:	d007      	beq.n	3418e1ec <SFDP_BuildGenericDriver+0xa1c>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e1dc:	230c      	movs	r3, #12
3418e1de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
3418e1e2:	e1fc      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
3418e1e4:	341c01bc 	.word	0x341c01bc
3418e1e8:	341c021c 	.word	0x341c021c
        }
        Object->sfdp_private.DriverInfo.ReadInstruction = 0xCC;
3418e1ec:	687b      	ldr	r3, [r7, #4]
3418e1ee:	22cc      	movs	r2, #204	@ 0xcc
3418e1f0:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x8E;
3418e1f4:	687b      	ldr	r3, [r7, #4]
3418e1f6:	228e      	movs	r2, #142	@ 0x8e
3418e1f8:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75

    /*
      need to be study more; it seems that Macronix used it to define the command maybe because only one mode is
      supported in their case
    */
    if (Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_8S8D8D)
3418e1fc:	687b      	ldr	r3, [r7, #4]
3418e1fe:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e202:	2b08      	cmp	r3, #8
3418e204:	d12a      	bne.n	3418e25c <SFDP_BuildGenericDriver+0xa8c>
    {
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand)
3418e206:	4b95      	ldr	r3, [pc, #596]	@ (3418e45c <SFDP_BuildGenericDriver+0xc8c>)
3418e208:	78db      	ldrb	r3, [r3, #3]
3418e20a:	f003 0301 	and.w	r3, r3, #1
3418e20e:	b2db      	uxtb	r3, r3
3418e210:	2b00      	cmp	r3, #0
3418e212:	d003      	beq.n	3418e21c <SFDP_BuildGenericDriver+0xa4c>
      {
        Object->sfdp_private.DriverInfo.PageProgramInstruction  = 0x02u;
3418e214:	687b      	ldr	r3, [r7, #4]
3418e216:	2202      	movs	r2, #2
3418e218:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
      }
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
3418e21c:	4b8f      	ldr	r3, [pc, #572]	@ (3418e45c <SFDP_BuildGenericDriver+0xc8c>)
3418e21e:	789b      	ldrb	r3, [r3, #2]
3418e220:	f003 0320 	and.w	r3, r3, #32
3418e224:	b2db      	uxtb	r3, r3
3418e226:	2b00      	cmp	r3, #0
3418e228:	d00d      	beq.n	3418e246 <SFDP_BuildGenericDriver+0xa76>
      {
        Object->sfdp_private.DriverInfo.ReadInstruction         = 0xCCu;
3418e22a:	687b      	ldr	r3, [r7, #4]
3418e22c:	22cc      	movs	r2, #204	@ 0xcc
3418e22e:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
3418e232:	2308      	movs	r3, #8
3418e234:	617b      	str	r3, [r7, #20]
        (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418e236:	687b      	ldr	r3, [r7, #4]
3418e238:	3308      	adds	r3, #8
3418e23a:	f107 0214 	add.w	r2, r7, #20
3418e23e:	2101      	movs	r1, #1
3418e240:	4618      	mov	r0, r3
3418e242:	f7fe fb4b 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
      }
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8D8D_DTRReadCommand)
3418e246:	4b85      	ldr	r3, [pc, #532]	@ (3418e45c <SFDP_BuildGenericDriver+0xc8c>)
3418e248:	789b      	ldrb	r3, [r3, #2]
3418e24a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
3418e24e:	b2db      	uxtb	r3, r3
3418e250:	2b00      	cmp	r3, #0
3418e252:	d003      	beq.n	3418e25c <SFDP_BuildGenericDriver+0xa8c>
      {
        Object->sfdp_private.DriverInfo.ReadInstruction         = 0xFDu;
3418e254:	687b      	ldr	r3, [r7, #4]
3418e256:	22fd      	movs	r2, #253	@ 0xfd
3418e258:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    Object->sfdp_private.DriverInfo.EraseType1Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType1;
3418e25c:	4b7f      	ldr	r3, [pc, #508]	@ (3418e45c <SFDP_BuildGenericDriver+0xc8c>)
3418e25e:	791a      	ldrb	r2, [r3, #4]
    Object->sfdp_private.DriverInfo.EraseType1Command =
3418e260:	687b      	ldr	r3, [r7, #4]
3418e262:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    Object->sfdp_private.DriverInfo.EraseType2Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType2;
3418e266:	4b7d      	ldr	r3, [pc, #500]	@ (3418e45c <SFDP_BuildGenericDriver+0xc8c>)
3418e268:	795a      	ldrb	r2, [r3, #5]
    Object->sfdp_private.DriverInfo.EraseType2Command =
3418e26a:	687b      	ldr	r3, [r7, #4]
3418e26c:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
    Object->sfdp_private.DriverInfo.EraseType3Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType3;
3418e270:	4b7a      	ldr	r3, [pc, #488]	@ (3418e45c <SFDP_BuildGenericDriver+0xc8c>)
3418e272:	799a      	ldrb	r2, [r3, #6]
    Object->sfdp_private.DriverInfo.EraseType3Command =
3418e274:	687b      	ldr	r3, [r7, #4]
3418e276:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Object->sfdp_private.DriverInfo.EraseType4Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType4;
3418e27a:	4b78      	ldr	r3, [pc, #480]	@ (3418e45c <SFDP_BuildGenericDriver+0xc8c>)
3418e27c:	79da      	ldrb	r2, [r3, #7]
    Object->sfdp_private.DriverInfo.EraseType4Command =
3418e27e:	687b      	ldr	r3, [r7, #4]
3418e280:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
  }

  if (((uint32_t)SFDP_PARAMID_XSPI_V1_0 == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0))
3418e284:	687b      	ldr	r3, [r7, #4]
3418e286:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e28a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
3418e28e:	2b00      	cmp	r3, #0
3418e290:	f000 80f2 	beq.w	3418e478 <SFDP_BuildGenericDriver+0xca8>
      &&
      ((PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
3418e294:	687b      	ldr	r3, [r7, #4]
3418e296:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      &&
3418e29a:	2b09      	cmp	r3, #9
3418e29c:	d005      	beq.n	3418e2aa <SFDP_BuildGenericDriver+0xada>
       || (PHY_LINK_8S8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)))
3418e29e:	687b      	ldr	r3, [r7, #4]
3418e2a0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
3418e2a4:	2b08      	cmp	r3, #8
3418e2a6:	f040 80e7 	bne.w	3418e478 <SFDP_BuildGenericDriver+0xca8>
  {
    uint32_t ClockOut = 0u;
3418e2aa:	2300      	movs	r3, #0
3418e2ac:	60fb      	str	r3, [r7, #12]
    uint32_t MaxFreqMhz;
    /* Read command */
    if (0u != JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand)
3418e2ae:	4b6c      	ldr	r3, [pc, #432]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e2b0:	785b      	ldrb	r3, [r3, #1]
3418e2b2:	2b00      	cmp	r3, #0
3418e2b4:	d004      	beq.n	3418e2c0 <SFDP_BuildGenericDriver+0xaf0>
    {
      Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand;
3418e2b6:	4b6a      	ldr	r3, [pc, #424]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e2b8:	785a      	ldrb	r2, [r3, #1]
3418e2ba:	687b      	ldr	r3, [r7, #4]
3418e2bc:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    if (JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle != 0u)
3418e2c0:	4b67      	ldr	r3, [pc, #412]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e2c2:	7d1b      	ldrb	r3, [r3, #20]
3418e2c4:	f003 031f 	and.w	r3, r3, #31
3418e2c8:	b2db      	uxtb	r3, r3
3418e2ca:	2b00      	cmp	r3, #0
3418e2cc:	d00d      	beq.n	3418e2ea <SFDP_BuildGenericDriver+0xb1a>
    {
      /* Set the default dummy cycle of this mode */
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle;
3418e2ce:	4b64      	ldr	r3, [pc, #400]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e2d0:	7d1b      	ldrb	r3, [r3, #20]
3418e2d2:	f3c3 0304 	ubfx	r3, r3, #0, #5
3418e2d6:	b2db      	uxtb	r3, r3
3418e2d8:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418e2da:	687b      	ldr	r3, [r7, #4]
3418e2dc:	3308      	adds	r3, #8
3418e2de:	f107 0214 	add.w	r2, r7, #20
3418e2e2:	2101      	movs	r1, #1
3418e2e4:	4618      	mov	r0, r3
3418e2e6:	f7fe faf9 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
    }

    /* Adapt the memory interface frequency according to its capabilities */
    MaxFreqMhz = sfdp_getfrequencevalue(JEDEC_Basic.Params.Param_DWORD.D20._8D8D8D_MaximumSpeedWithStrobe);
3418e2ea:	4b5e      	ldr	r3, [pc, #376]	@ (3418e464 <SFDP_BuildGenericDriver+0xc94>)
3418e2ec:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
3418e2f0:	f3c3 1303 	ubfx	r3, r3, #4, #4
3418e2f4:	b2db      	uxtb	r3, r3
3418e2f6:	4618      	mov	r0, r3
3418e2f8:	f000 f9ba 	bl	3418e670 <sfdp_getfrequencevalue>
3418e2fc:	61f8      	str	r0, [r7, #28]
    if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
3418e2fe:	687b      	ldr	r3, [r7, #4]
3418e300:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e302:	69fa      	ldr	r2, [r7, #28]
3418e304:	429a      	cmp	r2, r3
3418e306:	d902      	bls.n	3418e30e <SFDP_BuildGenericDriver+0xb3e>
    {
      /* Adjust the frequency with the ClockIn */
      MaxFreqMhz = Object->sfdp_private.DriverInfo.ClockIn;
3418e308:	687b      	ldr	r3, [r7, #4]
3418e30a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
3418e30c:	61fb      	str	r3, [r7, #28]
    }

    /* Adapt the memory interface frequency according to max requested frequency as defined in configuration table. */
    if (Object->sfdp_public.MaxFreq != 0)
3418e30e:	687b      	ldr	r3, [r7, #4]
3418e310:	681b      	ldr	r3, [r3, #0]
3418e312:	2b00      	cmp	r3, #0
3418e314:	d007      	beq.n	3418e326 <SFDP_BuildGenericDriver+0xb56>
    {
      if (MaxFreqMhz > Object->sfdp_public.MaxFreq)
3418e316:	687b      	ldr	r3, [r7, #4]
3418e318:	681b      	ldr	r3, [r3, #0]
3418e31a:	69fa      	ldr	r2, [r7, #28]
3418e31c:	429a      	cmp	r2, r3
3418e31e:	d902      	bls.n	3418e326 <SFDP_BuildGenericDriver+0xb56>
      {
        /* Adjust the frequency with the max clock frequency defined in configuration table */
        MaxFreqMhz = Object->sfdp_public.MaxFreq;
3418e320:	687b      	ldr	r3, [r7, #4]
3418e322:	681b      	ldr	r3, [r3, #0]
3418e324:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Update the clock to be aligned with selected configuration */
    if (HAL_OK != SAL_XSPI_SetClock(&Object->sfdp_private.SALObject, Object->sfdp_private.DriverInfo.ClockIn,
3418e326:	687b      	ldr	r3, [r7, #4]
3418e328:	f103 0008 	add.w	r0, r3, #8
3418e32c:	687b      	ldr	r3, [r7, #4]
3418e32e:	6e99      	ldr	r1, [r3, #104]	@ 0x68
3418e330:	f107 030c 	add.w	r3, r7, #12
3418e334:	69fa      	ldr	r2, [r7, #28]
3418e336:	f7fe f9a1 	bl	3418c67c <SAL_XSPI_SetClock>
3418e33a:	4603      	mov	r3, r0
3418e33c:	2b00      	cmp	r3, #0
3418e33e:	d003      	beq.n	3418e348 <SFDP_BuildGenericDriver+0xb78>
                                    MaxFreqMhz, &ClockOut))
    {
      retr = EXTMEM_SFDP_ERROR_SETCLOCK;
3418e340:	230d      	movs	r3, #13
3418e342:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
3418e346:	e14a      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
    }
    *FreqUpdated = 1u; /* Used to indicate that the clock configuration has been updated */
3418e348:	683b      	ldr	r3, [r7, #0]
3418e34a:	2201      	movs	r2, #1
3418e34c:	701a      	strb	r2, [r3, #0]

    /* get the dummy cycle value according to the real output clock */
    if ((ClockOut >= CLOCK_200MHZ) && (JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle != 0u))
3418e34e:	68fb      	ldr	r3, [r7, #12]
3418e350:	4a45      	ldr	r2, [pc, #276]	@ (3418e468 <SFDP_BuildGenericDriver+0xc98>)
3418e352:	4293      	cmp	r3, r2
3418e354:	d913      	bls.n	3418e37e <SFDP_BuildGenericDriver+0xbae>
3418e356:	4b42      	ldr	r3, [pc, #264]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e358:	899b      	ldrh	r3, [r3, #12]
3418e35a:	f403 6378 	and.w	r3, r3, #3968	@ 0xf80
3418e35e:	b29b      	uxth	r3, r3
3418e360:	2b00      	cmp	r3, #0
3418e362:	d00c      	beq.n	3418e37e <SFDP_BuildGenericDriver+0xbae>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle;
3418e364:	4b3e      	ldr	r3, [pc, #248]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e366:	899b      	ldrh	r3, [r3, #12]
3418e368:	f3c3 13c4 	ubfx	r3, r3, #7, #5
3418e36c:	b2db      	uxtb	r3, r3
3418e36e:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
3418e370:	4b3b      	ldr	r3, [pc, #236]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e372:	7b1b      	ldrb	r3, [r3, #12]
3418e374:	f3c3 0384 	ubfx	r3, r3, #2, #5
3418e378:	b2db      	uxtb	r3, r3
3418e37a:	623b      	str	r3, [r7, #32]
3418e37c:	e03b      	b.n	3418e3f6 <SFDP_BuildGenericDriver+0xc26>
    }
    else if ((ClockOut >= CLOCK_166MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle != 0u))
3418e37e:	68fb      	ldr	r3, [r7, #12]
3418e380:	4a3a      	ldr	r2, [pc, #232]	@ (3418e46c <SFDP_BuildGenericDriver+0xc9c>)
3418e382:	4293      	cmp	r3, r2
3418e384:	d913      	bls.n	3418e3ae <SFDP_BuildGenericDriver+0xbde>
3418e386:	4b36      	ldr	r3, [pc, #216]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e388:	7cdb      	ldrb	r3, [r3, #19]
3418e38a:	f023 0307 	bic.w	r3, r3, #7
3418e38e:	b2db      	uxtb	r3, r3
3418e390:	2b00      	cmp	r3, #0
3418e392:	d00c      	beq.n	3418e3ae <SFDP_BuildGenericDriver+0xbde>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle;
3418e394:	4b32      	ldr	r3, [pc, #200]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e396:	7cdb      	ldrb	r3, [r3, #19]
3418e398:	f3c3 03c4 	ubfx	r3, r3, #3, #5
3418e39c:	b2db      	uxtb	r3, r3
3418e39e:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
3418e3a0:	4b2f      	ldr	r3, [pc, #188]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e3a2:	8a5b      	ldrh	r3, [r3, #18]
3418e3a4:	f3c3 1384 	ubfx	r3, r3, #6, #5
3418e3a8:	b2db      	uxtb	r3, r3
3418e3aa:	623b      	str	r3, [r7, #32]
3418e3ac:	e023      	b.n	3418e3f6 <SFDP_BuildGenericDriver+0xc26>
    }
    else if ((ClockOut >= CLOCK_133MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle != 0u))
3418e3ae:	68fb      	ldr	r3, [r7, #12]
3418e3b0:	4a2f      	ldr	r2, [pc, #188]	@ (3418e470 <SFDP_BuildGenericDriver+0xca0>)
3418e3b2:	4293      	cmp	r3, r2
3418e3b4:	d913      	bls.n	3418e3de <SFDP_BuildGenericDriver+0xc0e>
3418e3b6:	4b2a      	ldr	r3, [pc, #168]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e3b8:	7c9b      	ldrb	r3, [r3, #18]
3418e3ba:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
3418e3be:	b2db      	uxtb	r3, r3
3418e3c0:	2b00      	cmp	r3, #0
3418e3c2:	d00c      	beq.n	3418e3de <SFDP_BuildGenericDriver+0xc0e>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle;
3418e3c4:	4b26      	ldr	r3, [pc, #152]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e3c6:	7c9b      	ldrb	r3, [r3, #18]
3418e3c8:	f3c3 0344 	ubfx	r3, r3, #1, #5
3418e3cc:	b2db      	uxtb	r3, r3
3418e3ce:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
3418e3d0:	4b23      	ldr	r3, [pc, #140]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e3d2:	691b      	ldr	r3, [r3, #16]
3418e3d4:	f3c3 3304 	ubfx	r3, r3, #12, #5
3418e3d8:	b2db      	uxtb	r3, r3
3418e3da:	623b      	str	r3, [r7, #32]
3418e3dc:	e00b      	b.n	3418e3f6 <SFDP_BuildGenericDriver+0xc26>
    }
    else /* if (ClockOut =< 100Mhz) */
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_DummyCycle;
3418e3de:	4b20      	ldr	r3, [pc, #128]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e3e0:	8a1b      	ldrh	r3, [r3, #16]
3418e3e2:	f3c3 13c4 	ubfx	r3, r3, #7, #5
3418e3e6:	b2db      	uxtb	r3, r3
3418e3e8:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
3418e3ea:	4b1d      	ldr	r3, [pc, #116]	@ (3418e460 <SFDP_BuildGenericDriver+0xc90>)
3418e3ec:	7c1b      	ldrb	r3, [r3, #16]
3418e3ee:	f3c3 0384 	ubfx	r3, r3, #2, #5
3418e3f2:	b2db      	uxtb	r3, r3
3418e3f4:	623b      	str	r3, [r7, #32]
    }

    /* Specific case of GigaDevice memory with wrongly coded SFDP table in JEDEC_SCCR_Map.Param_DWORD.D9 */
    if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
3418e3f6:	687b      	ldr	r3, [r7, #4]
3418e3f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418e3fc:	2bc8      	cmp	r3, #200	@ 0xc8
3418e3fe:	d10a      	bne.n	3418e416 <SFDP_BuildGenericDriver+0xc46>
    {
      dummyCycles = 16;
3418e400:	2310      	movs	r3, #16
3418e402:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418e404:	687b      	ldr	r3, [r7, #4]
3418e406:	3308      	adds	r3, #8
3418e408:	f107 0214 	add.w	r2, r7, #20
3418e40c:	2101      	movs	r1, #1
3418e40e:	4618      	mov	r0, r3
3418e410:	f7fe fa64 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
3418e414:	e030      	b.n	3418e478 <SFDP_BuildGenericDriver+0xca8>
    }
    else
    {
      /* Write the dummy cycle value in the configuration register using information coming from SCCR Map */
      if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
3418e416:	687b      	ldr	r3, [r7, #4]
3418e418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
3418e41c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
3418e420:	2b00      	cmp	r3, #0
3418e422:	d017      	beq.n	3418e454 <SFDP_BuildGenericDriver+0xc84>
          && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
3418e424:	4b13      	ldr	r3, [pc, #76]	@ (3418e474 <SFDP_BuildGenericDriver+0xca4>)
3418e426:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418e42a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418e42e:	b2db      	uxtb	r3, r3
3418e430:	2b00      	cmp	r3, #0
3418e432:	d00f      	beq.n	3418e454 <SFDP_BuildGenericDriver+0xc84>
      {
        /* Update the frequency with MaxFreqMhz information */
        if (sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
3418e434:	6a39      	ldr	r1, [r7, #32]
3418e436:	6878      	ldr	r0, [r7, #4]
3418e438:	f000 fb20 	bl	3418ea7c <sfdp_set_dummycycle>
3418e43c:	4603      	mov	r3, r0
3418e43e:	2b00      	cmp	r3, #0
3418e440:	d11a      	bne.n	3418e478 <SFDP_BuildGenericDriver+0xca8>
        {
          /* Set the dummy cycle corresponding */
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
3418e442:	687b      	ldr	r3, [r7, #4]
3418e444:	3308      	adds	r3, #8
3418e446:	f107 0214 	add.w	r2, r7, #20
3418e44a:	2101      	movs	r1, #1
3418e44c:	4618      	mov	r0, r3
3418e44e:	f7fe fa45 	bl	3418c8dc <SAL_XSPI_MemoryConfig>
        if (sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
3418e452:	e011      	b.n	3418e478 <SFDP_BuildGenericDriver+0xca8>
        }
      }
      else
      {
        retr = EXTMEM_SFDP_ERROR_CONFIGDUMMY;
3418e454:	230e      	movs	r3, #14
3418e456:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
3418e45a:	e0c0      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
3418e45c:	341c021c 	.word	0x341c021c
3418e460:	341c0224 	.word	0x341c0224
3418e464:	341c01bc 	.word	0x341c01bc
3418e468:	0bebc1ff 	.word	0x0bebc1ff
3418e46c:	09e4f57f 	.word	0x09e4f57f
3418e470:	07ed6b3f 	.word	0x07ed6b3f
3418e474:	341c023c 	.word	0x341c023c
      }
    }
  }

  /* Manufacturer-specific overrides for write enable command (must be at end to avoid being overridden) */
  if (Object->sfdp_private.ManuID == 0xC2) /* Macronix manufacturer ID */
3418e478:	687b      	ldr	r3, [r7, #4]
3418e47a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418e47e:	2bc2      	cmp	r3, #194	@ 0xc2
3418e480:	f040 80ac 	bne.w	3418e5dc <SFDP_BuildGenericDriver+0xe0c>
  {
    static volatile uint32_t debug_macronix_override = 0x1234; // Debug: verify override is executed
    (void)debug_macronix_override; // Suppress unused variable warning
3418e484:	4b59      	ldr	r3, [pc, #356]	@ (3418e5ec <SFDP_BuildGenericDriver+0xe1c>)
3418e486:	681b      	ldr	r3, [r3, #0]
    
    /* MX25L6433F and other Macronix NOR flash: Force correct parameters */
    
    /* Write Enable parameters */
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND; // 0x06
3418e488:	687b      	ldr	r3, [r7, #4]
3418e48a:	2206      	movs	r2, #6
3418e48c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
    Object->sfdp_private.DriverInfo.ReadWELCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND; // 0x05  
3418e490:	687b      	ldr	r3, [r7, #4]
3418e492:	2205      	movs	r2, #5
3418e494:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    Object->sfdp_private.DriverInfo.WELPosition = 1;        // WEL bit is at position 1
3418e498:	687b      	ldr	r3, [r7, #4]
3418e49a:	2201      	movs	r2, #1
3418e49c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
    Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;    // WEL=1 means write enabled
3418e4a0:	687b      	ldr	r3, [r7, #4]
3418e4a2:	2200      	movs	r2, #0
3418e4a4:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
    Object->sfdp_private.DriverInfo.WELAddress = 0;         // Status register address 0
3418e4a8:	687b      	ldr	r3, [r7, #4]
3418e4aa:	2200      	movs	r2, #0
3418e4ac:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    
    /* Basic commands - Use standard 1-wire interface for MX25L6433F */
    Object->sfdp_private.DriverInfo.ReadInstruction = 0x03; // 0x03 - Standard Read Data
3418e4b0:	687b      	ldr	r3, [r7, #4]
3418e4b2:	2203      	movs	r2, #3
3418e4b4:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x02; // 0x02 - Standard Page Program
3418e4b8:	687b      	ldr	r3, [r7, #4]
3418e4ba:	2202      	movs	r2, #2
3418e4bc:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
    
    /* Erase timing parameters for MX25L6433F (64Mbit) */
    Object->sfdp_private.DriverInfo.EraseChipTiming = 120000; // 120 seconds max chip erase
3418e4c0:	687b      	ldr	r3, [r7, #4]
3418e4c2:	4a4b      	ldr	r2, [pc, #300]	@ (3418e5f0 <SFDP_BuildGenericDriver+0xe20>)
3418e4c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (Object->sfdp_private.DriverInfo.EraseType1Timing == 0) Object->sfdp_private.DriverInfo.EraseType1Timing = 250;   // 4KB sector erase: 250ms max
3418e4c8:	687b      	ldr	r3, [r7, #4]
3418e4ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
3418e4ce:	2b00      	cmp	r3, #0
3418e4d0:	d103      	bne.n	3418e4da <SFDP_BuildGenericDriver+0xd0a>
3418e4d2:	687b      	ldr	r3, [r7, #4]
3418e4d4:	22fa      	movs	r2, #250	@ 0xfa
3418e4d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (Object->sfdp_private.DriverInfo.EraseType2Timing == 0) Object->sfdp_private.DriverInfo.EraseType2Timing = 1000;  // 32KB block erase: 1s max  
3418e4da:	687b      	ldr	r3, [r7, #4]
3418e4dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
3418e4e0:	2b00      	cmp	r3, #0
3418e4e2:	d104      	bne.n	3418e4ee <SFDP_BuildGenericDriver+0xd1e>
3418e4e4:	687b      	ldr	r3, [r7, #4]
3418e4e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
3418e4ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    if (Object->sfdp_private.DriverInfo.EraseType3Timing == 0) Object->sfdp_private.DriverInfo.EraseType3Timing = 2000;  // 64KB block erase: 2s max
3418e4ee:	687b      	ldr	r3, [r7, #4]
3418e4f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
3418e4f4:	2b00      	cmp	r3, #0
3418e4f6:	d104      	bne.n	3418e502 <SFDP_BuildGenericDriver+0xd32>
3418e4f8:	687b      	ldr	r3, [r7, #4]
3418e4fa:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
3418e4fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    
    /* Status register parameters for WIP (Write In Progress) */
    Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND; // 0x05
3418e502:	687b      	ldr	r3, [r7, #4]
3418e504:	2205      	movs	r2, #5
3418e506:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
    Object->sfdp_private.DriverInfo.WIPPosition = 0;         // WIP bit at position 0
3418e50a:	687b      	ldr	r3, [r7, #4]
3418e50c:	2200      	movs	r2, #0
3418e50e:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
    Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0;     // WIP=1 means busy
3418e512:	687b      	ldr	r3, [r7, #4]
3418e514:	2200      	movs	r2, #0
3418e516:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
    
    /* Ensure correct page size for MX25L6433F */
    Object->sfdp_private.PageSize = 256; // Force 256-byte page size (0x100)
3418e51a:	687b      	ldr	r3, [r7, #4]
3418e51c:	f44f 7280 	mov.w	r2, #256	@ 0x100
3418e520:	661a      	str	r2, [r3, #96]	@ 0x60
    
    /* Clear block protection for MX25L6433F - this is critical for programming */
    
    /* Method 1: Standard WREN + WRSR approach */
    uint8_t status_reg = 0x00; // Clear all protection bits (BP3,BP2,BP1,BP0 = 0000)
3418e522:	2300      	movs	r3, #0
3418e524:	72fb      	strb	r3, [r7, #11]
    (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND, NULL, 0); // Write Enable
3418e526:	687b      	ldr	r3, [r7, #4]
3418e528:	f103 0008 	add.w	r0, r3, #8
3418e52c:	2300      	movs	r3, #0
3418e52e:	2200      	movs	r2, #0
3418e530:	2106      	movs	r1, #6
3418e532:	f7fe fc65 	bl	3418ce00 <SAL_XSPI_CommandSendData>
    HAL_Delay(1); // Ensure WREN setup
3418e536:	2001      	movs	r0, #1
3418e538:	f7f2 febc 	bl	341812b4 <HAL_Delay>
    (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x01, &status_reg, 1); // Write Status Register (WRSR) - clear protection
3418e53c:	687b      	ldr	r3, [r7, #4]
3418e53e:	f103 0008 	add.w	r0, r3, #8
3418e542:	f107 020b 	add.w	r2, r7, #11
3418e546:	2301      	movs	r3, #1
3418e548:	2101      	movs	r1, #1
3418e54a:	f7fe fc59 	bl	3418ce00 <SAL_XSPI_CommandSendData>
    HAL_Delay(5); // Wait for status register write completion
3418e54e:	2005      	movs	r0, #5
3418e550:	f7f2 feb0 	bl	341812b4 <HAL_Delay>
    
    /* Method 2: Verify and retry if needed */
    uint8_t status_readback = 0xFF;
3418e554:	23ff      	movs	r3, #255	@ 0xff
3418e556:	72bb      	strb	r3, [r7, #10]
    (void)SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x05, &status_readback, 1); // Read Status Register
3418e558:	687b      	ldr	r3, [r7, #4]
3418e55a:	f103 0008 	add.w	r0, r3, #8
3418e55e:	f107 020a 	add.w	r2, r7, #10
3418e562:	2301      	movs	r3, #1
3418e564:	2105      	movs	r1, #5
3418e566:	f7fe fc9f 	bl	3418cea8 <SAL_XSPI_SendReadCommand>
    if (status_readback & 0x7C) // Check if BP3,BP2,BP1,BP0,TB bits are still set
3418e56a:	7abb      	ldrb	r3, [r7, #10]
3418e56c:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
3418e570:	2b00      	cmp	r3, #0
3418e572:	d02c      	beq.n	3418e5ce <SFDP_BuildGenericDriver+0xdfe>
    {
      /* Try EWSR (Enable Write Status Register) approach for stubborn protection */
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x50, NULL, 0); // EWSR
3418e574:	687b      	ldr	r3, [r7, #4]
3418e576:	f103 0008 	add.w	r0, r3, #8
3418e57a:	2300      	movs	r3, #0
3418e57c:	2200      	movs	r2, #0
3418e57e:	2150      	movs	r1, #80	@ 0x50
3418e580:	f7fe fc3e 	bl	3418ce00 <SAL_XSPI_CommandSendData>
      HAL_Delay(1);
3418e584:	2001      	movs	r0, #1
3418e586:	f7f2 fe95 	bl	341812b4 <HAL_Delay>
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x01, &status_reg, 1); // WRSR again
3418e58a:	687b      	ldr	r3, [r7, #4]
3418e58c:	f103 0008 	add.w	r0, r3, #8
3418e590:	f107 020b 	add.w	r2, r7, #11
3418e594:	2301      	movs	r3, #1
3418e596:	2101      	movs	r1, #1
3418e598:	f7fe fc32 	bl	3418ce00 <SAL_XSPI_CommandSendData>
      HAL_Delay(10);
3418e59c:	200a      	movs	r0, #10
3418e59e:	f7f2 fe89 	bl	341812b4 <HAL_Delay>
      
      /* Try Global Block Unprotect if available */
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND, NULL, 0);
3418e5a2:	687b      	ldr	r3, [r7, #4]
3418e5a4:	f103 0008 	add.w	r0, r3, #8
3418e5a8:	2300      	movs	r3, #0
3418e5aa:	2200      	movs	r2, #0
3418e5ac:	2106      	movs	r1, #6
3418e5ae:	f7fe fc27 	bl	3418ce00 <SAL_XSPI_CommandSendData>
      HAL_Delay(1);
3418e5b2:	2001      	movs	r0, #1
3418e5b4:	f7f2 fe7e 	bl	341812b4 <HAL_Delay>
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x98, NULL, 0); // GBULK (Global Block Unlock)
3418e5b8:	687b      	ldr	r3, [r7, #4]
3418e5ba:	f103 0008 	add.w	r0, r3, #8
3418e5be:	2300      	movs	r3, #0
3418e5c0:	2200      	movs	r2, #0
3418e5c2:	2198      	movs	r1, #152	@ 0x98
3418e5c4:	f7fe fc1c 	bl	3418ce00 <SAL_XSPI_CommandSendData>
      HAL_Delay(10);
3418e5c8:	200a      	movs	r0, #10
3418e5ca:	f7f2 fe73 	bl	341812b4 <HAL_Delay>
    }
    
    debug_macronix_override = 0x5678; // Debug: override completed
3418e5ce:	4b07      	ldr	r3, [pc, #28]	@ (3418e5ec <SFDP_BuildGenericDriver+0xe1c>)
3418e5d0:	f245 6278 	movw	r2, #22136	@ 0x5678
3418e5d4:	601a      	str	r2, [r3, #0]
3418e5d6:	e002      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
          goto error;
3418e5d8:	bf00      	nop
3418e5da:	e000      	b.n	3418e5de <SFDP_BuildGenericDriver+0xe0e>
  }

error :
3418e5dc:	bf00      	nop
  return retr;
3418e5de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
3418e5e2:	4618      	mov	r0, r3
3418e5e4:	372c      	adds	r7, #44	@ 0x2c
3418e5e6:	46bd      	mov	sp, r7
3418e5e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
3418e5ea:	bf00      	nop
3418e5ec:	341c000c 	.word	0x341c000c
3418e5f0:	0001d4c0 	.word	0x0001d4c0

3418e5f4 <driver_check_FlagBUSY>:
  * @retval EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef Status of the operation: EXTMEM_DRIVER_NOR_SFDP_OK if not busy,
  *         error code otherwise.
  */
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_check_FlagBUSY(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject,
                                                           uint32_t Timeout)
{
3418e5f4:	b5f0      	push	{r4, r5, r6, r7, lr}
3418e5f6:	b089      	sub	sp, #36	@ 0x24
3418e5f8:	af04      	add	r7, sp, #16
3418e5fa:	6078      	str	r0, [r7, #4]
3418e5fc:	6039      	str	r1, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUSY;
3418e5fe:	23fb      	movs	r3, #251	@ 0xfb
3418e600:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR((uint8_t *)__func__)
  if (0u != SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand)
3418e602:	687b      	ldr	r3, [r7, #4]
3418e604:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
3418e608:	2b00      	cmp	r3, #0
3418e60a:	d02b      	beq.n	3418e664 <driver_check_FlagBUSY+0x70>
  {
    /* check that the WIP flag is not set */
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418e60c:	687b      	ldr	r3, [r7, #4]
3418e60e:	f103 0008 	add.w	r0, r3, #8
3418e612:	687b      	ldr	r3, [r7, #4]
3418e614:	f893 406c 	ldrb.w	r4, [r3, #108]	@ 0x6c
                                               SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
                                               SFDPObject->sfdp_private.DriverInfo.WIPAddress,
3418e618:	687b      	ldr	r3, [r7, #4]
3418e61a:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418e61e:	461e      	mov	r6, r3
                                               SFDPObject->sfdp_private.DriverInfo.WIPBusyPolarity
3418e620:	687b      	ldr	r3, [r7, #4]
3418e622:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
3418e626:	461a      	mov	r2, r3
                                               << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
3418e628:	687b      	ldr	r3, [r7, #4]
3418e62a:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
3418e62e:	fa02 f303 	lsl.w	r3, r2, r3
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418e632:	b2dd      	uxtb	r5, r3
                                               1u << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
3418e634:	687b      	ldr	r3, [r7, #4]
3418e636:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
3418e63a:	461a      	mov	r2, r3
3418e63c:	2301      	movs	r3, #1
3418e63e:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
3418e640:	b2db      	uxtb	r3, r3
3418e642:	687a      	ldr	r2, [r7, #4]
3418e644:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
3418e648:	6839      	ldr	r1, [r7, #0]
3418e64a:	9102      	str	r1, [sp, #8]
3418e64c:	9201      	str	r2, [sp, #4]
3418e64e:	9300      	str	r3, [sp, #0]
3418e650:	462b      	mov	r3, r5
3418e652:	4632      	mov	r2, r6
3418e654:	4621      	mov	r1, r4
3418e656:	f7fe fce0 	bl	3418d01a <SAL_XSPI_CheckStatusRegister>
3418e65a:	4603      	mov	r3, r0
3418e65c:	2b00      	cmp	r3, #0
3418e65e:	d101      	bne.n	3418e664 <driver_check_FlagBUSY+0x70>
                                               SFDPObject->sfdp_private.ManuID, Timeout))
    {
      retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418e660:	2300      	movs	r3, #0
3418e662:	73fb      	strb	r3, [r7, #15]
    }
  }
  return retr;
3418e664:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418e668:	4618      	mov	r0, r3
3418e66a:	3714      	adds	r7, #20
3418e66c:	46bd      	mov	sp, r7
3418e66e:	bdf0      	pop	{r4, r5, r6, r7, pc}

3418e670 <sfdp_getfrequencevalue>:
  * @brief Returns the frequency value in Hz corresponding to a bit field.
  * @param BitField Bit field value from SFDP table.
  * @return Frequency value in Hz, or 0 if unknown.
  */
uint32_t sfdp_getfrequencevalue(uint32_t BitField)
{
3418e670:	b4b0      	push	{r4, r5, r7}
3418e672:	b08b      	sub	sp, #44	@ 0x2c
3418e674:	af00      	add	r7, sp, #0
3418e676:	6078      	str	r0, [r7, #4]
  const uint16_t freqMhz_table[] = { 0x0, 33, 50, 66, 80, 100, 133, 166, 200, 250, 266, 333, 400 };
3418e678:	4b0e      	ldr	r3, [pc, #56]	@ (3418e6b4 <sfdp_getfrequencevalue+0x44>)
3418e67a:	f107 040c 	add.w	r4, r7, #12
3418e67e:	461d      	mov	r5, r3
3418e680:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
3418e682:	c40f      	stmia	r4!, {r0, r1, r2, r3}
3418e684:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
3418e688:	c403      	stmia	r4!, {r0, r1}
3418e68a:	8022      	strh	r2, [r4, #0]
  SFDP_DEBUG_STR(__func__);

  if (BitField < 0b1010u)
3418e68c:	687b      	ldr	r3, [r7, #4]
3418e68e:	2b09      	cmp	r3, #9
3418e690:	d80a      	bhi.n	3418e6a8 <sfdp_getfrequencevalue+0x38>
  {
    return (uint32_t)freqMhz_table[BitField] * 1000000u;
3418e692:	687b      	ldr	r3, [r7, #4]
3418e694:	005b      	lsls	r3, r3, #1
3418e696:	3328      	adds	r3, #40	@ 0x28
3418e698:	443b      	add	r3, r7
3418e69a:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
3418e69e:	461a      	mov	r2, r3
3418e6a0:	4b05      	ldr	r3, [pc, #20]	@ (3418e6b8 <sfdp_getfrequencevalue+0x48>)
3418e6a2:	fb02 f303 	mul.w	r3, r2, r3
3418e6a6:	e000      	b.n	3418e6aa <sfdp_getfrequencevalue+0x3a>
  }
  return 0; /* the max frequency is unknown */
3418e6a8:	2300      	movs	r3, #0
}
3418e6aa:	4618      	mov	r0, r3
3418e6ac:	372c      	adds	r7, #44	@ 0x2c
3418e6ae:	46bd      	mov	sp, r7
3418e6b0:	bcb0      	pop	{r4, r5, r7}
3418e6b2:	4770      	bx	lr
3418e6b4:	3418f12c 	.word	0x3418f12c
3418e6b8:	000f4240 	.word	0x000f4240

3418e6bc <sfdp_get_paraminfo>:
  * @param Param_info Pointer to the parameter info structure to be filled.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_get_paraminfo(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t sfdp_address,
                                      SFDP_ParameterTable_t *Param_info)
{
3418e6bc:	b580      	push	{r7, lr}
3418e6be:	b088      	sub	sp, #32
3418e6c0:	af00      	add	r7, sp, #0
3418e6c2:	60f8      	str	r0, [r7, #12]
3418e6c4:	60b9      	str	r1, [r7, #8]
3418e6c6:	607a      	str	r2, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418e6c8:	2300      	movs	r3, #0
3418e6ca:	77fb      	strb	r3, [r7, #31]
  SFDP_ParameterHeader_t sfdp_param_header = {0};
3418e6cc:	f107 0314 	add.w	r3, r7, #20
3418e6d0:	2200      	movs	r2, #0
3418e6d2:	601a      	str	r2, [r3, #0]
3418e6d4:	605a      	str	r2, [r3, #4]
  SFDP_DEBUG_STR(__func__);

  /* send the SFDP command to read the header */
  if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, sfdp_address,
3418e6d6:	68fb      	ldr	r3, [r7, #12]
3418e6d8:	f103 0008 	add.w	r0, r3, #8
3418e6dc:	f107 0214 	add.w	r2, r7, #20
3418e6e0:	2308      	movs	r3, #8
3418e6e2:	68b9      	ldr	r1, [r7, #8]
3418e6e4:	f7fe fa4c 	bl	3418cb80 <SAL_XSPI_GetSFDP>
3418e6e8:	4603      	mov	r3, r0
3418e6ea:	2b00      	cmp	r3, #0
3418e6ec:	d002      	beq.n	3418e6f4 <sfdp_get_paraminfo+0x38>
                                 (uint8_t *)&sfdp_param_header, SFDP_PARAM_HEADER_SIZE))
  {
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
3418e6ee:	2303      	movs	r3, #3
3418e6f0:	77fb      	strb	r3, [r7, #31]
    goto error;
3418e6f2:	e0d9      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
  }

  Param_info->type = SFDP_PARAMID_UNKNOWN;
3418e6f4:	687b      	ldr	r3, [r7, #4]
3418e6f6:	2200      	movs	r2, #0
3418e6f8:	601a      	str	r2, [r3, #0]
  Param_info->size = sfdp_param_header.Length ;
3418e6fa:	7dfa      	ldrb	r2, [r7, #23]
3418e6fc:	687b      	ldr	r3, [r7, #4]
3418e6fe:	721a      	strb	r2, [r3, #8]
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
3418e700:	7ebb      	ldrb	r3, [r7, #26]
3418e702:	041a      	lsls	r2, r3, #16
                         | ((uint32_t)sfdp_param_header.TableAddressPointer[1u] << 8u)
3418e704:	7e7b      	ldrb	r3, [r7, #25]
3418e706:	021b      	lsls	r3, r3, #8
3418e708:	4313      	orrs	r3, r2
                         | ((uint32_t)sfdp_param_header.TableAddressPointer[0u]));
3418e70a:	7e3a      	ldrb	r2, [r7, #24]
3418e70c:	431a      	orrs	r2, r3
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
3418e70e:	687b      	ldr	r3, [r7, #4]
3418e710:	605a      	str	r2, [r3, #4]

  if ((sfdp_param_header.ID_msb > 0x00u) && (sfdp_param_header.ID_msb < 0x80u))
3418e712:	7efb      	ldrb	r3, [r7, #27]
3418e714:	2b00      	cmp	r3, #0
3418e716:	d010      	beq.n	3418e73a <sfdp_get_paraminfo+0x7e>
3418e718:	7efb      	ldrb	r3, [r7, #27]
3418e71a:	b25b      	sxtb	r3, r3
3418e71c:	2b00      	cmp	r3, #0
3418e71e:	db0c      	blt.n	3418e73a <sfdp_get_paraminfo+0x7e>
  {
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
3418e720:	7d3b      	ldrb	r3, [r7, #20]
3418e722:	f003 0301 	and.w	r3, r3, #1
3418e726:	2b00      	cmp	r3, #0
3418e728:	d003      	beq.n	3418e732 <sfdp_get_paraminfo+0x76>
    {
      Param_info->type = SFDP_PARAMID_VENDOR;
3418e72a:	687b      	ldr	r3, [r7, #4]
3418e72c:	2201      	movs	r2, #1
3418e72e:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
3418e730:	e0ba      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_VENDOR");
    }
    else
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_VENDOR;
3418e732:	687b      	ldr	r3, [r7, #4]
3418e734:	2202      	movs	r2, #2
3418e736:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
3418e738:	e0b6      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_VENDOR");
    }
  }
  else if (sfdp_param_header.ID_msb >= 0x80u)
3418e73a:	7efb      	ldrb	r3, [r7, #27]
3418e73c:	b25b      	sxtb	r3, r3
3418e73e:	2b00      	cmp	r3, #0
3418e740:	f280 80ae 	bge.w	3418e8a0 <sfdp_get_paraminfo+0x1e4>
  {
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x00u)
3418e744:	7d3b      	ldrb	r3, [r7, #20]
3418e746:	f003 0301 	and.w	r3, r3, #1
3418e74a:	2b00      	cmp	r3, #0
3418e74c:	d102      	bne.n	3418e754 <sfdp_get_paraminfo+0x98>
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_JEDEC;
3418e74e:	687b      	ldr	r3, [r7, #4]
3418e750:	2204      	movs	r2, #4
3418e752:	601a      	str	r2, [r3, #0]
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_JEDEC");
    }

    if (sfdp_param_header.ID_msb == SFDP_BASIC_PARAMETER_TABLE_MSB)
3418e754:	7efb      	ldrb	r3, [r7, #27]
3418e756:	2bff      	cmp	r3, #255	@ 0xff
3418e758:	f040 80a6 	bne.w	3418e8a8 <sfdp_get_paraminfo+0x1ec>
    {
      switch (sfdp_param_header.ID_lsb)
3418e75c:	7d3b      	ldrb	r3, [r7, #20]
3418e75e:	2b0f      	cmp	r3, #15
3418e760:	dc4c      	bgt.n	3418e7fc <sfdp_get_paraminfo+0x140>
3418e762:	2b00      	cmp	r3, #0
3418e764:	da24      	bge.n	3418e7b0 <sfdp_get_paraminfo+0xf4>
          Param_info->type = SFDP_PARAMID_RESERVED;
          SFDP_DEBUG_STR("-> info SFDP_PARAMID_RESERVED");
          break;
        default :
          SFDP_DEBUG_STR("-> info SFDP_PARAMID_????");
          break;
3418e766:	e09e      	b.n	3418e8a6 <sfdp_get_paraminfo+0x1ea>
      switch (sfdp_param_header.ID_lsb)
3418e768:	3b81      	subs	r3, #129	@ 0x81
3418e76a:	2b0d      	cmp	r3, #13
3418e76c:	f200 809b 	bhi.w	3418e8a6 <sfdp_get_paraminfo+0x1ea>
3418e770:	a201      	add	r2, pc, #4	@ (adr r2, 3418e778 <sfdp_get_paraminfo+0xbc>)
3418e772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418e776:	bf00      	nop
3418e778:	3418e81d 	.word	0x3418e81d
3418e77c:	3418e8a7 	.word	0x3418e8a7
3418e780:	3418e8a7 	.word	0x3418e8a7
3418e784:	3418e82d 	.word	0x3418e82d
3418e788:	3418e8a7 	.word	0x3418e8a7
3418e78c:	3418e8a7 	.word	0x3418e8a7
3418e790:	3418e847 	.word	0x3418e847
3418e794:	3418e851 	.word	0x3418e851
3418e798:	3418e8a7 	.word	0x3418e8a7
3418e79c:	3418e8a7 	.word	0x3418e8a7
3418e7a0:	3418e86f 	.word	0x3418e86f
3418e7a4:	3418e8a7 	.word	0x3418e8a7
3418e7a8:	3418e883 	.word	0x3418e883
3418e7ac:	3418e88d 	.word	0x3418e88d
3418e7b0:	2b0f      	cmp	r3, #15
3418e7b2:	d878      	bhi.n	3418e8a6 <sfdp_get_paraminfo+0x1ea>
3418e7b4:	a201      	add	r2, pc, #4	@ (adr r2, 3418e7bc <sfdp_get_paraminfo+0x100>)
3418e7b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418e7ba:	bf00      	nop
3418e7bc:	3418e807 	.word	0x3418e807
3418e7c0:	3418e8a7 	.word	0x3418e8a7
3418e7c4:	3418e8a7 	.word	0x3418e8a7
3418e7c8:	3418e825 	.word	0x3418e825
3418e7cc:	3418e8a7 	.word	0x3418e8a7
3418e7d0:	3418e835 	.word	0x3418e835
3418e7d4:	3418e83d 	.word	0x3418e83d
3418e7d8:	3418e8a7 	.word	0x3418e8a7
3418e7dc:	3418e8a7 	.word	0x3418e8a7
3418e7e0:	3418e85b 	.word	0x3418e85b
3418e7e4:	3418e865 	.word	0x3418e865
3418e7e8:	3418e8a7 	.word	0x3418e8a7
3418e7ec:	3418e879 	.word	0x3418e879
3418e7f0:	3418e8a7 	.word	0x3418e8a7
3418e7f4:	3418e8a7 	.word	0x3418e8a7
3418e7f8:	3418e897 	.word	0x3418e897
3418e7fc:	2b8e      	cmp	r3, #142	@ 0x8e
3418e7fe:	dc52      	bgt.n	3418e8a6 <sfdp_get_paraminfo+0x1ea>
3418e800:	2b81      	cmp	r3, #129	@ 0x81
3418e802:	dab1      	bge.n	3418e768 <sfdp_get_paraminfo+0xac>
          break;
3418e804:	e04f      	b.n	3418e8a6 <sfdp_get_paraminfo+0x1ea>
          Param_info->type = SFDP_PARAMID_BASIC_SPIPROTOCOL;
3418e806:	687b      	ldr	r3, [r7, #4]
3418e808:	2208      	movs	r2, #8
3418e80a:	601a      	str	r2, [r3, #0]
          Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
3418e80c:	7dfb      	ldrb	r3, [r7, #23]
                             ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
3418e80e:	2b17      	cmp	r3, #23
3418e810:	bf28      	it	cs
3418e812:	2317      	movcs	r3, #23
3418e814:	b2da      	uxtb	r2, r3
          Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
3418e816:	687b      	ldr	r3, [r7, #4]
3418e818:	721a      	strb	r2, [r3, #8]
          break;
3418e81a:	e045      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_SECTORMAP;
3418e81c:	687b      	ldr	r3, [r7, #4]
3418e81e:	2210      	movs	r2, #16
3418e820:	601a      	str	r2, [r3, #0]
          break;
3418e822:	e041      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_RPMC;
3418e824:	687b      	ldr	r3, [r7, #4]
3418e826:	2220      	movs	r2, #32
3418e828:	601a      	str	r2, [r3, #0]
          break;
3418e82a:	e03d      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION;
3418e82c:	687b      	ldr	r3, [r7, #4]
3418e82e:	2240      	movs	r2, #64	@ 0x40
3418e830:	601a      	str	r2, [r3, #0]
          break;
3418e832:	e039      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_XSPI_V1_0;
3418e834:	687b      	ldr	r3, [r7, #4]
3418e836:	2280      	movs	r2, #128	@ 0x80
3418e838:	601a      	str	r2, [r3, #0]
          break;
3418e83a:	e035      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_XSPI_V2_0;
3418e83c:	687b      	ldr	r3, [r7, #4]
3418e83e:	f44f 7280 	mov.w	r2, #256	@ 0x100
3418e842:	601a      	str	r2, [r3, #0]
          break;
3418e844:	e030      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP;
3418e846:	687b      	ldr	r3, [r7, #4]
3418e848:	f44f 7200 	mov.w	r2, #512	@ 0x200
3418e84c:	601a      	str	r2, [r3, #0]
          break;
3418e84e:	e02b      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP;
3418e850:	687b      	ldr	r3, [r7, #4]
3418e852:	f44f 6280 	mov.w	r2, #1024	@ 0x400
3418e856:	601a      	str	r2, [r3, #0]
          break;
3418e858:	e026      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0;
3418e85a:	687b      	ldr	r3, [r7, #4]
3418e85c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
3418e860:	601a      	str	r2, [r3, #0]
          break;
3418e862:	e021      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_OCTAL_DDR;
3418e864:	687b      	ldr	r3, [r7, #4]
3418e866:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
3418e86a:	601a      	str	r2, [r3, #0]
          break;
3418e86c:	e01c      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_MSPT;
3418e86e:	687b      	ldr	r3, [r7, #4]
3418e870:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
3418e874:	601a      	str	r2, [r3, #0]
          break;
3418e876:	e017      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_X4QUAD_DS;
3418e878:	687b      	ldr	r3, [r7, #4]
3418e87a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
3418e87e:	601a      	str	r2, [r3, #0]
          break;
3418e880:	e012      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_QUAD_DDR;
3418e882:	687b      	ldr	r3, [r7, #4]
3418e884:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
3418e888:	601a      	str	r2, [r3, #0]
          break;
3418e88a:	e00d      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_SECURE_PACKET_READ_WRITE;
3418e88c:	687b      	ldr	r3, [r7, #4]
3418e88e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
3418e892:	601a      	str	r2, [r3, #0]
          break;
3418e894:	e008      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_RESERVED;
3418e896:	687b      	ldr	r3, [r7, #4]
3418e898:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
3418e89c:	601a      	str	r2, [r3, #0]
          break;
3418e89e:	e003      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
  }
  else
  {
    /* Unexpected value for MSB field of SFDP Parameter ID */
    SFDP_DEBUG_STR("-> Unexpected value for MSB field of SFDP Parameter ID");
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
3418e8a0:	2303      	movs	r3, #3
3418e8a2:	77fb      	strb	r3, [r7, #31]
    goto error;
3418e8a4:	e000      	b.n	3418e8a8 <sfdp_get_paraminfo+0x1ec>
          break;
3418e8a6:	bf00      	nop
  }

error:
  return retr;
3418e8a8:	7ffb      	ldrb	r3, [r7, #31]
}
3418e8aa:	4618      	mov	r0, r3
3418e8ac:	3720      	adds	r7, #32
3418e8ae:	46bd      	mov	sp, r7
3418e8b0:	bd80      	pop	{r7, pc}
3418e8b2:	bf00      	nop

3418e8b4 <sfdp_enter_octal_mode>:
  * @brief Executes the octal DDR table to enter octal DDR mode.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_enter_octal_mode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418e8b4:	b590      	push	{r4, r7, lr}
3418e8b6:	b085      	sub	sp, #20
3418e8b8:	af00      	add	r7, sp, #0
3418e8ba:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418e8bc:	2300      	movs	r3, #0
3418e8be:	73fb      	strb	r3, [r7, #15]
  uint8_t data[7];
  SFDP_DEBUG_STR(__func__);
  /* D1-D2 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand)
3418e8c0:	4b6d      	ldr	r3, [pc, #436]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8c2:	78db      	ldrb	r3, [r3, #3]
3418e8c4:	2b00      	cmp	r3, #0
3418e8c6:	d028      	beq.n	3418e91a <sfdp_enter_octal_mode+0x66>
  {
    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte1CommandSequence;
3418e8c8:	4b6b      	ldr	r3, [pc, #428]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8ca:	789b      	ldrb	r3, [r3, #2]
3418e8cc:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
3418e8ce:	4b6a      	ldr	r3, [pc, #424]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8d0:	785b      	ldrb	r3, [r3, #1]
3418e8d2:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
3418e8d4:	4b68      	ldr	r3, [pc, #416]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8d6:	781b      	ldrb	r3, [r3, #0]
3418e8d8:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
3418e8da:	4b67      	ldr	r3, [pc, #412]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8dc:	79db      	ldrb	r3, [r3, #7]
3418e8de:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
3418e8e0:	4b65      	ldr	r3, [pc, #404]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8e2:	799b      	ldrb	r3, [r3, #6]
3418e8e4:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
3418e8e6:	4b64      	ldr	r3, [pc, #400]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8e8:	795b      	ldrb	r3, [r3, #5]
3418e8ea:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
3418e8ec:	4b62      	ldr	r3, [pc, #392]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8ee:	791b      	ldrb	r3, [r3, #4]
3418e8f0:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418e8f2:	687b      	ldr	r3, [r7, #4]
3418e8f4:	f103 0008 	add.w	r0, r3, #8
3418e8f8:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand - 1u)))
3418e8fa:	4b5f      	ldr	r3, [pc, #380]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e8fc:	78db      	ldrb	r3, [r3, #3]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418e8fe:	3b01      	subs	r3, #1
3418e900:	b29c      	uxth	r4, r3
3418e902:	f107 0308 	add.w	r3, r7, #8
3418e906:	1c5a      	adds	r2, r3, #1
3418e908:	4623      	mov	r3, r4
3418e90a:	f7fe fa79 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418e90e:	4603      	mov	r3, r0
3418e910:	2b00      	cmp	r3, #0
3418e912:	d002      	beq.n	3418e91a <sfdp_enter_octal_mode+0x66>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418e914:	230b      	movs	r3, #11
3418e916:	73fb      	strb	r3, [r7, #15]
      goto error;
3418e918:	e0a9      	b.n	3418ea6e <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D3-D4 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand)
3418e91a:	4b57      	ldr	r3, [pc, #348]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e91c:	7adb      	ldrb	r3, [r3, #11]
3418e91e:	2b00      	cmp	r3, #0
3418e920:	d032      	beq.n	3418e988 <sfdp_enter_octal_mode+0xd4>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418e922:	2164      	movs	r1, #100	@ 0x64
3418e924:	6878      	ldr	r0, [r7, #4]
3418e926:	f7ff fe65 	bl	3418e5f4 <driver_check_FlagBUSY>
3418e92a:	4603      	mov	r3, r0
3418e92c:	2b00      	cmp	r3, #0
3418e92e:	d002      	beq.n	3418e936 <sfdp_enter_octal_mode+0x82>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e930:	230c      	movs	r3, #12
3418e932:	73fb      	strb	r3, [r7, #15]
      goto error;
3418e934:	e09b      	b.n	3418ea6e <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte1CommandSequence;
3418e936:	4b50      	ldr	r3, [pc, #320]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e938:	7a9b      	ldrb	r3, [r3, #10]
3418e93a:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
3418e93c:	4b4e      	ldr	r3, [pc, #312]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e93e:	7a5b      	ldrb	r3, [r3, #9]
3418e940:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
3418e942:	4b4d      	ldr	r3, [pc, #308]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e944:	7a1b      	ldrb	r3, [r3, #8]
3418e946:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
3418e948:	4b4b      	ldr	r3, [pc, #300]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e94a:	7bdb      	ldrb	r3, [r3, #15]
3418e94c:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
3418e94e:	4b4a      	ldr	r3, [pc, #296]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e950:	7b9b      	ldrb	r3, [r3, #14]
3418e952:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
3418e954:	4b48      	ldr	r3, [pc, #288]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e956:	7b5b      	ldrb	r3, [r3, #13]
3418e958:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
3418e95a:	4b47      	ldr	r3, [pc, #284]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e95c:	7b1b      	ldrb	r3, [r3, #12]
3418e95e:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418e960:	687b      	ldr	r3, [r7, #4]
3418e962:	f103 0008 	add.w	r0, r3, #8
3418e966:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand - 1u)))
3418e968:	4b43      	ldr	r3, [pc, #268]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e96a:	7adb      	ldrb	r3, [r3, #11]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418e96c:	3b01      	subs	r3, #1
3418e96e:	b29c      	uxth	r4, r3
3418e970:	f107 0308 	add.w	r3, r7, #8
3418e974:	1c5a      	adds	r2, r3, #1
3418e976:	4623      	mov	r3, r4
3418e978:	f7fe fa42 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418e97c:	4603      	mov	r3, r0
3418e97e:	2b00      	cmp	r3, #0
3418e980:	d002      	beq.n	3418e988 <sfdp_enter_octal_mode+0xd4>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418e982:	230b      	movs	r3, #11
3418e984:	73fb      	strb	r3, [r7, #15]
      goto error;
3418e986:	e072      	b.n	3418ea6e <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D5-D6 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand)
3418e988:	4b3b      	ldr	r3, [pc, #236]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e98a:	7cdb      	ldrb	r3, [r3, #19]
3418e98c:	2b00      	cmp	r3, #0
3418e98e:	d032      	beq.n	3418e9f6 <sfdp_enter_octal_mode+0x142>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418e990:	2164      	movs	r1, #100	@ 0x64
3418e992:	6878      	ldr	r0, [r7, #4]
3418e994:	f7ff fe2e 	bl	3418e5f4 <driver_check_FlagBUSY>
3418e998:	4603      	mov	r3, r0
3418e99a:	2b00      	cmp	r3, #0
3418e99c:	d002      	beq.n	3418e9a4 <sfdp_enter_octal_mode+0xf0>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418e99e:	230c      	movs	r3, #12
3418e9a0:	73fb      	strb	r3, [r7, #15]
      goto error;
3418e9a2:	e064      	b.n	3418ea6e <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte1CommandSequence;
3418e9a4:	4b34      	ldr	r3, [pc, #208]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9a6:	7c9b      	ldrb	r3, [r3, #18]
3418e9a8:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
3418e9aa:	4b33      	ldr	r3, [pc, #204]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9ac:	7c5b      	ldrb	r3, [r3, #17]
3418e9ae:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
3418e9b0:	4b31      	ldr	r3, [pc, #196]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9b2:	7c1b      	ldrb	r3, [r3, #16]
3418e9b4:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
3418e9b6:	4b30      	ldr	r3, [pc, #192]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9b8:	7ddb      	ldrb	r3, [r3, #23]
3418e9ba:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
3418e9bc:	4b2e      	ldr	r3, [pc, #184]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9be:	7d9b      	ldrb	r3, [r3, #22]
3418e9c0:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
3418e9c2:	4b2d      	ldr	r3, [pc, #180]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9c4:	7d5b      	ldrb	r3, [r3, #21]
3418e9c6:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
3418e9c8:	4b2b      	ldr	r3, [pc, #172]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9ca:	7d1b      	ldrb	r3, [r3, #20]
3418e9cc:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418e9ce:	687b      	ldr	r3, [r7, #4]
3418e9d0:	f103 0008 	add.w	r0, r3, #8
3418e9d4:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand - 1u)))
3418e9d6:	4b28      	ldr	r3, [pc, #160]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9d8:	7cdb      	ldrb	r3, [r3, #19]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418e9da:	3b01      	subs	r3, #1
3418e9dc:	b29c      	uxth	r4, r3
3418e9de:	f107 0308 	add.w	r3, r7, #8
3418e9e2:	1c5a      	adds	r2, r3, #1
3418e9e4:	4623      	mov	r3, r4
3418e9e6:	f7fe fa0b 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418e9ea:	4603      	mov	r3, r0
3418e9ec:	2b00      	cmp	r3, #0
3418e9ee:	d002      	beq.n	3418e9f6 <sfdp_enter_octal_mode+0x142>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418e9f0:	230b      	movs	r3, #11
3418e9f2:	73fb      	strb	r3, [r7, #15]
      goto error;
3418e9f4:	e03b      	b.n	3418ea6e <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D7-D8 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand)
3418e9f6:	4b20      	ldr	r3, [pc, #128]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418e9f8:	7edb      	ldrb	r3, [r3, #27]
3418e9fa:	2b00      	cmp	r3, #0
3418e9fc:	d032      	beq.n	3418ea64 <sfdp_enter_octal_mode+0x1b0>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418e9fe:	2164      	movs	r1, #100	@ 0x64
3418ea00:	6878      	ldr	r0, [r7, #4]
3418ea02:	f7ff fdf7 	bl	3418e5f4 <driver_check_FlagBUSY>
3418ea06:	4603      	mov	r3, r0
3418ea08:	2b00      	cmp	r3, #0
3418ea0a:	d002      	beq.n	3418ea12 <sfdp_enter_octal_mode+0x15e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ea0c:	230c      	movs	r3, #12
3418ea0e:	73fb      	strb	r3, [r7, #15]
      goto error;
3418ea10:	e02d      	b.n	3418ea6e <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte1CommandSequence;
3418ea12:	4b19      	ldr	r3, [pc, #100]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea14:	7e9b      	ldrb	r3, [r3, #26]
3418ea16:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte2CommandSequence;
3418ea18:	4b17      	ldr	r3, [pc, #92]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea1a:	7e5b      	ldrb	r3, [r3, #25]
3418ea1c:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte3CommandSequence;
3418ea1e:	4b16      	ldr	r3, [pc, #88]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea20:	7e1b      	ldrb	r3, [r3, #24]
3418ea22:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte4CommandSequence;
3418ea24:	4b14      	ldr	r3, [pc, #80]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea26:	7fdb      	ldrb	r3, [r3, #31]
3418ea28:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte5CommandSequence;
3418ea2a:	4b13      	ldr	r3, [pc, #76]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea2c:	7f9b      	ldrb	r3, [r3, #30]
3418ea2e:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte6CommandSequence;
3418ea30:	4b11      	ldr	r3, [pc, #68]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea32:	7f5b      	ldrb	r3, [r3, #29]
3418ea34:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte7CommandSequence;
3418ea36:	4b10      	ldr	r3, [pc, #64]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea38:	7f1b      	ldrb	r3, [r3, #28]
3418ea3a:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418ea3c:	687b      	ldr	r3, [r7, #4]
3418ea3e:	f103 0008 	add.w	r0, r3, #8
3418ea42:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand - 1u)))
3418ea44:	4b0c      	ldr	r3, [pc, #48]	@ (3418ea78 <sfdp_enter_octal_mode+0x1c4>)
3418ea46:	7edb      	ldrb	r3, [r3, #27]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
3418ea48:	3b01      	subs	r3, #1
3418ea4a:	b29c      	uxth	r4, r3
3418ea4c:	f107 0308 	add.w	r3, r7, #8
3418ea50:	1c5a      	adds	r2, r3, #1
3418ea52:	4623      	mov	r3, r4
3418ea54:	f7fe f9d4 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418ea58:	4603      	mov	r3, r0
3418ea5a:	2b00      	cmp	r3, #0
3418ea5c:	d002      	beq.n	3418ea64 <sfdp_enter_octal_mode+0x1b0>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
3418ea5e:	230b      	movs	r3, #11
3418ea60:	73fb      	strb	r3, [r7, #15]
      goto error;
3418ea62:	e004      	b.n	3418ea6e <sfdp_enter_octal_mode+0x1ba>

    /* no more wait for busy flag clear here, as command format might have changed to Octal */
  }

  /* Abort any ongoing transfer to avoid performance issue */
  SAL_XSPI_Abort(&Object->sfdp_private.SALObject);
3418ea64:	687b      	ldr	r3, [r7, #4]
3418ea66:	3308      	adds	r3, #8
3418ea68:	4618      	mov	r0, r3
3418ea6a:	f7fe fc13 	bl	3418d294 <SAL_XSPI_Abort>

error:
  return retr;
3418ea6e:	7bfb      	ldrb	r3, [r7, #15]
}
3418ea70:	4618      	mov	r0, r3
3418ea72:	3714      	adds	r7, #20
3418ea74:	46bd      	mov	sp, r7
3418ea76:	bd90      	pop	{r4, r7, pc}
3418ea78:	341c02ac 	.word	0x341c02ac

3418ea7c <sfdp_set_dummycycle>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param DummyValue Dummy cycle value to set.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_set_dummycycle(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t DummyValue)
{
3418ea7c:	b5f0      	push	{r4, r5, r6, r7, lr}
3418ea7e:	b08b      	sub	sp, #44	@ 0x2c
3418ea80:	af04      	add	r7, sp, #16
3418ea82:	6078      	str	r0, [r7, #4]
3418ea84:	6039      	str	r1, [r7, #0]
  const uint8_t MaskWaitStateValue[4] = { 0x3u, 0x7u, 0xFu, 0x1Fu };
3418ea86:	4b6d      	ldr	r3, [pc, #436]	@ (3418ec3c <sfdp_set_dummycycle+0x1c0>)
3418ea88:	60fb      	str	r3, [r7, #12]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
3418ea8a:	2300      	movs	r3, #0
3418ea8c:	75fb      	strb	r3, [r7, #23]
  uint8_t localValue[2] = { 0 };
3418ea8e:	2300      	movs	r3, #0
3418ea90:	813b      	strh	r3, [r7, #8]
  uint32_t Address;

  if ((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
3418ea92:	4b6b      	ldr	r3, [pc, #428]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418ea94:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418ea98:	f003 0310 	and.w	r3, r3, #16
3418ea9c:	b2db      	uxtb	r3, r3
3418ea9e:	2b00      	cmp	r3, #0
3418eaa0:	d10a      	bne.n	3418eab8 <sfdp_set_dummycycle+0x3c>
      (JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable == 1u))
3418eaa2:	4b67      	ldr	r3, [pc, #412]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418eaa4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418eaa8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
3418eaac:	b2db      	uxtb	r3, r3
  if ((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
3418eaae:	2b00      	cmp	r3, #0
3418eab0:	d002      	beq.n	3418eab8 <sfdp_set_dummycycle+0x3c>
  {
    /* Not yet supported */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418eab2:	230c      	movs	r3, #12
3418eab4:	75fb      	strb	r3, [r7, #23]
    goto error;
3418eab6:	e0bb      	b.n	3418ec30 <sfdp_set_dummycycle+0x1b4>
  }

  /* Compute the Address */
  if (JEDEC_SCCR_Map.Param_DWORD.D9.LocalAddress == 1u)
3418eab8:	4b61      	ldr	r3, [pc, #388]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418eaba:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418eabe:	f003 0308 	and.w	r3, r3, #8
3418eac2:	b2db      	uxtb	r3, r3
3418eac4:	2b00      	cmp	r3, #0
3418eac6:	d005      	beq.n	3418ead4 <sfdp_set_dummycycle+0x58>
  {
    /* Local Address is found in Byte 1 of 32-bit address */
    Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported << 8;
3418eac8:	4b5d      	ldr	r3, [pc, #372]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418eaca:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
3418eace:	021b      	lsls	r3, r3, #8
3418ead0:	613b      	str	r3, [r7, #16]
3418ead2:	e00b      	b.n	3418eaec <sfdp_set_dummycycle+0x70>
  }
  else
  {
    /* Specific case of GigaDevice GD25LX512ME where register address is wrongly coded in SFDP table */
    if (Object->sfdp_private.ManuID == 0xC8)
3418ead4:	687b      	ldr	r3, [r7, #4]
3418ead6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418eada:	2bc8      	cmp	r3, #200	@ 0xc8
3418eadc:	d102      	bne.n	3418eae4 <sfdp_set_dummycycle+0x68>
    {
      /* Address value in datasheet : 1, address value coded in SFDP table 200 */
      Address = 1U;
3418eade:	2301      	movs	r3, #1
3418eae0:	613b      	str	r3, [r7, #16]
3418eae2:	e003      	b.n	3418eaec <sfdp_set_dummycycle+0x70>
    }
    else
    {
      /* Local address for Variable Dummy Cycle Settings bits is found in last byte of the address */
      Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported;
3418eae4:	4b56      	ldr	r3, [pc, #344]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418eae6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
3418eaea:	613b      	str	r3, [r7, #16]
    }
  }

  /* Read the configuration */
  if (HAL_OK != SAL_XSPI_CommandSendReadAddress(&Object->sfdp_private.SALObject,
3418eaec:	687b      	ldr	r3, [r7, #4]
3418eaee:	f103 0008 	add.w	r0, r3, #8
3418eaf2:	4b53      	ldr	r3, [pc, #332]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418eaf4:	f893 1021 	ldrb.w	r1, [r3, #33]	@ 0x21
3418eaf8:	687b      	ldr	r3, [r7, #4]
3418eafa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
3418eafe:	f107 0208 	add.w	r2, r7, #8
3418eb02:	9301      	str	r3, [sp, #4]
3418eb04:	2302      	movs	r3, #2
3418eb06:	9300      	str	r3, [sp, #0]
3418eb08:	4613      	mov	r3, r2
3418eb0a:	693a      	ldr	r2, [r7, #16]
3418eb0c:	f7fe fa20 	bl	3418cf50 <SAL_XSPI_CommandSendReadAddress>
3418eb10:	4603      	mov	r3, r0
3418eb12:	2b00      	cmp	r3, #0
3418eb14:	d002      	beq.n	3418eb1c <sfdp_set_dummycycle+0xa0>
                                                Address,
                                                (uint8_t *)localValue,
                                                2u,
                                                Object->sfdp_private.ManuID))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418eb16:	230c      	movs	r3, #12
3418eb18:	75fb      	strb	r3, [r7, #23]
    goto error;
3418eb1a:	e089      	b.n	3418ec30 <sfdp_set_dummycycle+0x1b4>
  }

  /* send command to write enable */
  if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
3418eb1c:	687b      	ldr	r3, [r7, #4]
3418eb1e:	f103 0008 	add.w	r0, r3, #8
3418eb22:	687b      	ldr	r3, [r7, #4]
3418eb24:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418eb28:	2300      	movs	r3, #0
3418eb2a:	2200      	movs	r2, #0
3418eb2c:	f7fe f968 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418eb30:	4603      	mov	r3, r0
3418eb32:	2b00      	cmp	r3, #0
3418eb34:	d002      	beq.n	3418eb3c <sfdp_set_dummycycle+0xc0>
                                         Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418eb36:	230c      	movs	r3, #12
3418eb38:	75fb      	strb	r3, [r7, #23]
    goto error;
3418eb3a:	e079      	b.n	3418ec30 <sfdp_set_dummycycle+0x1b4>
  }

  /* control the write enable */
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418eb3c:	687b      	ldr	r3, [r7, #4]
3418eb3e:	f103 0008 	add.w	r0, r3, #8
3418eb42:	687b      	ldr	r3, [r7, #4]
3418eb44:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                             Object->sfdp_private.DriverInfo.ReadWELCommand,
                                             Object->sfdp_private.DriverInfo.WELAddress,
3418eb48:	687b      	ldr	r3, [r7, #4]
3418eb4a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418eb4e:	461e      	mov	r6, r3
                                             ((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u : 0u)
3418eb50:	687b      	ldr	r3, [r7, #4]
3418eb52:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
3418eb56:	2b00      	cmp	r3, #0
3418eb58:	d101      	bne.n	3418eb5e <sfdp_set_dummycycle+0xe2>
3418eb5a:	2301      	movs	r3, #1
3418eb5c:	e000      	b.n	3418eb60 <sfdp_set_dummycycle+0xe4>
3418eb5e:	2300      	movs	r3, #0
                                             << Object->sfdp_private.DriverInfo.WELPosition,
3418eb60:	687a      	ldr	r2, [r7, #4]
3418eb62:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
3418eb66:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418eb68:	b2dc      	uxtb	r4, r3
                                             1u << Object->sfdp_private.DriverInfo.WELPosition,
3418eb6a:	687b      	ldr	r3, [r7, #4]
3418eb6c:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
3418eb70:	461a      	mov	r2, r3
3418eb72:	2301      	movs	r3, #1
3418eb74:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
3418eb76:	b2db      	uxtb	r3, r3
3418eb78:	687a      	ldr	r2, [r7, #4]
3418eb7a:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
3418eb7e:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
3418eb82:	9502      	str	r5, [sp, #8]
3418eb84:	9201      	str	r2, [sp, #4]
3418eb86:	9300      	str	r3, [sp, #0]
3418eb88:	4623      	mov	r3, r4
3418eb8a:	4632      	mov	r2, r6
3418eb8c:	f7fe fa45 	bl	3418d01a <SAL_XSPI_CheckStatusRegister>
3418eb90:	4603      	mov	r3, r0
3418eb92:	2b00      	cmp	r3, #0
3418eb94:	d002      	beq.n	3418eb9c <sfdp_set_dummycycle+0x120>
                                             Object->sfdp_private.ManuID, 1000))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418eb96:	230c      	movs	r3, #12
3418eb98:	75fb      	strb	r3, [r7, #23]
    goto error;
3418eb9a:	e049      	b.n	3418ec30 <sfdp_set_dummycycle+0x1b4>
  }

  /* clear the value */
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates]
3418eb9c:	7a3b      	ldrb	r3, [r7, #8]
3418eb9e:	b25a      	sxtb	r2, r3
3418eba0:	4b27      	ldr	r3, [pc, #156]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418eba2:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418eba6:	f3c3 1341 	ubfx	r3, r3, #5, #2
3418ebaa:	b2db      	uxtb	r3, r3
3418ebac:	3318      	adds	r3, #24
3418ebae:	443b      	add	r3, r7
3418ebb0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
3418ebb4:	4619      	mov	r1, r3
                                    << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
3418ebb6:	4b22      	ldr	r3, [pc, #136]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418ebb8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418ebbc:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418ebc0:	b2db      	uxtb	r3, r3
3418ebc2:	fa01 f303 	lsl.w	r3, r1, r3
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates]
3418ebc6:	b25b      	sxtb	r3, r3
3418ebc8:	43db      	mvns	r3, r3
3418ebca:	b25b      	sxtb	r3, r3
3418ebcc:	4013      	ands	r3, r2
3418ebce:	b25b      	sxtb	r3, r3
3418ebd0:	b2db      	uxtb	r3, r3
3418ebd2:	723b      	strb	r3, [r7, #8]

  /* Apply the value with the mask */
  localValue[0] = localValue[0]
3418ebd4:	7a3a      	ldrb	r2, [r7, #8]
                  | (uint8_t)(DummyValue << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
3418ebd6:	4b1a      	ldr	r3, [pc, #104]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418ebd8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
3418ebdc:	f3c3 0302 	ubfx	r3, r3, #0, #3
3418ebe0:	b2db      	uxtb	r3, r3
3418ebe2:	4619      	mov	r1, r3
3418ebe4:	683b      	ldr	r3, [r7, #0]
3418ebe6:	408b      	lsls	r3, r1
3418ebe8:	b2db      	uxtb	r3, r3
  localValue[0] = localValue[0]
3418ebea:	4313      	orrs	r3, r2
3418ebec:	b2db      	uxtb	r3, r3
3418ebee:	723b      	strb	r3, [r7, #8]
  localValue[1] = localValue[0];
3418ebf0:	7a3b      	ldrb	r3, [r7, #8]
3418ebf2:	727b      	strb	r3, [r7, #9]

  /* Write de configuration */
  if (HAL_OK != SAL_XSPI_Write(&Object->sfdp_private.SALObject,
3418ebf4:	687b      	ldr	r3, [r7, #4]
3418ebf6:	f103 0008 	add.w	r0, r3, #8
3418ebfa:	4b11      	ldr	r3, [pc, #68]	@ (3418ec40 <sfdp_set_dummycycle+0x1c4>)
3418ebfc:	f893 1020 	ldrb.w	r1, [r3, #32]
3418ec00:	f107 0308 	add.w	r3, r7, #8
3418ec04:	2202      	movs	r2, #2
3418ec06:	9200      	str	r2, [sp, #0]
3418ec08:	693a      	ldr	r2, [r7, #16]
3418ec0a:	f7fe f899 	bl	3418cd40 <SAL_XSPI_Write>
3418ec0e:	4603      	mov	r3, r0
3418ec10:	2b00      	cmp	r3, #0
3418ec12:	d002      	beq.n	3418ec1a <sfdp_set_dummycycle+0x19e>
                               (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandWriteAccess,
                               Address, (uint8_t *)localValue, 2u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ec14:	230c      	movs	r3, #12
3418ec16:	75fb      	strb	r3, [r7, #23]
    goto error;
3418ec18:	e00a      	b.n	3418ec30 <sfdp_set_dummycycle+0x1b4>
  }

  /* wait for busy flag clear */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
3418ec1a:	2164      	movs	r1, #100	@ 0x64
3418ec1c:	6878      	ldr	r0, [r7, #4]
3418ec1e:	f7ff fce9 	bl	3418e5f4 <driver_check_FlagBUSY>
3418ec22:	4603      	mov	r3, r0
3418ec24:	2b00      	cmp	r3, #0
3418ec26:	d002      	beq.n	3418ec2e <sfdp_set_dummycycle+0x1b2>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ec28:	230c      	movs	r3, #12
3418ec2a:	75fb      	strb	r3, [r7, #23]
    goto error;
3418ec2c:	e000      	b.n	3418ec30 <sfdp_set_dummycycle+0x1b4>
  }

error :
3418ec2e:	bf00      	nop
  return retr;
3418ec30:	7dfb      	ldrb	r3, [r7, #23]
}
3418ec32:	4618      	mov	r0, r3
3418ec34:	371c      	adds	r7, #28
3418ec36:	46bd      	mov	sp, r7
3418ec38:	bdf0      	pop	{r4, r5, r6, r7, pc}
3418ec3a:	bf00      	nop
3418ec3c:	1f0f0703 	.word	0x1f0f0703
3418ec40:	341c023c 	.word	0x341c023c

3418ec44 <JEDEC_Basic_ManageQuadEnableRequirement>:
  * @brief Manages the Quad Enable Requirement (QER) for the NOR memory device.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef JEDEC_Basic_ManageQuadEnableRequirement(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418ec44:	b580      	push	{r7, lr}
3418ec46:	b084      	sub	sp, #16
3418ec48:	af00      	add	r7, sp, #0
3418ec4a:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418ec4c:	230f      	movs	r3, #15
3418ec4e:	73fb      	strb	r3, [r7, #15]
  uint8_t localValue[2];

  /* switch the mode in QSPI if available */
  switch (JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequirement & 0x7u)
3418ec50:	4b59      	ldr	r3, [pc, #356]	@ (3418edb8 <JEDEC_Basic_ManageQuadEnableRequirement+0x174>)
3418ec52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
3418ec56:	f3c3 1302 	ubfx	r3, r3, #4, #3
3418ec5a:	b2db      	uxtb	r3, r3
3418ec5c:	2b07      	cmp	r3, #7
3418ec5e:	f200 80a4 	bhi.w	3418edaa <JEDEC_Basic_ManageQuadEnableRequirement+0x166>
3418ec62:	a201      	add	r2, pc, #4	@ (adr r2, 3418ec68 <JEDEC_Basic_ManageQuadEnableRequirement+0x24>)
3418ec64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
3418ec68:	3418edab 	.word	0x3418edab
3418ec6c:	3418edab 	.word	0x3418edab
3418ec70:	3418ec89 	.word	0x3418ec89
3418ec74:	3418edab 	.word	0x3418edab
3418ec78:	3418ed09 	.word	0x3418ed09
3418ec7c:	3418edab 	.word	0x3418edab
3418ec80:	3418edab 	.word	0x3418edab
3418ec84:	3418edab 	.word	0x3418edab
    case 0x2u:
    {
      /* 010b: QE is bit 6 of status register 1. It is set via Write Status with one data byte where bit 6 is one.
                     It is cleared via Write Status with one data byte where bit 6 is zero. */
      /* 1 - set the write enable */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
3418ec88:	687b      	ldr	r3, [r7, #4]
3418ec8a:	f103 0008 	add.w	r0, r3, #8
3418ec8e:	687b      	ldr	r3, [r7, #4]
3418ec90:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418ec94:	2300      	movs	r3, #0
3418ec96:	2200      	movs	r2, #0
3418ec98:	f7fe f906 	bl	3418cea8 <SAL_XSPI_SendReadCommand>
3418ec9c:	4603      	mov	r3, r0
3418ec9e:	2b00      	cmp	r3, #0
3418eca0:	d002      	beq.n	3418eca8 <JEDEC_Basic_ManageQuadEnableRequirement+0x64>
                                             Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418eca2:	230c      	movs	r3, #12
3418eca4:	73fb      	strb	r3, [r7, #15]
        goto error;
3418eca6:	e081      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* 2 - read the status register */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND,
3418eca8:	687b      	ldr	r3, [r7, #4]
3418ecaa:	f103 0008 	add.w	r0, r3, #8
3418ecae:	f107 020c 	add.w	r2, r7, #12
3418ecb2:	2301      	movs	r3, #1
3418ecb4:	2105      	movs	r1, #5
3418ecb6:	f7fe f8f7 	bl	3418cea8 <SAL_XSPI_SendReadCommand>
3418ecba:	4603      	mov	r3, r0
3418ecbc:	2b00      	cmp	r3, #0
3418ecbe:	d002      	beq.n	3418ecc6 <JEDEC_Basic_ManageQuadEnableRequirement+0x82>
                                             (uint8_t *)&localValue[0], 1u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ecc0:	230c      	movs	r3, #12
3418ecc2:	73fb      	strb	r3, [r7, #15]
        goto error;
3418ecc4:	e072      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* 3 - update the status register to enable QPI mode*/
      localValue[0] = localValue[0] | 0x40u;
3418ecc6:	7b3b      	ldrb	r3, [r7, #12]
3418ecc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3418eccc:	b2db      	uxtb	r3, r3
3418ecce:	733b      	strb	r3, [r7, #12]

      /* 4 - write the status register with QPI mode to 1 */
      if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 1u))
3418ecd0:	687b      	ldr	r3, [r7, #4]
3418ecd2:	f103 0008 	add.w	r0, r3, #8
3418ecd6:	f107 020c 	add.w	r2, r7, #12
3418ecda:	2301      	movs	r3, #1
3418ecdc:	2101      	movs	r1, #1
3418ecde:	f7fe f88f 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418ece2:	4603      	mov	r3, r0
3418ece4:	2b00      	cmp	r3, #0
3418ece6:	d002      	beq.n	3418ecee <JEDEC_Basic_ManageQuadEnableRequirement+0xaa>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ece8:	230c      	movs	r3, #12
3418ecea:	73fb      	strb	r3, [r7, #15]
        goto error;
3418ecec:	e05e      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* wait busy flag  */
      if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
3418ecee:	2164      	movs	r1, #100	@ 0x64
3418ecf0:	6878      	ldr	r0, [r7, #4]
3418ecf2:	f7ff fc7f 	bl	3418e5f4 <driver_check_FlagBUSY>
3418ecf6:	4603      	mov	r3, r0
3418ecf8:	2b00      	cmp	r3, #0
3418ecfa:	d002      	beq.n	3418ed02 <JEDEC_Basic_ManageQuadEnableRequirement+0xbe>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ecfc:	230c      	movs	r3, #12
3418ecfe:	73fb      	strb	r3, [r7, #15]
        goto error;
3418ed00:	e054      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      retr = EXTMEM_SFDP_OK;
3418ed02:	2300      	movs	r3, #0
3418ed04:	73fb      	strb	r3, [r7, #15]
      break;
3418ed06:	e051      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
               where bit 1 of the second byte is one.
               It is cleared via Write Status with two data bytes where bit 1 of the second byte is zero.
               In contrast to the 001b code, writing 1 byte to the status register does not modify status register 2.*/

      /* Read the status register */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
3418ed08:	687b      	ldr	r3, [r7, #4]
3418ed0a:	f103 0008 	add.w	r0, r3, #8
3418ed0e:	f107 020c 	add.w	r2, r7, #12
3418ed12:	2302      	movs	r3, #2
3418ed14:	2105      	movs	r1, #5
3418ed16:	f7fe f8c7 	bl	3418cea8 <SAL_XSPI_SendReadCommand>
3418ed1a:	4603      	mov	r3, r0
3418ed1c:	2b00      	cmp	r3, #0
3418ed1e:	d002      	beq.n	3418ed26 <JEDEC_Basic_ManageQuadEnableRequirement+0xe2>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ed20:	230c      	movs	r3, #12
3418ed22:	73fb      	strb	r3, [r7, #15]
        goto error;
3418ed24:	e042      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Update the status register */
      localValue[1] |= 2u;
3418ed26:	7b7b      	ldrb	r3, [r7, #13]
3418ed28:	f043 0302 	orr.w	r3, r3, #2
3418ed2c:	b2db      	uxtb	r3, r3
3418ed2e:	737b      	strb	r3, [r7, #13]

      /* WEL */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
3418ed30:	687b      	ldr	r3, [r7, #4]
3418ed32:	f103 0008 	add.w	r0, r3, #8
3418ed36:	687b      	ldr	r3, [r7, #4]
3418ed38:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
3418ed3c:	2300      	movs	r3, #0
3418ed3e:	2200      	movs	r2, #0
3418ed40:	f7fe f8b2 	bl	3418cea8 <SAL_XSPI_SendReadCommand>
3418ed44:	4603      	mov	r3, r0
3418ed46:	2b00      	cmp	r3, #0
3418ed48:	d002      	beq.n	3418ed50 <JEDEC_Basic_ManageQuadEnableRequirement+0x10c>
                                             Object->sfdp_private.DriverInfo.WriteWELCommand,
                                             NULL, 0u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ed4a:	230c      	movs	r3, #12
3418ed4c:	73fb      	strb	r3, [r7, #15]
        goto error;
3418ed4e:	e02d      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Write the status register */
      if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 2u))
3418ed50:	687b      	ldr	r3, [r7, #4]
3418ed52:	f103 0008 	add.w	r0, r3, #8
3418ed56:	f107 020c 	add.w	r2, r7, #12
3418ed5a:	2302      	movs	r3, #2
3418ed5c:	2101      	movs	r1, #1
3418ed5e:	f7fe f84f 	bl	3418ce00 <SAL_XSPI_CommandSendData>
3418ed62:	4603      	mov	r3, r0
3418ed64:	2b00      	cmp	r3, #0
3418ed66:	d002      	beq.n	3418ed6e <JEDEC_Basic_ManageQuadEnableRequirement+0x12a>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ed68:	230c      	movs	r3, #12
3418ed6a:	73fb      	strb	r3, [r7, #15]
        goto error;
3418ed6c:	e01e      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Wait busy flag  */
      if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
3418ed6e:	2164      	movs	r1, #100	@ 0x64
3418ed70:	6878      	ldr	r0, [r7, #4]
3418ed72:	f7ff fc3f 	bl	3418e5f4 <driver_check_FlagBUSY>
3418ed76:	4603      	mov	r3, r0
3418ed78:	2b00      	cmp	r3, #0
3418ed7a:	d002      	beq.n	3418ed82 <JEDEC_Basic_ManageQuadEnableRequirement+0x13e>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ed7c:	230c      	movs	r3, #12
3418ed7e:	73fb      	strb	r3, [r7, #15]
        goto error;
3418ed80:	e014      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Optional : only for control read the status register and check write operation is OK */
      localValue[1] = 0xFF;
3418ed82:	23ff      	movs	r3, #255	@ 0xff
3418ed84:	737b      	strb	r3, [r7, #13]
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
3418ed86:	687b      	ldr	r3, [r7, #4]
3418ed88:	f103 0008 	add.w	r0, r3, #8
3418ed8c:	f107 020c 	add.w	r2, r7, #12
3418ed90:	2302      	movs	r3, #2
3418ed92:	2105      	movs	r1, #5
3418ed94:	f7fe f888 	bl	3418cea8 <SAL_XSPI_SendReadCommand>
3418ed98:	4603      	mov	r3, r0
3418ed9a:	2b00      	cmp	r3, #0
3418ed9c:	d002      	beq.n	3418eda4 <JEDEC_Basic_ManageQuadEnableRequirement+0x160>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
3418ed9e:	230c      	movs	r3, #12
3418eda0:	73fb      	strb	r3, [r7, #15]
        goto error;
3418eda2:	e003      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      retr = EXTMEM_SFDP_OK;
3418eda4:	2300      	movs	r3, #0
3418eda6:	73fb      	strb	r3, [r7, #15]
      break;
3418eda8:	e000      	b.n	3418edac <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
                  It is cleared via Write Status Register instruction 31h with one data byte where bit 1 is zero.*/
      break;
    case 0x7u: /*111b: Reserved */
      break;
    default :/* Added for Misra */
      break;
3418edaa:	bf00      	nop
  }
error :
  return retr;
3418edac:	7bfb      	ldrb	r3, [r7, #15]
}
3418edae:	4618      	mov	r0, r3
3418edb0:	3710      	adds	r7, #16
3418edb2:	46bd      	mov	sp, r7
3418edb4:	bd80      	pop	{r7, pc}
3418edb6:	bf00      	nop
3418edb8:	341c01bc 	.word	0x341c01bc

3418edbc <JEDEC_Basic_Manage4S4S4SEnableSequence>:
  * @brief Manages the 4S-4S-4S enable sequence for the NOR memory device.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef JEDEC_Basic_Manage4S4S4SEnableSequence(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
3418edbc:	b580      	push	{r7, lr}
3418edbe:	b084      	sub	sp, #16
3418edc0:	af00      	add	r7, sp, #0
3418edc2:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
3418edc4:	230f      	movs	r3, #15
3418edc6:	73fb      	strb	r3, [r7, #15]
  uint8_t instruction = 0x00u;
3418edc8:	2300      	movs	r3, #0
3418edca:	73bb      	strb	r3, [r7, #14]

  /* 4-4-4 mode enable sequences; This field describes the supported methods to enter 4-4-4 mode from 1-1-1 mode */
  /* x_xxx1b: set QE per QER description above, then issue instruction 38h */
  if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x1u) == 0x1u)
3418edcc:	4b1a      	ldr	r3, [pc, #104]	@ (3418ee38 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
3418edce:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
3418edd0:	f3c3 1304 	ubfx	r3, r3, #4, #5
3418edd4:	b2db      	uxtb	r3, r3
3418edd6:	f003 0301 	and.w	r3, r3, #1
3418edda:	2b00      	cmp	r3, #0
3418eddc:	d007      	beq.n	3418edee <JEDEC_Basic_Manage4S4S4SEnableSequence+0x32>
  {
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
3418edde:	6878      	ldr	r0, [r7, #4]
3418ede0:	f7ff ff30 	bl	3418ec44 <JEDEC_Basic_ManageQuadEnableRequirement>
3418ede4:	4603      	mov	r3, r0
3418ede6:	73fb      	strb	r3, [r7, #15]
    instruction = 0x38u;
3418ede8:	2338      	movs	r3, #56	@ 0x38
3418edea:	73bb      	strb	r3, [r7, #14]
3418edec:	e00f      	b.n	3418ee0e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  }
  /* x_x1xxb: issue instruction 35h */
  else if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x4u) == 0x4u)
3418edee:	4b12      	ldr	r3, [pc, #72]	@ (3418ee38 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
3418edf0:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
3418edf2:	f3c3 1304 	ubfx	r3, r3, #4, #5
3418edf6:	b2db      	uxtb	r3, r3
3418edf8:	f003 0304 	and.w	r3, r3, #4
3418edfc:	2b00      	cmp	r3, #0
3418edfe:	d006      	beq.n	3418ee0e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  {
    /* If QE bit exists, Quad Enable Requirement describes method to enable Quad operations */
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
3418ee00:	6878      	ldr	r0, [r7, #4]
3418ee02:	f7ff ff1f 	bl	3418ec44 <JEDEC_Basic_ManageQuadEnableRequirement>
3418ee06:	4603      	mov	r3, r0
3418ee08:	73fb      	strb	r3, [r7, #15]
    instruction = 0x35u;
3418ee0a:	2335      	movs	r3, #53	@ 0x35
3418ee0c:	73bb      	strb	r3, [r7, #14]
       Read Volatile Enhanced Configuration Register using instruction 65h, no address is required, set bit 7 to 1.
       Write Volatile Enhanced Configuration Register using instruction 61h, no address is required.
       This configuration is volatile.
  NOTE If device is in 0-4-4 mode, then this mode must be exited before the 4-4-4 enable sequence is issued.
  */
  if ((retr == EXTMEM_SFDP_OK) && (instruction != 0u))
3418ee0e:	7bfb      	ldrb	r3, [r7, #15]
3418ee10:	2b00      	cmp	r3, #0
3418ee12:	d10c      	bne.n	3418ee2e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
3418ee14:	7bbb      	ldrb	r3, [r7, #14]
3418ee16:	2b00      	cmp	r3, #0
3418ee18:	d009      	beq.n	3418ee2e <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
  {
    (void)SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, instruction, NULL, 0u);
3418ee1a:	687b      	ldr	r3, [r7, #4]
3418ee1c:	f103 0008 	add.w	r0, r3, #8
3418ee20:	7bb9      	ldrb	r1, [r7, #14]
3418ee22:	2300      	movs	r3, #0
3418ee24:	2200      	movs	r2, #0
3418ee26:	f7fe f83f 	bl	3418cea8 <SAL_XSPI_SendReadCommand>
    /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution has been removed */
    retr = EXTMEM_SFDP_OK;
3418ee2a:	2300      	movs	r3, #0
3418ee2c:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
3418ee2e:	7bfb      	ldrb	r3, [r7, #15]
}
3418ee30:	4618      	mov	r0, r3
3418ee32:	3710      	adds	r7, #16
3418ee34:	46bd      	mov	sp, r7
3418ee36:	bd80      	pop	{r7, pc}
3418ee38:	341c01bc 	.word	0x341c01bc

3418ee3c <CheckSFDP_Signature>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param Signature Value of the SFDP signature to check.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if valid, error code otherwise.
  */
SFDP_StatusTypeDef CheckSFDP_Signature(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Signature)
{
3418ee3c:	b580      	push	{r7, lr}
3418ee3e:	b084      	sub	sp, #16
3418ee40:	af00      	add	r7, sp, #0
3418ee42:	6078      	str	r0, [r7, #4]
3418ee44:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
3418ee46:	2304      	movs	r3, #4
3418ee48:	73fb      	strb	r3, [r7, #15]

  /* check the magic number */
  switch (Signature)
3418ee4a:	683b      	ldr	r3, [r7, #0]
3418ee4c:	4a0e      	ldr	r2, [pc, #56]	@ (3418ee88 <CheckSFDP_Signature+0x4c>)
3418ee4e:	4293      	cmp	r3, r2
3418ee50:	d006      	beq.n	3418ee60 <CheckSFDP_Signature+0x24>
3418ee52:	683b      	ldr	r3, [r7, #0]
3418ee54:	4a0d      	ldr	r2, [pc, #52]	@ (3418ee8c <CheckSFDP_Signature+0x50>)
3418ee56:	4293      	cmp	r3, r2
3418ee58:	d10e      	bne.n	3418ee78 <CheckSFDP_Signature+0x3c>
  {
    case SFDP_SIGNATURE :
      SFDP_DEBUG_STR("signature of the header: OK");
      retr = EXTMEM_SFDP_OK;
3418ee5a:	2300      	movs	r3, #0
3418ee5c:	73fb      	strb	r3, [r7, #15]
      break;
3418ee5e:	e00e      	b.n	3418ee7e <CheckSFDP_Signature+0x42>
    case SFDP_SIGNATURE_INVERTED :
      SFDP_DEBUG_STR("signature of the header: KO inverted data order");
      /* Change the memory type settings */
      if (HAL_OK == SAL_XSPI_UpdateMemoryType(&Object->sfdp_private.SALObject, SAL_XSPI_ORDERINVERTED))
3418ee60:	687b      	ldr	r3, [r7, #4]
3418ee62:	3308      	adds	r3, #8
3418ee64:	2100      	movs	r1, #0
3418ee66:	4618      	mov	r0, r3
3418ee68:	f7fe f9dc 	bl	3418d224 <SAL_XSPI_UpdateMemoryType>
3418ee6c:	4603      	mov	r3, r0
3418ee6e:	2b00      	cmp	r3, #0
3418ee70:	d104      	bne.n	3418ee7c <CheckSFDP_Signature+0x40>
      {
        retr = EXTMEM_SFDP_ERROR_SIGNATUREMTYPE;
3418ee72:	2305      	movs	r3, #5
3418ee74:	73fb      	strb	r3, [r7, #15]
      }
      break;
3418ee76:	e001      	b.n	3418ee7c <CheckSFDP_Signature+0x40>
    default :
      SFDP_DEBUG_STR("signature of the header: KO");
      break;
3418ee78:	bf00      	nop
3418ee7a:	e000      	b.n	3418ee7e <CheckSFDP_Signature+0x42>
      break;
3418ee7c:	bf00      	nop
  }
  return retr;
3418ee7e:	7bfb      	ldrb	r3, [r7, #15]
}
3418ee80:	4618      	mov	r0, r3
3418ee82:	3710      	adds	r7, #16
3418ee84:	46bd      	mov	sp, r7
3418ee86:	bd80      	pop	{r7, pc}
3418ee88:	44505346 	.word	0x44505346
3418ee8c:	50444653 	.word	0x50444653

3418ee90 <EXTMEM_DRIVER_NOR_SFDP_Init>:
  * @retval EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef Status of the operation.
  */
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Init(void *Peripheral, EXTMEM_LinkConfig_TypeDef Config,
                                                                 uint32_t ClockInput,
                                                                 EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418ee90:	b580      	push	{r7, lr}
3418ee92:	b08a      	sub	sp, #40	@ 0x28
3418ee94:	af00      	add	r7, sp, #0
3418ee96:	60f8      	str	r0, [r7, #12]
3418ee98:	607a      	str	r2, [r7, #4]
3418ee9a:	603b      	str	r3, [r7, #0]
3418ee9c:	460b      	mov	r3, r1
3418ee9e:	72fb      	strb	r3, [r7, #11]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418eea0:	2300      	movs	r3, #0
3418eea2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  SFDP_HeaderTypeDef JEDEC_SFDP_Header;
  uint8_t FreqUpdate = 0u;
3418eea6:	2300      	movs	r3, #0
3418eea8:	76fb      	strb	r3, [r7, #27]
  uint8_t DataID[6];
  uint32_t ClockOut;

  /* Reset data of SFDPObject to zero */
  SFDP_DEBUG_STR("1 - reset data SFDPObject to zero")
  (void)memset((void *)&SFDPObject->sfdp_private, 0x0, sizeof(SFDPObject->sfdp_private));
3418eeaa:	683b      	ldr	r3, [r7, #0]
3418eeac:	3308      	adds	r3, #8
3418eeae:	2298      	movs	r2, #152	@ 0x98
3418eeb0:	2100      	movs	r1, #0
3418eeb2:	4618      	mov	r0, r3
3418eeb4:	f000 f8ec 	bl	3418f090 <memset>

  /* Initialize the SFDPObject */
  SFDP_DEBUG_STR("2 - initialize the SFDPObject")
  SFDPObject->sfdp_private.Config = Config;
3418eeb8:	683b      	ldr	r3, [r7, #0]
3418eeba:	7afa      	ldrb	r2, [r7, #11]
3418eebc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  SFDPObject->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
3418eec0:	683b      	ldr	r3, [r7, #0]
3418eec2:	2200      	movs	r2, #0
3418eec4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  SFDPObject->sfdp_private.DriverInfo.ClockIn = ClockInput;
3418eec8:	683b      	ldr	r3, [r7, #0]
3418eeca:	687a      	ldr	r2, [r7, #4]
3418eecc:	669a      	str	r2, [r3, #104]	@ 0x68
  SAL_XSPI_SET_SFDPDUMMYCYLE(SFDPObject->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_DEFAULT);
3418eece:	683b      	ldr	r3, [r7, #0]
3418eed0:	2208      	movs	r2, #8
3418eed2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Set memory speed to 50Mhz maximum */
  SFDP_DEBUG_STR("3 - set memory link and speed to 50Mhz maximum")
  (void)SAL_XSPI_Init(&SFDPObject->sfdp_private.SALObject, Peripheral);
3418eed6:	683b      	ldr	r3, [r7, #0]
3418eed8:	3308      	adds	r3, #8
3418eeda:	68f9      	ldr	r1, [r7, #12]
3418eedc:	4618      	mov	r0, r3
3418eede:	f7fd fc0c 	bl	3418c6fa <SAL_XSPI_Init>
  (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput, DRIVER_SFDP_DEFAULT_CLOCK, &ClockOut);
3418eee2:	683b      	ldr	r3, [r7, #0]
3418eee4:	f103 0008 	add.w	r0, r3, #8
3418eee8:	f107 0310 	add.w	r3, r7, #16
3418eeec:	4a44      	ldr	r2, [pc, #272]	@ (3418f000 <EXTMEM_DRIVER_NOR_SFDP_Init+0x170>)
3418eeee:	6879      	ldr	r1, [r7, #4]
3418eef0:	f7fd fbc4 	bl	3418c67c <SAL_XSPI_SetClock>

  /* Abort any ongoing XSPI action */
  (void)SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject);
3418eef4:	683b      	ldr	r3, [r7, #0]
3418eef6:	3308      	adds	r3, #8
3418eef8:	4618      	mov	r0, r3
3418eefa:	f7fe f982 	bl	3418d202 <SAL_XSPI_DisableMapMode>

  /* Check and set QE bit of Control Register */
  (void)SAL_XSPI_EnableQuadMode(&SFDPObject->sfdp_private.SALObject);
3418eefe:	683b      	ldr	r3, [r7, #0]
3418ef00:	3308      	adds	r3, #8
3418ef02:	4618      	mov	r0, r3
3418ef04:	f7fd fc2c 	bl	3418c760 <SAL_XSPI_EnableQuadMode>

  /* Analyze the SFDP structure to get driver information */
  SFDP_DEBUG_STR("4 - analyze the SFDP structure to get driver information")
  if (EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
3418ef08:	f107 031c 	add.w	r3, r7, #28
3418ef0c:	4619      	mov	r1, r3
3418ef0e:	6838      	ldr	r0, [r7, #0]
3418ef10:	f7fe fa48 	bl	3418d3a4 <SFDP_GetHeader>
3418ef14:	4603      	mov	r3, r0
3418ef16:	2b00      	cmp	r3, #0
3418ef18:	d003      	beq.n	3418ef22 <EXTMEM_DRIVER_NOR_SFDP_Init+0x92>
  {
    /* Perform SFDP Header reading (several modes are tried) */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
3418ef1a:	23ff      	movs	r3, #255	@ 0xff
3418ef1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418ef20:	e067      	b.n	3418eff2 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  /* Reset the memory */
  SFDP_DEBUG_STR("5 - reset the memory")
  if (EXTMEM_SFDP_OK != SFDP_MemoryReset(SFDPObject))
3418ef22:	6838      	ldr	r0, [r7, #0]
3418ef24:	f7fe fb78 	bl	3418d618 <SFDP_MemoryReset>
       Try to continue Initialisation procedure anyway. */
    SFDP_DEBUG_STR("ERROR::on the call of SFDP_MemoryReset but no error returned")
  }

  /* Wait few ms after the reset operation, this is done to avoid issue on SFDP read */
  HAL_Delay(10);
3418ef28:	200a      	movs	r0, #10
3418ef2a:	f7f2 f9c3 	bl	341812b4 <HAL_Delay>

  /* Analyze the SFDP structure to get driver information after the reset */
  SFDP_DEBUG_STR("6 - analyze the SFDP structure to get driver information")
  if (EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
3418ef2e:	f107 031c 	add.w	r3, r7, #28
3418ef32:	4619      	mov	r1, r3
3418ef34:	6838      	ldr	r0, [r7, #0]
3418ef36:	f7fe fa35 	bl	3418d3a4 <SFDP_GetHeader>
3418ef3a:	4603      	mov	r3, r0
3418ef3c:	2b00      	cmp	r3, #0
3418ef3e:	d003      	beq.n	3418ef48 <EXTMEM_DRIVER_NOR_SFDP_Init+0xb8>
  {
    /* SFDP header reading is considered unsuccessful.
       Abort Initialisation procedure. */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
3418ef40:	23ff      	movs	r3, #255	@ 0xff
3418ef42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418ef46:	e054      	b.n	3418eff2 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  /* Save information from the SFDP table
     Nb of parameters starts at 0 (0 means 1 parameter) */
  if (JEDEC_SFDP_Header.param_number >= SFDP_MAX_NB_OF_PARAM)
3418ef48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
3418ef4c:	2b09      	cmp	r3, #9
3418ef4e:	d904      	bls.n	3418ef5a <EXTMEM_DRIVER_NOR_SFDP_Init+0xca>
  {
    SFDPObject->sfdp_private.Sfdp_param_number = SFDP_MAX_NB_OF_PARAM - 1;
3418ef50:	683b      	ldr	r3, [r7, #0]
3418ef52:	2209      	movs	r2, #9
3418ef54:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
3418ef58:	e004      	b.n	3418ef64 <EXTMEM_DRIVER_NOR_SFDP_Init+0xd4>
  }
  else
  {
    SFDPObject->sfdp_private.Sfdp_param_number = JEDEC_SFDP_Header.param_number;
3418ef5a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
3418ef5e:	683b      	ldr	r3, [r7, #0]
3418ef60:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
  }
  SFDPObject->sfdp_private.Sfdp_AccessProtocol = JEDEC_SFDP_Header.AccessProtocol;
3418ef64:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
3418ef68:	683b      	ldr	r3, [r7, #0]
3418ef6a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

  /* Read the flash ID.
     This Flash ID could later be used to perform specific operations for some identified references. */
  SFDP_DEBUG_STR("7 - read the flash ID")
  (void)SAL_XSPI_GetId(&SFDPObject->sfdp_private.SALObject, DataID, EXTMEM_READ_JEDEC_ID_SIZE);
3418ef6e:	683b      	ldr	r3, [r7, #0]
3418ef70:	3308      	adds	r3, #8
3418ef72:	f107 0114 	add.w	r1, r7, #20
3418ef76:	2204      	movs	r2, #4
3418ef78:	4618      	mov	r0, r3
3418ef7a:	f7fd fe61 	bl	3418cc40 <SAL_XSPI_GetId>
  DEBUG_ID(DataID);

  /* Keep manufacturer information, it could be used to help in
     building of consistent driver */
  SFDPObject->sfdp_private.ManuID = DataID[0];
3418ef7e:	7d3a      	ldrb	r2, [r7, #20]
3418ef80:	683b      	ldr	r3, [r7, #0]
3418ef82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Get the complete SFDP data */
  SFDP_DEBUG_STR("8 - collect the SFDP data")
  if (EXTMEM_SFDP_OK != SFDP_CollectData(SFDPObject))
3418ef86:	6838      	ldr	r0, [r7, #0]
3418ef88:	f7fe fa6a 	bl	3418d460 <SFDP_CollectData>
3418ef8c:	4603      	mov	r3, r0
3418ef8e:	2b00      	cmp	r3, #0
3418ef90:	d003      	beq.n	3418ef9a <EXTMEM_DRIVER_NOR_SFDP_Init+0x10a>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
3418ef92:	23ff      	movs	r3, #255	@ 0xff
3418ef94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418ef98:	e02b      	b.n	3418eff2 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  /* Setup the generic driver information and prepare the physical layer */
  SFDP_DEBUG_STR("9 - build the generic driver information and prepare the physical layer")
  if (EXTMEM_SFDP_OK != SFDP_BuildGenericDriver(SFDPObject, &FreqUpdate))
3418ef9a:	f107 031b 	add.w	r3, r7, #27
3418ef9e:	4619      	mov	r1, r3
3418efa0:	6838      	ldr	r0, [r7, #0]
3418efa2:	f7fe fc15 	bl	3418d7d0 <SFDP_BuildGenericDriver>
3418efa6:	4603      	mov	r3, r0
3418efa8:	2b00      	cmp	r3, #0
3418efaa:	d003      	beq.n	3418efb4 <EXTMEM_DRIVER_NOR_SFDP_Init+0x124>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD;
3418efac:	23fd      	movs	r3, #253	@ 0xfd
3418efae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418efb2:	e01e      	b.n	3418eff2 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  /* Adjust frequency supplied to memory, if required */
  SFDP_DEBUG_STR("10 - adjust the frequency if required")
  if ((FreqUpdate == 0u) && (SFDPObject->sfdp_public.MaxFreq != 0u))
3418efb4:	7efb      	ldrb	r3, [r7, #27]
3418efb6:	2b00      	cmp	r3, #0
3418efb8:	d10d      	bne.n	3418efd6 <EXTMEM_DRIVER_NOR_SFDP_Init+0x146>
3418efba:	683b      	ldr	r3, [r7, #0]
3418efbc:	681b      	ldr	r3, [r3, #0]
3418efbe:	2b00      	cmp	r3, #0
3418efc0:	d009      	beq.n	3418efd6 <EXTMEM_DRIVER_NOR_SFDP_Init+0x146>
  {
    (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput,
3418efc2:	683b      	ldr	r3, [r7, #0]
3418efc4:	f103 0008 	add.w	r0, r3, #8
3418efc8:	683b      	ldr	r3, [r7, #0]
3418efca:	681a      	ldr	r2, [r3, #0]
3418efcc:	f107 0310 	add.w	r3, r7, #16
3418efd0:	6879      	ldr	r1, [r7, #4]
3418efd2:	f7fd fb53 	bl	3418c67c <SAL_XSPI_SetClock>
    SFDP_DEBUG_STR("--> new freq configured");
  }

  /* Read again SFDP header to confirm memory access is properly setup */
  SFDP_DEBUG_STR("11 - read again the SFDP header to adjust memory type if necessary")
  if (EXTMEM_SFDP_OK != SFDP_ReadHeader(SFDPObject, &JEDEC_SFDP_Header))
3418efd6:	f107 031c 	add.w	r3, r7, #28
3418efda:	4619      	mov	r1, r3
3418efdc:	6838      	ldr	r0, [r7, #0]
3418efde:	f7fe f9a3 	bl	3418d328 <SFDP_ReadHeader>
3418efe2:	4603      	mov	r3, r0
3418efe4:	2b00      	cmp	r3, #0
3418efe6:	d003      	beq.n	3418eff0 <EXTMEM_DRIVER_NOR_SFDP_Init+0x160>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_MEMTYPE_CHECK")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MEMTYPE_CHECK;
3418efe8:	23f2      	movs	r3, #242	@ 0xf2
3418efea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
3418efee:	e000      	b.n	3418eff2 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

error:
3418eff0:	bf00      	nop
  return retr;
3418eff2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
3418eff6:	4618      	mov	r0, r3
3418eff8:	3728      	adds	r7, #40	@ 0x28
3418effa:	46bd      	mov	sp, r7
3418effc:	bd80      	pop	{r7, pc}
3418effe:	bf00      	nop
3418f000:	02faf080 	.word	0x02faf080

3418f004 <EXTMEM_DRIVER_NOR_SFDP_DeInit>:
  *
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_DeInit(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418f004:	b480      	push	{r7}
3418f006:	b083      	sub	sp, #12
3418f008:	af00      	add	r7, sp, #0
3418f00a:	6078      	str	r0, [r7, #4]
  SFDPObject->sfdp_private.FlashSize = 0;
3418f00c:	687b      	ldr	r3, [r7, #4]
3418f00e:	2200      	movs	r2, #0
3418f010:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
  return EXTMEM_DRIVER_NOR_SFDP_OK;
3418f014:	2300      	movs	r3, #0
}
3418f016:	4618      	mov	r0, r3
3418f018:	370c      	adds	r7, #12
3418f01a:	46bd      	mov	sp, r7
3418f01c:	f85d 7b04 	ldr.w	r7, [sp], #4
3418f020:	4770      	bx	lr

3418f022 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>:
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(
  EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418f022:	b590      	push	{r4, r7, lr}
3418f024:	b087      	sub	sp, #28
3418f026:	af02      	add	r7, sp, #8
3418f028:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418f02a:	2300      	movs	r3, #0
3418f02c:	73fb      	strb	r3, [r7, #15]

  /* Enter the mapped mode */
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject,
3418f02e:	687b      	ldr	r3, [r7, #4]
3418f030:	f103 0008 	add.w	r0, r3, #8
3418f034:	687b      	ldr	r3, [r7, #4]
3418f036:	f893 1076 	ldrb.w	r1, [r3, #118]	@ 0x76
                                       SFDPObject->sfdp_private.DriverInfo.ReadInstruction,
                                       (uint8_t)SFDPObject->sfdp_private.SALObject.Commandbase.DummyCycles,
3418f03a:	687b      	ldr	r3, [r7, #4]
3418f03c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject,
3418f03e:	b2da      	uxtb	r2, r3
3418f040:	687b      	ldr	r3, [r7, #4]
3418f042:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
3418f046:	2400      	movs	r4, #0
3418f048:	9400      	str	r4, [sp, #0]
3418f04a:	f7fe f85f 	bl	3418d10c <SAL_XSPI_EnableMapMode>
3418f04e:	4603      	mov	r3, r0
3418f050:	2b00      	cmp	r3, #0
3418f052:	d001      	beq.n	3418f058 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode+0x36>
                                       SFDPObject->sfdp_private.DriverInfo.PageProgramInstruction, 0))
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
3418f054:	23f3      	movs	r3, #243	@ 0xf3
3418f056:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
3418f058:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418f05c:	4618      	mov	r0, r3
3418f05e:	3714      	adds	r7, #20
3418f060:	46bd      	mov	sp, r7
3418f062:	bd90      	pop	{r4, r7, pc}

3418f064 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>:
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(
  EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
3418f064:	b580      	push	{r7, lr}
3418f066:	b084      	sub	sp, #16
3418f068:	af00      	add	r7, sp, #0
3418f06a:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
3418f06c:	2300      	movs	r3, #0
3418f06e:	73fb      	strb	r3, [r7, #15]

  /* Exit the mapped mode */
  if (HAL_OK != SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject))
3418f070:	687b      	ldr	r3, [r7, #4]
3418f072:	3308      	adds	r3, #8
3418f074:	4618      	mov	r0, r3
3418f076:	f7fe f8c4 	bl	3418d202 <SAL_XSPI_DisableMapMode>
3418f07a:	4603      	mov	r3, r0
3418f07c:	2b00      	cmp	r3, #0
3418f07e:	d001      	beq.n	3418f084 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode+0x20>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
3418f080:	23f3      	movs	r3, #243	@ 0xf3
3418f082:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
3418f084:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
3418f088:	4618      	mov	r0, r3
3418f08a:	3710      	adds	r7, #16
3418f08c:	46bd      	mov	sp, r7
3418f08e:	bd80      	pop	{r7, pc}

3418f090 <memset>:
3418f090:	4402      	add	r2, r0
3418f092:	4603      	mov	r3, r0
3418f094:	4293      	cmp	r3, r2
3418f096:	d100      	bne.n	3418f09a <memset+0xa>
3418f098:	4770      	bx	lr
3418f09a:	f803 1b01 	strb.w	r1, [r3], #1
3418f09e:	e7f9      	b.n	3418f094 <memset+0x4>

3418f0a0 <__libc_init_array>:
3418f0a0:	b570      	push	{r4, r5, r6, lr}
3418f0a2:	4d0d      	ldr	r5, [pc, #52]	@ (3418f0d8 <__libc_init_array+0x38>)
3418f0a4:	2600      	movs	r6, #0
3418f0a6:	4c0d      	ldr	r4, [pc, #52]	@ (3418f0dc <__libc_init_array+0x3c>)
3418f0a8:	1b64      	subs	r4, r4, r5
3418f0aa:	10a4      	asrs	r4, r4, #2
3418f0ac:	42a6      	cmp	r6, r4
3418f0ae:	d109      	bne.n	3418f0c4 <__libc_init_array+0x24>
3418f0b0:	4d0b      	ldr	r5, [pc, #44]	@ (3418f0e0 <__libc_init_array+0x40>)
3418f0b2:	2600      	movs	r6, #0
3418f0b4:	4c0b      	ldr	r4, [pc, #44]	@ (3418f0e4 <__libc_init_array+0x44>)
3418f0b6:	f000 f825 	bl	3418f104 <_init>
3418f0ba:	1b64      	subs	r4, r4, r5
3418f0bc:	10a4      	asrs	r4, r4, #2
3418f0be:	42a6      	cmp	r6, r4
3418f0c0:	d105      	bne.n	3418f0ce <__libc_init_array+0x2e>
3418f0c2:	bd70      	pop	{r4, r5, r6, pc}
3418f0c4:	f855 3b04 	ldr.w	r3, [r5], #4
3418f0c8:	3601      	adds	r6, #1
3418f0ca:	4798      	blx	r3
3418f0cc:	e7ee      	b.n	3418f0ac <__libc_init_array+0xc>
3418f0ce:	f855 3b04 	ldr.w	r3, [r5], #4
3418f0d2:	3601      	adds	r6, #1
3418f0d4:	4798      	blx	r3
3418f0d6:	e7f2      	b.n	3418f0be <__libc_init_array+0x1e>
3418f0d8:	3418f160 	.word	0x3418f160
3418f0dc:	3418f160 	.word	0x3418f160
3418f0e0:	3418f160 	.word	0x3418f160
3418f0e4:	3418f164 	.word	0x3418f164

3418f0e8 <memcpy>:
3418f0e8:	440a      	add	r2, r1
3418f0ea:	1e43      	subs	r3, r0, #1
3418f0ec:	4291      	cmp	r1, r2
3418f0ee:	d100      	bne.n	3418f0f2 <memcpy+0xa>
3418f0f0:	4770      	bx	lr
3418f0f2:	b510      	push	{r4, lr}
3418f0f4:	f811 4b01 	ldrb.w	r4, [r1], #1
3418f0f8:	4291      	cmp	r1, r2
3418f0fa:	f803 4f01 	strb.w	r4, [r3, #1]!
3418f0fe:	d1f9      	bne.n	3418f0f4 <memcpy+0xc>
3418f100:	bd10      	pop	{r4, pc}
	...

3418f104 <_init>:
3418f104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418f106:	bf00      	nop
3418f108:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418f10a:	bc08      	pop	{r3}
3418f10c:	469e      	mov	lr, r3
3418f10e:	4770      	bx	lr

3418f110 <_fini>:
3418f110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3418f112:	bf00      	nop
3418f114:	bcf8      	pop	{r3, r4, r5, r6, r7}
3418f116:	bc08      	pop	{r3}
3418f118:	469e      	mov	lr, r3
3418f11a:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

3418f180 <SECURE_SystemCoreClockUpdate>:
3418f180:	e97f e97f 	sg
3418f184:	f7f1 bfe6 	b.w	34181154 <__acle_se_SECURE_SystemCoreClockUpdate>
	...
