// Seed: 2276121618
module module_0 (
    output id_0,
    input id_1,
    input reg id_2,
    output id_3
);
  logic id_4;
  always @(1'h0 or posedge id_4) begin
    if (id_2)
      if (id_2) id_0 <= id_2;
      else begin
        id_3 <= id_2;
        id_4 = 'b0;
        id_3 = (id_1) + 1'b0;
      end
    else id_0 <= id_2;
  end
  logic id_5 = 1;
  logic id_6;
endmodule
