#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027c95583310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027c955680a0 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v0000027c95608b10_0 .var "clk", 0 0;
v0000027c95608610_0 .net "dataadr", 31 0, v0000027c955ff5b0_0;  1 drivers
v0000027c95608bb0_0 .net "memwrite", 0 0, L_0000027c956109f0;  1 drivers
v0000027c95609150_0 .var "reset", 0 0;
v0000027c95607df0_0 .net "writedata", 31 0, v0000027c955fe7f0_0;  1 drivers
S_0000027c955a8e80 .scope module, "dut" "top" 3 8, 4 5 0, S_0000027c955680a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000027c95609650_0 .net "ALUOut", 31 0, v0000027c955ff5b0_0;  alias, 1 drivers
v0000027c95609010_0 .net "LoadW", 0 0, L_0000027c95610bd0;  1 drivers
v0000027c95607a30_0 .net "MemWrite", 0 0, L_0000027c956109f0;  alias, 1 drivers
v0000027c956078f0_0 .net "ReadData", 31 0, v0000027c95581f40_0;  1 drivers
v0000027c956090b0_0 .net "WriteData", 31 0, v0000027c955fe7f0_0;  alias, 1 drivers
v0000027c95608570_0 .net "clk", 0 0, v0000027c95608b10_0;  1 drivers
v0000027c95607b70_0 .net "dhit", 0 0, v0000027c95581720_0;  1 drivers
v0000027c95608e30_0 .net "ihit", 0 0, v0000027c95581360_0;  1 drivers
v0000027c95607710_0 .net "instr", 31 0, v0000027c9554bcb0_0;  1 drivers
v0000027c95607ad0_0 .net "pc", 31 0, v0000027c956019f0_0;  1 drivers
v0000027c95607d50_0 .net "reset", 0 0, v0000027c95609150_0;  1 drivers
S_0000027c955a9010 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_0000027c955a8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v0000027c95581c20_0 .net "a", 31 0, v0000027c955ff5b0_0;  alias, 1 drivers
v0000027c95582080_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c95581cc0_0 .net "data", 127 0, v0000027c95581b80_0;  1 drivers
v0000027c95582440_0 .var "data0", 127 0;
v0000027c955814a0_0 .var "data1", 127 0;
v0000027c95581220_0 .var "data2", 127 0;
v0000027c95580820_0 .var "data3", 127 0;
v0000027c95580a00 .array "dcache", 0 3, 154 0;
v0000027c95581720_0 .var "hit", 0 0;
v0000027c95581ea0_0 .net "load", 0 0, L_0000027c95610bd0;  alias, 1 drivers
v0000027c95581f40_0 .var "rd", 31 0;
v0000027c955815e0_0 .var "set", 1 0;
v0000027c955812c0_0 .var "tag0", 25 0;
v0000027c95581fe0_0 .var "tag1", 25 0;
v0000027c95582120_0 .var "tag2", 25 0;
v0000027c955821c0_0 .var "tag3", 25 0;
v0000027c95582260_0 .var "valid0", 0 0;
v0000027c95581680_0 .var "valid1", 0 0;
v0000027c95582580_0 .var "valid2", 0 0;
v0000027c955824e0_0 .var "valid3", 0 0;
v0000027c95582300_0 .net "wd", 31 0, v0000027c955fe7f0_0;  alias, 1 drivers
v0000027c955826c0_0 .net "we", 0 0, L_0000027c956109f0;  alias, 1 drivers
v0000027c95580a00_0 .array/port v0000027c95580a00, 0;
v0000027c95580a00_1 .array/port v0000027c95580a00, 1;
v0000027c95580a00_2 .array/port v0000027c95580a00, 2;
v0000027c95580a00_3 .array/port v0000027c95580a00, 3;
E_0000027c95594320/0 .event anyedge, v0000027c95580a00_0, v0000027c95580a00_1, v0000027c95580a00_2, v0000027c95580a00_3;
E_0000027c95594320/1 .event anyedge, v0000027c955823a0_0, v0000027c95580f00_0, v0000027c95581ea0_0, v0000027c95581b80_0;
E_0000027c95594320/2 .event anyedge, v0000027c95581e00_0;
E_0000027c95594320 .event/or E_0000027c95594320/0, E_0000027c95594320/1, E_0000027c95594320/2;
S_0000027c954c82b0 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_0000027c955a9010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v0000027c95581d60 .array "RAM", 0 63, 31 0;
v0000027c955823a0_0 .net "a", 31 0, v0000027c955ff5b0_0;  alias, 1 drivers
v0000027c955819a0_0 .var "add0", 31 0;
v0000027c95581860_0 .var "add1", 31 0;
v0000027c95581a40_0 .var "add2", 31 0;
v0000027c95581ae0_0 .var "add3", 31 0;
v0000027c955817c0_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c95581b80_0 .var "rd", 127 0;
v0000027c95581e00_0 .net "wd", 31 0, v0000027c955fe7f0_0;  alias, 1 drivers
v0000027c95580f00_0 .net "we", 0 0, L_0000027c956109f0;  alias, 1 drivers
E_0000027c95594260 .event negedge, v0000027c955817c0_0;
E_0000027c95594020 .event posedge, v0000027c955817c0_0;
v0000027c95581d60_0 .array/port v0000027c95581d60, 0;
E_0000027c95594520/0 .event anyedge, v0000027c955823a0_0, v0000027c955819a0_0, v0000027c95581ae0_0, v0000027c95581d60_0;
v0000027c95581d60_1 .array/port v0000027c95581d60, 1;
v0000027c95581d60_2 .array/port v0000027c95581d60, 2;
v0000027c95581d60_3 .array/port v0000027c95581d60, 3;
v0000027c95581d60_4 .array/port v0000027c95581d60, 4;
E_0000027c95594520/1 .event anyedge, v0000027c95581d60_1, v0000027c95581d60_2, v0000027c95581d60_3, v0000027c95581d60_4;
v0000027c95581d60_5 .array/port v0000027c95581d60, 5;
v0000027c95581d60_6 .array/port v0000027c95581d60, 6;
v0000027c95581d60_7 .array/port v0000027c95581d60, 7;
v0000027c95581d60_8 .array/port v0000027c95581d60, 8;
E_0000027c95594520/2 .event anyedge, v0000027c95581d60_5, v0000027c95581d60_6, v0000027c95581d60_7, v0000027c95581d60_8;
v0000027c95581d60_9 .array/port v0000027c95581d60, 9;
v0000027c95581d60_10 .array/port v0000027c95581d60, 10;
v0000027c95581d60_11 .array/port v0000027c95581d60, 11;
v0000027c95581d60_12 .array/port v0000027c95581d60, 12;
E_0000027c95594520/3 .event anyedge, v0000027c95581d60_9, v0000027c95581d60_10, v0000027c95581d60_11, v0000027c95581d60_12;
v0000027c95581d60_13 .array/port v0000027c95581d60, 13;
v0000027c95581d60_14 .array/port v0000027c95581d60, 14;
v0000027c95581d60_15 .array/port v0000027c95581d60, 15;
v0000027c95581d60_16 .array/port v0000027c95581d60, 16;
E_0000027c95594520/4 .event anyedge, v0000027c95581d60_13, v0000027c95581d60_14, v0000027c95581d60_15, v0000027c95581d60_16;
v0000027c95581d60_17 .array/port v0000027c95581d60, 17;
v0000027c95581d60_18 .array/port v0000027c95581d60, 18;
v0000027c95581d60_19 .array/port v0000027c95581d60, 19;
v0000027c95581d60_20 .array/port v0000027c95581d60, 20;
E_0000027c95594520/5 .event anyedge, v0000027c95581d60_17, v0000027c95581d60_18, v0000027c95581d60_19, v0000027c95581d60_20;
v0000027c95581d60_21 .array/port v0000027c95581d60, 21;
v0000027c95581d60_22 .array/port v0000027c95581d60, 22;
v0000027c95581d60_23 .array/port v0000027c95581d60, 23;
v0000027c95581d60_24 .array/port v0000027c95581d60, 24;
E_0000027c95594520/6 .event anyedge, v0000027c95581d60_21, v0000027c95581d60_22, v0000027c95581d60_23, v0000027c95581d60_24;
v0000027c95581d60_25 .array/port v0000027c95581d60, 25;
v0000027c95581d60_26 .array/port v0000027c95581d60, 26;
v0000027c95581d60_27 .array/port v0000027c95581d60, 27;
v0000027c95581d60_28 .array/port v0000027c95581d60, 28;
E_0000027c95594520/7 .event anyedge, v0000027c95581d60_25, v0000027c95581d60_26, v0000027c95581d60_27, v0000027c95581d60_28;
v0000027c95581d60_29 .array/port v0000027c95581d60, 29;
v0000027c95581d60_30 .array/port v0000027c95581d60, 30;
v0000027c95581d60_31 .array/port v0000027c95581d60, 31;
v0000027c95581d60_32 .array/port v0000027c95581d60, 32;
E_0000027c95594520/8 .event anyedge, v0000027c95581d60_29, v0000027c95581d60_30, v0000027c95581d60_31, v0000027c95581d60_32;
v0000027c95581d60_33 .array/port v0000027c95581d60, 33;
v0000027c95581d60_34 .array/port v0000027c95581d60, 34;
v0000027c95581d60_35 .array/port v0000027c95581d60, 35;
v0000027c95581d60_36 .array/port v0000027c95581d60, 36;
E_0000027c95594520/9 .event anyedge, v0000027c95581d60_33, v0000027c95581d60_34, v0000027c95581d60_35, v0000027c95581d60_36;
v0000027c95581d60_37 .array/port v0000027c95581d60, 37;
v0000027c95581d60_38 .array/port v0000027c95581d60, 38;
v0000027c95581d60_39 .array/port v0000027c95581d60, 39;
v0000027c95581d60_40 .array/port v0000027c95581d60, 40;
E_0000027c95594520/10 .event anyedge, v0000027c95581d60_37, v0000027c95581d60_38, v0000027c95581d60_39, v0000027c95581d60_40;
v0000027c95581d60_41 .array/port v0000027c95581d60, 41;
v0000027c95581d60_42 .array/port v0000027c95581d60, 42;
v0000027c95581d60_43 .array/port v0000027c95581d60, 43;
v0000027c95581d60_44 .array/port v0000027c95581d60, 44;
E_0000027c95594520/11 .event anyedge, v0000027c95581d60_41, v0000027c95581d60_42, v0000027c95581d60_43, v0000027c95581d60_44;
v0000027c95581d60_45 .array/port v0000027c95581d60, 45;
v0000027c95581d60_46 .array/port v0000027c95581d60, 46;
v0000027c95581d60_47 .array/port v0000027c95581d60, 47;
v0000027c95581d60_48 .array/port v0000027c95581d60, 48;
E_0000027c95594520/12 .event anyedge, v0000027c95581d60_45, v0000027c95581d60_46, v0000027c95581d60_47, v0000027c95581d60_48;
v0000027c95581d60_49 .array/port v0000027c95581d60, 49;
v0000027c95581d60_50 .array/port v0000027c95581d60, 50;
v0000027c95581d60_51 .array/port v0000027c95581d60, 51;
v0000027c95581d60_52 .array/port v0000027c95581d60, 52;
E_0000027c95594520/13 .event anyedge, v0000027c95581d60_49, v0000027c95581d60_50, v0000027c95581d60_51, v0000027c95581d60_52;
v0000027c95581d60_53 .array/port v0000027c95581d60, 53;
v0000027c95581d60_54 .array/port v0000027c95581d60, 54;
v0000027c95581d60_55 .array/port v0000027c95581d60, 55;
v0000027c95581d60_56 .array/port v0000027c95581d60, 56;
E_0000027c95594520/14 .event anyedge, v0000027c95581d60_53, v0000027c95581d60_54, v0000027c95581d60_55, v0000027c95581d60_56;
v0000027c95581d60_57 .array/port v0000027c95581d60, 57;
v0000027c95581d60_58 .array/port v0000027c95581d60, 58;
v0000027c95581d60_59 .array/port v0000027c95581d60, 59;
v0000027c95581d60_60 .array/port v0000027c95581d60, 60;
E_0000027c95594520/15 .event anyedge, v0000027c95581d60_57, v0000027c95581d60_58, v0000027c95581d60_59, v0000027c95581d60_60;
v0000027c95581d60_61 .array/port v0000027c95581d60, 61;
v0000027c95581d60_62 .array/port v0000027c95581d60, 62;
v0000027c95581d60_63 .array/port v0000027c95581d60, 63;
E_0000027c95594520/16 .event anyedge, v0000027c95581d60_61, v0000027c95581d60_62, v0000027c95581d60_63, v0000027c95581a40_0;
E_0000027c95594520/17 .event anyedge, v0000027c95581860_0;
E_0000027c95594520 .event/or E_0000027c95594520/0, E_0000027c95594520/1, E_0000027c95594520/2, E_0000027c95594520/3, E_0000027c95594520/4, E_0000027c95594520/5, E_0000027c95594520/6, E_0000027c95594520/7, E_0000027c95594520/8, E_0000027c95594520/9, E_0000027c95594520/10, E_0000027c95594520/11, E_0000027c95594520/12, E_0000027c95594520/13, E_0000027c95594520/14, E_0000027c95594520/15, E_0000027c95594520/16, E_0000027c95594520/17;
S_0000027c954c5f40 .scope module, "icache" "icache" 4 13, 7 9 0, S_0000027c955a8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v0000027c95580be0_0 .net "a", 31 0, v0000027c956019f0_0;  alias, 1 drivers
v0000027c95580c80_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c95580dc0_0 .var "data0", 127 0;
v0000027c95581040_0 .var "data1", 127 0;
v0000027c955810e0_0 .var "data2", 127 0;
v0000027c95581180_0 .var "data3", 127 0;
v0000027c95581360_0 .var "hit", 0 0;
v0000027c95581540 .array "icache", 0 3, 154 0;
v0000027c9554c750_0 .net "instr", 127 0, v0000027c95580b40_0;  1 drivers
v0000027c9554bcb0_0 .var "rd", 31 0;
v0000027c9554bd50_0 .var "set", 1 0;
v0000027c9554c2f0_0 .var "tag0", 25 0;
v0000027c9554cd90_0 .var "tag1", 25 0;
v0000027c9554c890_0 .var "tag2", 25 0;
v0000027c9554ce30_0 .var "tag3", 25 0;
v0000027c9554ced0_0 .var "valid0", 0 0;
v0000027c9554d010_0 .var "valid1", 0 0;
v0000027c95533f90_0 .var "valid2", 0 0;
v0000027c95532410_0 .var "valid3", 0 0;
v0000027c95581540_0 .array/port v0000027c95581540, 0;
v0000027c95581540_1 .array/port v0000027c95581540, 1;
v0000027c95581540_2 .array/port v0000027c95581540, 2;
v0000027c95581540_3 .array/port v0000027c95581540, 3;
E_0000027c955942e0/0 .event anyedge, v0000027c95581540_0, v0000027c95581540_1, v0000027c95581540_2, v0000027c95581540_3;
E_0000027c955942e0/1 .event anyedge, v0000027c955808c0_0, v0000027c95580b40_0;
E_0000027c955942e0 .event/or E_0000027c955942e0/0, E_0000027c955942e0/1;
S_0000027c954b93a0 .scope module, "imem" "imem" 7 21, 8 1 0, S_0000027c954c5f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v0000027c95582620 .array "RAM", 0 63, 31 0;
v0000027c955808c0_0 .net "a", 31 0, v0000027c956019f0_0;  alias, 1 drivers
v0000027c95580960_0 .var "add0", 31 0;
v0000027c95580fa0_0 .var "add1", 31 0;
v0000027c95580aa0_0 .var "add2", 31 0;
v0000027c95581400_0 .var "add3", 31 0;
v0000027c95580b40_0 .var "rd", 127 0;
v0000027c95582620_0 .array/port v0000027c95582620, 0;
E_0000027c95594c60/0 .event anyedge, v0000027c955808c0_0, v0000027c95580960_0, v0000027c95581400_0, v0000027c95582620_0;
v0000027c95582620_1 .array/port v0000027c95582620, 1;
v0000027c95582620_2 .array/port v0000027c95582620, 2;
v0000027c95582620_3 .array/port v0000027c95582620, 3;
v0000027c95582620_4 .array/port v0000027c95582620, 4;
E_0000027c95594c60/1 .event anyedge, v0000027c95582620_1, v0000027c95582620_2, v0000027c95582620_3, v0000027c95582620_4;
v0000027c95582620_5 .array/port v0000027c95582620, 5;
v0000027c95582620_6 .array/port v0000027c95582620, 6;
v0000027c95582620_7 .array/port v0000027c95582620, 7;
v0000027c95582620_8 .array/port v0000027c95582620, 8;
E_0000027c95594c60/2 .event anyedge, v0000027c95582620_5, v0000027c95582620_6, v0000027c95582620_7, v0000027c95582620_8;
v0000027c95582620_9 .array/port v0000027c95582620, 9;
v0000027c95582620_10 .array/port v0000027c95582620, 10;
v0000027c95582620_11 .array/port v0000027c95582620, 11;
v0000027c95582620_12 .array/port v0000027c95582620, 12;
E_0000027c95594c60/3 .event anyedge, v0000027c95582620_9, v0000027c95582620_10, v0000027c95582620_11, v0000027c95582620_12;
v0000027c95582620_13 .array/port v0000027c95582620, 13;
v0000027c95582620_14 .array/port v0000027c95582620, 14;
v0000027c95582620_15 .array/port v0000027c95582620, 15;
v0000027c95582620_16 .array/port v0000027c95582620, 16;
E_0000027c95594c60/4 .event anyedge, v0000027c95582620_13, v0000027c95582620_14, v0000027c95582620_15, v0000027c95582620_16;
v0000027c95582620_17 .array/port v0000027c95582620, 17;
v0000027c95582620_18 .array/port v0000027c95582620, 18;
v0000027c95582620_19 .array/port v0000027c95582620, 19;
v0000027c95582620_20 .array/port v0000027c95582620, 20;
E_0000027c95594c60/5 .event anyedge, v0000027c95582620_17, v0000027c95582620_18, v0000027c95582620_19, v0000027c95582620_20;
v0000027c95582620_21 .array/port v0000027c95582620, 21;
v0000027c95582620_22 .array/port v0000027c95582620, 22;
v0000027c95582620_23 .array/port v0000027c95582620, 23;
v0000027c95582620_24 .array/port v0000027c95582620, 24;
E_0000027c95594c60/6 .event anyedge, v0000027c95582620_21, v0000027c95582620_22, v0000027c95582620_23, v0000027c95582620_24;
v0000027c95582620_25 .array/port v0000027c95582620, 25;
v0000027c95582620_26 .array/port v0000027c95582620, 26;
v0000027c95582620_27 .array/port v0000027c95582620, 27;
v0000027c95582620_28 .array/port v0000027c95582620, 28;
E_0000027c95594c60/7 .event anyedge, v0000027c95582620_25, v0000027c95582620_26, v0000027c95582620_27, v0000027c95582620_28;
v0000027c95582620_29 .array/port v0000027c95582620, 29;
v0000027c95582620_30 .array/port v0000027c95582620, 30;
v0000027c95582620_31 .array/port v0000027c95582620, 31;
v0000027c95582620_32 .array/port v0000027c95582620, 32;
E_0000027c95594c60/8 .event anyedge, v0000027c95582620_29, v0000027c95582620_30, v0000027c95582620_31, v0000027c95582620_32;
v0000027c95582620_33 .array/port v0000027c95582620, 33;
v0000027c95582620_34 .array/port v0000027c95582620, 34;
v0000027c95582620_35 .array/port v0000027c95582620, 35;
v0000027c95582620_36 .array/port v0000027c95582620, 36;
E_0000027c95594c60/9 .event anyedge, v0000027c95582620_33, v0000027c95582620_34, v0000027c95582620_35, v0000027c95582620_36;
v0000027c95582620_37 .array/port v0000027c95582620, 37;
v0000027c95582620_38 .array/port v0000027c95582620, 38;
v0000027c95582620_39 .array/port v0000027c95582620, 39;
v0000027c95582620_40 .array/port v0000027c95582620, 40;
E_0000027c95594c60/10 .event anyedge, v0000027c95582620_37, v0000027c95582620_38, v0000027c95582620_39, v0000027c95582620_40;
v0000027c95582620_41 .array/port v0000027c95582620, 41;
v0000027c95582620_42 .array/port v0000027c95582620, 42;
v0000027c95582620_43 .array/port v0000027c95582620, 43;
v0000027c95582620_44 .array/port v0000027c95582620, 44;
E_0000027c95594c60/11 .event anyedge, v0000027c95582620_41, v0000027c95582620_42, v0000027c95582620_43, v0000027c95582620_44;
v0000027c95582620_45 .array/port v0000027c95582620, 45;
v0000027c95582620_46 .array/port v0000027c95582620, 46;
v0000027c95582620_47 .array/port v0000027c95582620, 47;
v0000027c95582620_48 .array/port v0000027c95582620, 48;
E_0000027c95594c60/12 .event anyedge, v0000027c95582620_45, v0000027c95582620_46, v0000027c95582620_47, v0000027c95582620_48;
v0000027c95582620_49 .array/port v0000027c95582620, 49;
v0000027c95582620_50 .array/port v0000027c95582620, 50;
v0000027c95582620_51 .array/port v0000027c95582620, 51;
v0000027c95582620_52 .array/port v0000027c95582620, 52;
E_0000027c95594c60/13 .event anyedge, v0000027c95582620_49, v0000027c95582620_50, v0000027c95582620_51, v0000027c95582620_52;
v0000027c95582620_53 .array/port v0000027c95582620, 53;
v0000027c95582620_54 .array/port v0000027c95582620, 54;
v0000027c95582620_55 .array/port v0000027c95582620, 55;
v0000027c95582620_56 .array/port v0000027c95582620, 56;
E_0000027c95594c60/14 .event anyedge, v0000027c95582620_53, v0000027c95582620_54, v0000027c95582620_55, v0000027c95582620_56;
v0000027c95582620_57 .array/port v0000027c95582620, 57;
v0000027c95582620_58 .array/port v0000027c95582620, 58;
v0000027c95582620_59 .array/port v0000027c95582620, 59;
v0000027c95582620_60 .array/port v0000027c95582620, 60;
E_0000027c95594c60/15 .event anyedge, v0000027c95582620_57, v0000027c95582620_58, v0000027c95582620_59, v0000027c95582620_60;
v0000027c95582620_61 .array/port v0000027c95582620, 61;
v0000027c95582620_62 .array/port v0000027c95582620, 62;
v0000027c95582620_63 .array/port v0000027c95582620, 63;
E_0000027c95594c60/16 .event anyedge, v0000027c95582620_61, v0000027c95582620_62, v0000027c95582620_63, v0000027c95580aa0_0;
E_0000027c95594c60/17 .event anyedge, v0000027c95580fa0_0;
E_0000027c95594c60 .event/or E_0000027c95594c60/0, E_0000027c95594c60/1, E_0000027c95594c60/2, E_0000027c95594c60/3, E_0000027c95594c60/4, E_0000027c95594c60/5, E_0000027c95594c60/6, E_0000027c95594c60/7, E_0000027c95594c60/8, E_0000027c95594c60/9, E_0000027c95594c60/10, E_0000027c95594c60/11, E_0000027c95594c60/12, E_0000027c95594c60/13, E_0000027c95594c60/14, E_0000027c95594c60/15, E_0000027c95594c60/16, E_0000027c95594c60/17;
S_0000027c954c32f0 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_0000027c955a8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v0000027c95609dd0_0 .net "ALUControl", 2 0, v0000027c955305d0_0;  1 drivers
v0000027c956077b0_0 .net "ALUOut", 31 0, v0000027c955ff5b0_0;  alias, 1 drivers
v0000027c95609ab0_0 .net "ALUSrcE", 0 0, L_0000027c95611530;  1 drivers
v0000027c956087f0_0 .net "BranchD", 0 0, L_0000027c956108b0;  1 drivers
v0000027c956086b0_0 .net "BranchM", 0 0, L_0000027c956117b0;  1 drivers
v0000027c95609830_0 .net "ByteD", 0 0, L_0000027c956103b0;  1 drivers
v0000027c95607cb0_0 .net "ByteW", 0 0, L_0000027c9560f7d0;  1 drivers
v0000027c95607990_0 .net "JumpD", 0 0, L_0000027c95610770;  1 drivers
v0000027c95609970_0 .net "LoadD", 0 0, L_0000027c95610310;  1 drivers
v0000027c95609510_0 .net "LoadM", 0 0, L_0000027c95610bd0;  alias, 1 drivers
v0000027c95608c50_0 .net "MemWrite", 0 0, L_0000027c956109f0;  alias, 1 drivers
v0000027c95609290_0 .net "MemWriteD", 0 0, L_0000027c95610090;  1 drivers
v0000027c956098d0_0 .net "MemtoRegW", 0 0, L_0000027c9560fa50;  1 drivers
v0000027c95609b50_0 .net "ReadData", 31 0, v0000027c95581f40_0;  alias, 1 drivers
v0000027c95608cf0_0 .net "RegWrite", 0 0, L_0000027c95611990;  1 drivers
v0000027c95607e90_0 .net "WriteData", 31 0, v0000027c955fe7f0_0;  alias, 1 drivers
v0000027c95609bf0_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c956089d0_0 .net "dhit", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c95608d90_0 .net "instr", 31 0, v0000027c9554bcb0_0;  alias, 1 drivers
v0000027c95608430_0 .net "pc", 31 0, v0000027c956019f0_0;  alias, 1 drivers
v0000027c95607670_0 .net "pc_en", 0 0, v0000027c95581360_0;  alias, 1 drivers
v0000027c95607850_0 .net "reset", 0 0, v0000027c95609150_0;  alias, 1 drivers
L_0000027c95610450 .part v0000027c9554bcb0_0, 0, 7;
L_0000027c9560fb90 .part v0000027c9554bcb0_0, 12, 3;
L_0000027c95610db0 .part v0000027c9554bcb0_0, 25, 7;
S_0000027c954c1b60 .scope module, "c" "controller" 9 16, 10 4 0, S_0000027c954c32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "MemWriteD";
    .port_info 10 /OUTPUT 1 "LoadD";
    .port_info 11 /OUTPUT 1 "BranchD";
    .port_info 12 /OUTPUT 1 "JumpD";
    .port_info 13 /OUTPUT 1 "ByteD";
    .port_info 14 /OUTPUT 1 "ALUSrcE";
    .port_info 15 /OUTPUT 1 "BranchM";
    .port_info 16 /OUTPUT 1 "LoadM";
    .port_info 17 /OUTPUT 1 "ByteW";
    .port_info 18 /OUTPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 3 "ALUControl";
v0000027c955fc9f0_0 .net "ALUControl", 2 0, v0000027c955305d0_0;  alias, 1 drivers
v0000027c955fc3b0_0 .net "ALUSrcE", 0 0, L_0000027c95611530;  alias, 1 drivers
v0000027c955fc130_0 .net "BranchD", 0 0, L_0000027c956108b0;  alias, 1 drivers
v0000027c955fcb30_0 .net "BranchM", 0 0, L_0000027c956117b0;  alias, 1 drivers
v0000027c955fbcd0_0 .net "ByteD", 0 0, L_0000027c956103b0;  alias, 1 drivers
v0000027c955fcbd0_0 .net "ByteW", 0 0, L_0000027c9560f7d0;  alias, 1 drivers
v0000027c955fcc70_0 .net "JumpD", 0 0, L_0000027c95610770;  alias, 1 drivers
v0000027c955fcdb0_0 .net "LoadD", 0 0, L_0000027c95610310;  alias, 1 drivers
v0000027c955fd210_0 .net "LoadM", 0 0, L_0000027c95610bd0;  alias, 1 drivers
v0000027c955fcef0_0 .net "MemWrite", 0 0, L_0000027c956109f0;  alias, 1 drivers
v0000027c955fcf90_0 .net "MemWriteD", 0 0, L_0000027c95610090;  alias, 1 drivers
v0000027c955fd030_0 .net "MemtoRegW", 0 0, L_0000027c9560fa50;  alias, 1 drivers
v0000027c955fbeb0_0 .net "RegWrite", 0 0, L_0000027c95611990;  alias, 1 drivers
v0000027c955fd2b0_0 .net "aluop", 1 0, L_0000027c95611b70;  1 drivers
v0000027c955fc270_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fd0d0_0 .net "dhit", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c955fd350_0 .net "funct3", 2 0, L_0000027c9560fb90;  1 drivers
v0000027c955fb5f0_0 .net "funct7", 6 0, L_0000027c95610db0;  1 drivers
v0000027c955fb910_0 .net "ihit", 0 0, v0000027c95581360_0;  alias, 1 drivers
v0000027c955fb690_0 .net "opcode", 6 0, L_0000027c95610450;  1 drivers
v0000027c955fb7d0_0 .net "reset", 0 0, v0000027c95609150_0;  alias, 1 drivers
S_0000027c954c1e40 .scope module, "aludec" "aludec" 10 15, 11 1 0, S_0000027c954c1b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 2 "aluop";
    .port_info 4 /OUTPUT 3 "alucontrolE";
v0000027c955fa760_0 .net "alucontrolD", 2 0, v0000027c955324b0_0;  1 drivers
v0000027c955fabc0_0 .net "alucontrolE", 2 0, v0000027c955305d0_0;  alias, 1 drivers
v0000027c955fa300_0 .var "alucontrolF", 2 0;
v0000027c955f9720_0 .net "aluop", 1 0, L_0000027c95611b70;  alias, 1 drivers
v0000027c955f9e00_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955faf80_0 .net "funct7", 6 0, L_0000027c95610db0;  alias, 1 drivers
v0000027c955f9d60_0 .net "reset", 0 0, v0000027c95609150_0;  alias, 1 drivers
E_0000027c95594d60 .event anyedge, v0000027c955f9d60_0, v0000027c955f9720_0, v0000027c955faf80_0;
S_0000027c95498cb0 .scope module, "cregD" "creg" 11 22, 12 1 0, S_0000027c954c1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000027c95594460 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000027c955329b0_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955324b0_0 .var "controls", 2 0;
v0000027c955325f0_0 .net "controls_", 2 0, v0000027c955fa300_0;  1 drivers
L_0000027c95613648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027c95533630_0 .net "en", 0 0, L_0000027c95613648;  1 drivers
S_0000027c95498e40 .scope module, "cregE" "creg" 11 23, 12 1 0, S_0000027c954c1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000027c95593fa0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000027c95530d50_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955305d0_0 .var "controls", 2 0;
v0000027c955fa080_0 .net "controls_", 2 0, v0000027c955324b0_0;  alias, 1 drivers
L_0000027c95613690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027c955f95e0_0 .net "en", 0 0, L_0000027c95613690;  1 drivers
S_0000027c95498fd0 .scope module, "maindec" "maindec" 10 13, 13 3 0, S_0000027c954c1b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 3 "funct";
    .port_info 6 /OUTPUT 1 "RegWriteW";
    .port_info 7 /OUTPUT 1 "MemWriteM";
    .port_info 8 /OUTPUT 1 "MemWriteD";
    .port_info 9 /OUTPUT 1 "LoadD";
    .port_info 10 /OUTPUT 1 "BranchD";
    .port_info 11 /OUTPUT 1 "JumpD";
    .port_info 12 /OUTPUT 1 "ByteD";
    .port_info 13 /OUTPUT 1 "ALUSrcE";
    .port_info 14 /OUTPUT 1 "BranchM";
    .port_info 15 /OUTPUT 1 "LoadM";
    .port_info 16 /OUTPUT 1 "ByteW";
    .port_info 17 /OUTPUT 1 "MemtoRegW";
    .port_info 18 /OUTPUT 2 "aluop";
v0000027c955f9b80_0 .net "ALUSrcD", 0 0, L_0000027c95611df0;  1 drivers
v0000027c955f9c20_0 .net "ALUSrcE", 0 0, L_0000027c95611530;  alias, 1 drivers
v0000027c955f9cc0_0 .net "ALUSrcF", 0 0, L_0000027c956093d0;  1 drivers
v0000027c955fa4e0_0 .net "BranchD", 0 0, L_0000027c956108b0;  alias, 1 drivers
v0000027c955fa9e0_0 .net "BranchE", 0 0, L_0000027c95610a90;  1 drivers
v0000027c955faa80_0 .net "BranchF", 0 0, L_0000027c95608750;  1 drivers
v0000027c955fb200_0 .net "BranchM", 0 0, L_0000027c956117b0;  alias, 1 drivers
v0000027c955fa580_0 .net "ByteD", 0 0, L_0000027c956103b0;  alias, 1 drivers
v0000027c955fa620_0 .net "ByteE", 0 0, L_0000027c9560f730;  1 drivers
v0000027c955fa6c0_0 .net "ByteF", 0 0, L_0000027c95609330;  1 drivers
v0000027c955f9900_0 .net "ByteM", 0 0, L_0000027c95610f90;  1 drivers
v0000027c955f9680_0 .net "ByteW", 0 0, L_0000027c9560f7d0;  alias, 1 drivers
v0000027c955f9ae0_0 .net "JumpD", 0 0, L_0000027c95610770;  alias, 1 drivers
v0000027c955fae40_0 .net "JumpE", 0 0, L_0000027c95611c10;  1 drivers
v0000027c955fab20_0 .net "JumpF", 0 0, L_0000027c956081b0;  1 drivers
v0000027c955fb480_0 .net "LoadD", 0 0, L_0000027c95610310;  alias, 1 drivers
v0000027c955fac60_0 .net "LoadE", 0 0, L_0000027c9560f690;  1 drivers
v0000027c955fad00_0 .net "LoadF", 0 0, L_0000027c95608070;  1 drivers
v0000027c955fb0c0_0 .net "LoadM", 0 0, L_0000027c95610bd0;  alias, 1 drivers
v0000027c955f9fe0_0 .net "MemWriteD", 0 0, L_0000027c95610090;  alias, 1 drivers
v0000027c955fa120_0 .net "MemWriteE", 0 0, L_0000027c95610b30;  1 drivers
v0000027c955fa1c0_0 .net "MemWriteF", 0 0, L_0000027c95607fd0;  1 drivers
v0000027c955fb160_0 .net "MemWriteM", 0 0, L_0000027c956109f0;  alias, 1 drivers
v0000027c955fb2a0_0 .net "MemtoRegD", 0 0, L_0000027c9560fc30;  1 drivers
v0000027c955fbc30_0 .net "MemtoRegE", 0 0, L_0000027c95610130;  1 drivers
v0000027c955fd3f0_0 .net "MemtoRegF", 0 0, L_0000027c95610270;  1 drivers
v0000027c955fc590_0 .net "MemtoRegM", 0 0, L_0000027c95611670;  1 drivers
v0000027c955fc770_0 .net "MemtoRegW", 0 0, L_0000027c9560fa50;  alias, 1 drivers
v0000027c955fbff0_0 .net "RegWriteD", 0 0, L_0000027c95611d50;  1 drivers
v0000027c955fcd10_0 .net "RegWriteE", 0 0, L_0000027c956118f0;  1 drivers
v0000027c955fbe10_0 .net "RegWriteF", 0 0, L_0000027c95607f30;  1 drivers
v0000027c955fb870_0 .net "RegWriteM", 0 0, L_0000027c956101d0;  1 drivers
v0000027c955fc810_0 .net "RegWriteW", 0 0, L_0000027c95611990;  alias, 1 drivers
v0000027c955fc630_0 .net *"_ivl_11", 9 0, v0000027c955fce50_0;  1 drivers
v0000027c955fc6d0_0 .net "aluop", 1 0, L_0000027c95611b70;  alias, 1 drivers
v0000027c955fca90_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fce50_0 .var "controls", 9 0;
v0000027c955fc8b0_0 .net "dhit", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c955fbb90_0 .net "funct", 2 0, L_0000027c9560fb90;  alias, 1 drivers
v0000027c955fd170_0 .net "ihit", 0 0, v0000027c95581360_0;  alias, 1 drivers
v0000027c955fd490_0 .net "opcode", 6 0, L_0000027c95610450;  alias, 1 drivers
v0000027c955fc950_0 .net "reset", 0 0, v0000027c95609150_0;  alias, 1 drivers
E_0000027c955943a0 .event anyedge, v0000027c955f9d60_0, v0000027c95581360_0, v0000027c955fd490_0, v0000027c955fbb90_0;
L_0000027c95607f30 .part v0000027c955fce50_0, 9, 1;
L_0000027c95607fd0 .part v0000027c955fce50_0, 8, 1;
L_0000027c95608070 .part v0000027c955fce50_0, 7, 1;
L_0000027c95608750 .part v0000027c955fce50_0, 6, 1;
L_0000027c956081b0 .part v0000027c955fce50_0, 5, 1;
L_0000027c95609330 .part v0000027c955fce50_0, 4, 1;
L_0000027c956093d0 .part v0000027c955fce50_0, 3, 1;
L_0000027c95610270 .part v0000027c955fce50_0, 2, 1;
L_0000027c95611b70 .part v0000027c955fce50_0, 0, 2;
LS_0000027c95611cb0_0_0 .concat [ 1 1 1 1], L_0000027c95610270, L_0000027c956093d0, L_0000027c95609330, L_0000027c956081b0;
LS_0000027c95611cb0_0_4 .concat [ 1 1 1 1], L_0000027c95608750, L_0000027c95608070, L_0000027c95607fd0, L_0000027c95607f30;
L_0000027c95611cb0 .concat [ 4 4 0 0], LS_0000027c95611cb0_0_0, LS_0000027c95611cb0_0_4;
L_0000027c95611d50 .part v0000027c955fa8a0_0, 7, 1;
L_0000027c95610090 .part v0000027c955fa8a0_0, 6, 1;
L_0000027c95610310 .part v0000027c955fa8a0_0, 5, 1;
L_0000027c956108b0 .part v0000027c955fa8a0_0, 4, 1;
L_0000027c95610770 .part v0000027c955fa8a0_0, 3, 1;
L_0000027c956103b0 .part v0000027c955fa8a0_0, 2, 1;
L_0000027c95611df0 .part v0000027c955fa8a0_0, 1, 1;
L_0000027c9560fc30 .part v0000027c955fa8a0_0, 0, 1;
LS_0000027c95610c70_0_0 .concat [ 1 1 1 1], L_0000027c9560fc30, L_0000027c95611df0, L_0000027c956103b0, L_0000027c95610770;
LS_0000027c95610c70_0_4 .concat [ 1 1 1 1], L_0000027c956108b0, L_0000027c95610310, L_0000027c95610090, L_0000027c95611d50;
L_0000027c95610c70 .concat [ 4 4 0 0], LS_0000027c95610c70_0_0, LS_0000027c95610c70_0_4;
L_0000027c956118f0 .part v0000027c955fb340_0, 7, 1;
L_0000027c95610b30 .part v0000027c955fb340_0, 6, 1;
L_0000027c9560f690 .part v0000027c955fb340_0, 5, 1;
L_0000027c95610a90 .part v0000027c955fb340_0, 4, 1;
L_0000027c95611c10 .part v0000027c955fb340_0, 3, 1;
L_0000027c9560f730 .part v0000027c955fb340_0, 2, 1;
L_0000027c95611530 .part v0000027c955fb340_0, 1, 1;
L_0000027c95610130 .part v0000027c955fb340_0, 0, 1;
LS_0000027c95610d10_0_0 .concat [ 1 1 1 1], L_0000027c95610130, L_0000027c9560f730, L_0000027c95610a90, L_0000027c9560f690;
LS_0000027c95610d10_0_4 .concat [ 1 1 0 0], L_0000027c95610b30, L_0000027c956118f0;
L_0000027c95610d10 .concat [ 4 2 0 0], LS_0000027c95610d10_0_0, LS_0000027c95610d10_0_4;
L_0000027c956101d0 .part v0000027c955fa800_0, 5, 1;
L_0000027c956109f0 .part v0000027c955fa800_0, 4, 1;
L_0000027c95610bd0 .part v0000027c955fa800_0, 3, 1;
L_0000027c956117b0 .part v0000027c955fa800_0, 2, 1;
L_0000027c95610f90 .part v0000027c955fa800_0, 1, 1;
L_0000027c95611670 .part v0000027c955fa800_0, 0, 1;
L_0000027c9560feb0 .concat [ 1 1 1 0], L_0000027c95611670, L_0000027c95610f90, L_0000027c956101d0;
L_0000027c95611990 .part v0000027c955fa940_0, 2, 1;
L_0000027c9560f7d0 .part v0000027c955fa940_0, 1, 1;
L_0000027c9560fa50 .part v0000027c955fa940_0, 0, 1;
S_0000027c9540dd40 .scope module, "cregD" "creg" 13 49, 12 1 0, S_0000027c95498fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_0000027c95594da0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v0000027c955f99a0_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fb340_0 .var "controls", 7 0;
v0000027c955fa440_0 .net "controls_", 7 0, L_0000027c95610c70;  1 drivers
v0000027c955f97c0_0 .net "en", 0 0, v0000027c95581720_0;  alias, 1 drivers
S_0000027c9540ded0 .scope module, "cregE" "creg" 13 50, 12 1 0, S_0000027c95498fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 6 "controls_";
    .port_info 3 /OUTPUT 6 "controls";
P_0000027c955944a0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000110>;
v0000027c955fb020_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fa800_0 .var "controls", 5 0;
v0000027c955f9860_0 .net "controls_", 5 0, L_0000027c95610d10;  1 drivers
v0000027c955faee0_0 .net "en", 0 0, v0000027c95581720_0;  alias, 1 drivers
S_0000027c9546eb30 .scope module, "cregF" "creg" 13 48, 12 1 0, S_0000027c95498fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "controls_";
    .port_info 3 /OUTPUT 8 "controls";
P_0000027c95594a20 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v0000027c955f9ea0_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fa8a0_0 .var "controls", 7 0;
v0000027c955f9a40_0 .net "controls_", 7 0, L_0000027c95611cb0;  1 drivers
v0000027c955f9f40_0 .net "en", 0 0, v0000027c95581720_0;  alias, 1 drivers
S_0000027c9546ecc0 .scope module, "cregM" "creg" 13 51, 12 1 0, S_0000027c95498fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "controls_";
    .port_info 3 /OUTPUT 3 "controls";
P_0000027c95594ca0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v0000027c955fada0_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fa940_0 .var "controls", 2 0;
v0000027c955fa260_0 .net "controls_", 2 0, L_0000027c9560feb0;  1 drivers
v0000027c955fa3a0_0 .net "en", 0 0, v0000027c95581720_0;  alias, 1 drivers
S_0000027c955fddd0 .scope module, "dp" "datapath" 9 18, 14 20 0, S_0000027c954c32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "MemWriteD";
    .port_info 7 /INPUT 1 "LoadD";
    .port_info 8 /INPUT 1 "BranchD";
    .port_info 9 /INPUT 1 "JumpD";
    .port_info 10 /INPUT 3 "AluControlE";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /INPUT 1 "ByteD";
    .port_info 13 /INPUT 1 "ALUSrcE";
    .port_info 14 /INPUT 1 "BranchM";
    .port_info 15 /INPUT 1 "ByteW";
    .port_info 16 /INPUT 1 "MemtoRegW";
    .port_info 17 /OUTPUT 32 "pcf";
    .port_info 18 /OUTPUT 32 "ALUOutM";
    .port_info 19 /OUTPUT 32 "WriteDataM";
L_0000027c9556e0b0 .functor AND 1, v0000027c95581360_0, v0000027c95581720_0, C4<1>, C4<1>;
L_0000027c9556e3c0 .functor AND 1, L_0000027c956117b0, v0000027c955fecf0_0, C4<1>, C4<1>;
v0000027c9560ac30_0 .net "ALUOutM", 31 0, v0000027c955ff5b0_0;  alias, 1 drivers
v0000027c9560b310_0 .net "ALUOutW", 31 0, v0000027c956071d0_0;  1 drivers
v0000027c9560acd0_0 .net "ALUSrcE", 0 0, L_0000027c95611530;  alias, 1 drivers
v0000027c9560ae10_0 .net "AluControlE", 2 0, v0000027c955305d0_0;  alias, 1 drivers
v0000027c9560ab90_0 .net "BranchD", 0 0, L_0000027c956108b0;  alias, 1 drivers
v0000027c9560a190_0 .net "BranchM", 0 0, L_0000027c956117b0;  alias, 1 drivers
v0000027c9560af50_0 .net "ByteD", 0 0, L_0000027c956103b0;  alias, 1 drivers
v0000027c95609e70_0 .net "ByteResultW", 7 0, L_0000027c95611fd0;  1 drivers
v0000027c95609fb0_0 .net "ByteStoreExt", 31 0, L_0000027c95610630;  1 drivers
v0000027c9560aaf0_0 .net "ByteW", 0 0, L_0000027c9560f7d0;  alias, 1 drivers
v0000027c9560a230_0 .net "ExtByteResultW", 31 0, L_0000027c95612c50;  1 drivers
v0000027c9560a870_0 .net "JumpD", 0 0, L_0000027c95610770;  alias, 1 drivers
v0000027c9560a7d0_0 .net "LoadD", 0 0, L_0000027c95610310;  alias, 1 drivers
v0000027c9560b130_0 .net "MemWriteD", 0 0, L_0000027c95610090;  alias, 1 drivers
v0000027c9560a050_0 .net "MemtoRegW", 0 0, L_0000027c9560fa50;  alias, 1 drivers
v0000027c9560ad70_0 .net "ReadData", 31 0, v0000027c95581f40_0;  alias, 1 drivers
v0000027c9560aff0_0 .net "ReadDataW", 31 0, v0000027c95605e70_0;  1 drivers
v0000027c9560a2d0_0 .net "RegWriteW", 0 0, L_0000027c95611990;  alias, 1 drivers
v0000027c9560aeb0_0 .net "ResultW", 31 0, L_0000027c95613010;  1 drivers
v0000027c9560a4b0_0 .net "SignImmD", 31 0, v0000027c9560b270_0;  1 drivers
v0000027c9560b090_0 .net "SignImmE", 31 0, v0000027c955fffb0_0;  1 drivers
v0000027c9560a370_0 .net "SrcAE", 31 0, v0000027c95600370_0;  1 drivers
v0000027c9560aa50_0 .net "SrcBE", 31 0, L_0000027c95613290;  1 drivers
v0000027c9560a550_0 .net "StoreDataD", 31 0, L_0000027c9560fcd0;  1 drivers
v0000027c9560a910_0 .net "WriteDataE", 31 0, v0000027c955fec50_0;  1 drivers
v0000027c9560b1d0_0 .net "WriteDataM", 31 0, v0000027c955fe7f0_0;  alias, 1 drivers
v0000027c9560a5f0_0 .net "WriteDataRFW", 31 0, L_0000027c95612e30;  1 drivers
v0000027c9560b3b0_0 .net "WriteRegE", 4 0, v0000027c95600050_0;  1 drivers
v0000027c9560a0f0_0 .net "WriteRegM", 4 0, v0000027c955ff150_0;  1 drivers
v0000027c9560a690_0 .net "WriteRegW", 4 0, v0000027c95606a50_0;  1 drivers
v0000027c9560a730_0 .net "aluresult", 31 0, v0000027c955fc1d0_0;  1 drivers
v0000027c9560a9b0_0 .net "bjMux_PC_output", 31 0, L_0000027c95610e50;  1 drivers
v0000027c9560b450_0 .net "bj_alu_result", 31 0, v0000027c955ff0b0_0;  1 drivers
v0000027c95608110_0 .net "bj_alu_result_", 31 0, v0000027c955ffdd0_0;  1 drivers
v0000027c95609d30_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c956084d0_0 .net "dhit", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c95609a10_0 .net "instr", 31 0, v0000027c955ffa10_0;  1 drivers
v0000027c95609790_0 .net "pcDE", 31 0, v0000027c955ff290_0;  1 drivers
v0000027c956082f0_0 .net "pcEM", 31 0, v0000027c955fe610_0;  1 drivers
v0000027c95608890_0 .net "pcFD", 31 0, v0000027c956031b0_0;  1 drivers
v0000027c95609470_0 .net "pc_", 31 0, v0000027c956023f0_0;  1 drivers
v0000027c95609c90_0 .net "pc_en", 0 0, v0000027c95581360_0;  alias, 1 drivers
v0000027c95608f70_0 .net "pcf", 31 0, v0000027c956019f0_0;  alias, 1 drivers
v0000027c95607c10_0 .net "ra1", 4 0, L_0000027c95610ef0;  1 drivers
v0000027c956096f0_0 .net "ra2", 4 0, L_0000027c95611a30;  1 drivers
v0000027c95608ed0_0 .net "rd1", 31 0, L_0000027c95610950;  1 drivers
v0000027c95608250_0 .net "rd2", 31 0, L_0000027c9560f910;  1 drivers
v0000027c956095b0_0 .net "rd2E", 31 0, v0000027c955fe9d0_0;  1 drivers
v0000027c95608930_0 .net "reset", 0 0, v0000027c95609150_0;  alias, 1 drivers
v0000027c95608390_0 .net "ri", 31 0, v0000027c9554bcb0_0;  alias, 1 drivers
v0000027c95608a70_0 .net "zero_", 0 0, v0000027c955fecf0_0;  1 drivers
v0000027c956091f0_0 .net "zero_flag", 0 0, v0000027c955ff010_0;  1 drivers
L_0000027c95610ef0 .part v0000027c955ffa10_0, 15, 5;
L_0000027c95611a30 .part v0000027c955ffa10_0, 20, 5;
L_0000027c95611490 .part L_0000027c9560f910, 0, 8;
L_0000027c956126b0 .part v0000027c955ffa10_0, 7, 5;
L_0000027c95612890 .part v0000027c956071d0_0, 0, 2;
L_0000027c95612f70 .part v0000027c95605e70_0, 24, 8;
L_0000027c956122f0 .part v0000027c95605e70_0, 16, 8;
L_0000027c95612930 .part v0000027c95605e70_0, 8, 8;
L_0000027c95612a70 .part v0000027c95605e70_0, 0, 8;
S_0000027c955fd790 .scope module, "alu" "alu" 14 71, 15 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "Y";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_0000027c9556eba0 .functor NOT 32, L_0000027c95613290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027c955fbf50_0 .net "A", 31 0, v0000027c95600370_0;  alias, 1 drivers
v0000027c955fb730_0 .net "B", 31 0, L_0000027c95613290;  alias, 1 drivers
v0000027c955fb9b0_0 .net "Bout", 31 0, L_0000027c95612430;  1 drivers
v0000027c955fba50_0 .net "F", 2 0, v0000027c955305d0_0;  alias, 1 drivers
v0000027c955fbaf0_0 .net "M", 0 0, L_0000027c956127f0;  1 drivers
v0000027c955fbd70_0 .net "S", 31 0, L_0000027c956133d0;  1 drivers
v0000027c955fc1d0_0 .var "Y", 31 0;
v0000027c955fc450_0 .net *"_ivl_1", 0 0, L_0000027c95612cf0;  1 drivers
v0000027c955fc310_0 .net *"_ivl_10", 31 0, L_0000027c95612750;  1 drivers
L_0000027c95613a38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c955fc4f0_0 .net *"_ivl_13", 30 0, L_0000027c95613a38;  1 drivers
v0000027c955fb3e0_0 .net *"_ivl_17", 31 0, L_0000027c95612610;  1 drivers
v0000027c95600230_0 .net *"_ivl_2", 31 0, L_0000027c9556eba0;  1 drivers
v0000027c955ff470_0 .net *"_ivl_6", 31 0, L_0000027c95612ed0;  1 drivers
v0000027c955ff330_0 .net *"_ivl_9", 0 0, L_0000027c95612250;  1 drivers
v0000027c955ff010_0 .var "zero_flag", 0 0;
E_0000027c95593fe0/0 .event anyedge, v0000027c955305d0_0, v0000027c955fbf50_0, v0000027c955fb9b0_0, v0000027c955fbd70_0;
E_0000027c95593fe0/1 .event anyedge, v0000027c955fb730_0, v0000027c955fc1d0_0;
E_0000027c95593fe0 .event/or E_0000027c95593fe0/0, E_0000027c95593fe0/1;
L_0000027c95612cf0 .part v0000027c955305d0_0, 2, 1;
L_0000027c95612430 .functor MUXZ 32, L_0000027c95613290, L_0000027c9556eba0, L_0000027c95612cf0, C4<>;
L_0000027c95612ed0 .arith/sum 32, v0000027c95600370_0, L_0000027c95612430;
L_0000027c95612250 .part v0000027c955305d0_0, 2, 1;
L_0000027c95612750 .concat [ 1 31 0 0], L_0000027c95612250, L_0000027c95613a38;
L_0000027c956133d0 .arith/sum 32, L_0000027c95612ed0, L_0000027c95612750;
L_0000027c95612610 .arith/mult 32, v0000027c95600370_0, L_0000027c95613290;
L_0000027c956127f0 .part L_0000027c95612610, 0, 1;
S_0000027c955fdf60 .scope module, "aluPC" "aluPC" 14 73, 16 1 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "bj_alu_result";
v0000027c955ffe70_0 .net "PC", 31 0, v0000027c955ff290_0;  alias, 1 drivers
v0000027c955ff0b0_0 .var "bj_alu_result", 31 0;
v0000027c955ffc90_0 .net "imm", 31 0, v0000027c955fffb0_0;  alias, 1 drivers
E_0000027c955943e0 .event anyedge, v0000027c955ffe70_0, v0000027c955ffc90_0;
S_0000027c955fd920 .scope module, "alureg" "alureg" 14 72, 17 1 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "bj_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /OUTPUT 32 "aluout";
    .port_info 9 /OUTPUT 1 "zero_flagM";
    .port_info 10 /OUTPUT 32 "bj_alu_result_";
    .port_info 11 /OUTPUT 32 "WriteDataM";
    .port_info 12 /OUTPUT 5 "writereg";
    .port_info 13 /OUTPUT 32 "pcEM";
v0000027c955ffd30_0 .net "WriteDataE", 31 0, v0000027c955fec50_0;  alias, 1 drivers
v0000027c955fe7f0_0 .var "WriteDataM", 31 0;
v0000027c955ff5b0_0 .var "aluout", 31 0;
v0000027c955ff650_0 .net "aluresult", 31 0, v0000027c955fc1d0_0;  alias, 1 drivers
v0000027c955fe890_0 .net "bj_alu_result", 31 0, v0000027c955ff0b0_0;  alias, 1 drivers
v0000027c955ffdd0_0 .var "bj_alu_result_", 31 0;
v0000027c955fff10_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fed90_0 .net "en", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c956000f0_0 .net "pcDE", 31 0, v0000027c955ff290_0;  alias, 1 drivers
v0000027c955fe610_0 .var "pcEM", 31 0;
v0000027c955ff150_0 .var "writereg", 4 0;
v0000027c955fe6b0_0 .net "writereg_", 4 0, v0000027c95600050_0;  alias, 1 drivers
v0000027c955fe930_0 .net "zero_flag", 0 0, v0000027c955ff010_0;  alias, 1 drivers
v0000027c955fecf0_0 .var "zero_flagM", 0 0;
S_0000027c955fdc40 .scope module, "areg" "areg" 14 67, 18 1 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /OUTPUT 32 "SrcAE";
    .port_info 8 /OUTPUT 32 "SrcBE";
    .port_info 9 /OUTPUT 5 "WriteRegE";
    .port_info 10 /OUTPUT 32 "WriteDataE";
    .port_info 11 /OUTPUT 32 "SignImm";
    .port_info 12 /OUTPUT 32 "pcDE";
v0000027c955fffb0_0 .var "SignImm", 31 0;
v0000027c956002d0_0 .net "SignImm_", 31 0, v0000027c9560b270_0;  alias, 1 drivers
v0000027c95600370_0 .var "SrcAE", 31 0;
v0000027c955fe9d0_0 .var "SrcBE", 31 0;
v0000027c955fec50_0 .var "WriteDataE", 31 0;
v0000027c95600050_0 .var "WriteRegE", 4 0;
v0000027c95600190_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955fea70_0 .net "en", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c955ff290_0 .var "pcDE", 31 0;
v0000027c95600410_0 .net "pcFD", 31 0, v0000027c956031b0_0;  alias, 1 drivers
v0000027c955ffbf0_0 .net "rd", 4 0, L_0000027c956126b0;  1 drivers
v0000027c955feb10_0 .net "rd1", 31 0, L_0000027c95610950;  alias, 1 drivers
v0000027c955fe750_0 .net "rd2", 31 0, L_0000027c9560fcd0;  alias, 1 drivers
S_0000027c955fe0f0 .scope module, "extbytewrite" "signext" 14 79, 19 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000027c95594de0 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v0000027c955ff790_0 .net *"_ivl_1", 0 0, L_0000027c95612390;  1 drivers
v0000027c955febb0_0 .net *"_ivl_2", 7 0, L_0000027c95612b10;  1 drivers
v0000027c956004b0_0 .net *"_ivl_4", 15 0, L_0000027c95612d90;  1 drivers
L_0000027c95613a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c955fee30_0 .net *"_ivl_9", 15 0, L_0000027c95613a80;  1 drivers
v0000027c955ff6f0_0 .net "a", 7 0, L_0000027c95611fd0;  alias, 1 drivers
v0000027c955feed0_0 .net "y", 31 0, L_0000027c95612c50;  alias, 1 drivers
L_0000027c95612390 .part L_0000027c95611fd0, 7, 1;
LS_0000027c95612b10_0_0 .concat [ 1 1 1 1], L_0000027c95612390, L_0000027c95612390, L_0000027c95612390, L_0000027c95612390;
LS_0000027c95612b10_0_4 .concat [ 1 1 1 1], L_0000027c95612390, L_0000027c95612390, L_0000027c95612390, L_0000027c95612390;
L_0000027c95612b10 .concat [ 4 4 0 0], LS_0000027c95612b10_0_0, LS_0000027c95612b10_0_4;
L_0000027c95612d90 .concat [ 8 8 0 0], L_0000027c95611fd0, L_0000027c95612b10;
L_0000027c95612c50 .concat [ 16 16 0 0], L_0000027c95612d90, L_0000027c95613a80;
S_0000027c955fd600 .scope module, "extrd2" "signext" 14 64, 19 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_0000027c95594560 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v0000027c955fef70_0 .net *"_ivl_1", 0 0, L_0000027c9560f9b0;  1 drivers
v0000027c955ff1f0_0 .net *"_ivl_2", 7 0, L_0000027c956113f0;  1 drivers
v0000027c955ff3d0_0 .net *"_ivl_4", 15 0, L_0000027c9560faf0;  1 drivers
L_0000027c956139f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c955ffb50_0 .net *"_ivl_9", 15 0, L_0000027c956139f0;  1 drivers
v0000027c955ff510_0 .net "a", 7 0, L_0000027c95611490;  1 drivers
v0000027c955ff830_0 .net "y", 31 0, L_0000027c95610630;  alias, 1 drivers
L_0000027c9560f9b0 .part L_0000027c95611490, 7, 1;
LS_0000027c956113f0_0_0 .concat [ 1 1 1 1], L_0000027c9560f9b0, L_0000027c9560f9b0, L_0000027c9560f9b0, L_0000027c9560f9b0;
LS_0000027c956113f0_0_4 .concat [ 1 1 1 1], L_0000027c9560f9b0, L_0000027c9560f9b0, L_0000027c9560f9b0, L_0000027c9560f9b0;
L_0000027c956113f0 .concat [ 4 4 0 0], LS_0000027c956113f0_0_0, LS_0000027c956113f0_0_4;
L_0000027c9560faf0 .concat [ 8 8 0 0], L_0000027c95611490, L_0000027c956113f0;
L_0000027c95610630 .concat [ 16 16 0 0], L_0000027c9560faf0, L_0000027c956139f0;
S_0000027c955fdab0 .scope module, "instreg" "instreg" 14 58, 20 1 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v0000027c955ff8d0_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c955ff970_0 .net "dhit", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c955ffa10_0 .var "instr", 31 0;
v0000027c955ffab0_0 .net "pc", 31 0, v0000027c956019f0_0;  alias, 1 drivers
v0000027c956031b0_0 .var "pcFD", 31 0;
v0000027c95601630_0 .net "rd", 31 0, v0000027c9554bcb0_0;  alias, 1 drivers
S_0000027c955fe280 .scope module, "muxALUSrcBE" "mux2" 14 70, 21 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000027c95594ae0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000027c95602df0_0 .net "d0", 31 0, v0000027c955fe9d0_0;  alias, 1 drivers
v0000027c956025d0_0 .net "d1", 31 0, v0000027c955fffb0_0;  alias, 1 drivers
v0000027c956028f0_0 .net "s", 0 0, L_0000027c95611530;  alias, 1 drivers
v0000027c95601a90_0 .net "y", 31 0, L_0000027c95613290;  alias, 1 drivers
L_0000027c95613290 .functor MUXZ 32, v0000027c955fe9d0_0, v0000027c955fffb0_0, L_0000027c95611530, C4<>;
S_0000027c955fe410 .scope module, "muxMemToReg" "mux2" 14 82, 21 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000027c955944e0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000027c95602850_0 .net "d0", 31 0, v0000027c956071d0_0;  alias, 1 drivers
v0000027c95601bd0_0 .net "d1", 31 0, v0000027c95605e70_0;  alias, 1 drivers
v0000027c95602ad0_0 .net "s", 0 0, L_0000027c9560fa50;  alias, 1 drivers
v0000027c95601c70_0 .net "y", 31 0, L_0000027c95613010;  alias, 1 drivers
L_0000027c95613010 .functor MUXZ 32, v0000027c956071d0_0, v0000027c95605e70_0, L_0000027c9560fa50, C4<>;
S_0000027c95603af0 .scope module, "muxPCJumpBranch" "mux2" 14 56, 21 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000027c95594ea0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000027c956032f0_0 .net "d0", 31 0, v0000027c956023f0_0;  alias, 1 drivers
v0000027c95602490_0 .net "d1", 31 0, v0000027c955ffdd0_0;  alias, 1 drivers
v0000027c956020d0_0 .net "s", 0 0, L_0000027c9556e3c0;  1 drivers
v0000027c95602a30_0 .net "y", 31 0, L_0000027c95610e50;  alias, 1 drivers
L_0000027c95610e50 .functor MUXZ 32, v0000027c956023f0_0, v0000027c955ffdd0_0, L_0000027c9556e3c0, C4<>;
S_0000027c95604900 .scope module, "muxStoreData" "mux2" 14 65, 21 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000027c955940e0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000027c95602670_0 .net "d0", 31 0, L_0000027c9560f910;  alias, 1 drivers
v0000027c95602b70_0 .net "d1", 31 0, L_0000027c95610630;  alias, 1 drivers
v0000027c95603390_0 .net "s", 0 0, L_0000027c956103b0;  alias, 1 drivers
v0000027c956016d0_0 .net "y", 31 0, L_0000027c9560fcd0;  alias, 1 drivers
L_0000027c9560fcd0 .functor MUXZ 32, L_0000027c9560f910, L_0000027c95610630, L_0000027c956103b0, C4<>;
S_0000027c95603e10 .scope module, "muxbyte" "mux4" 14 78, 22 8 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_0000027c95594aa0 .param/l "WIDTH" 0 22 8, +C4<00000000000000000000000000001000>;
v0000027c95601ef0_0 .net "d0", 7 0, L_0000027c95612a70;  1 drivers
v0000027c95602fd0_0 .net "d1", 7 0, L_0000027c95612930;  1 drivers
v0000027c95601d10_0 .net "d2", 7 0, L_0000027c956122f0;  1 drivers
v0000027c95602d50_0 .net "d3", 7 0, L_0000027c95612f70;  1 drivers
v0000027c95602e90_0 .net "i0", 7 0, L_0000027c95613150;  1 drivers
v0000027c95601db0_0 .net "i1", 7 0, L_0000027c956124d0;  1 drivers
v0000027c95603250_0 .net "s", 1 0, L_0000027c95612890;  1 drivers
v0000027c95603070_0 .net "y", 7 0, L_0000027c95611fd0;  alias, 1 drivers
E_0000027c955945a0/0 .event anyedge, v0000027c95602990_0, v0000027c95601770_0, v0000027c95603110_0, v0000027c95601f90_0;
E_0000027c955945a0/1 .event anyedge, v0000027c955ff6f0_0, v0000027c95603250_0;
E_0000027c955945a0 .event/or E_0000027c955945a0/0, E_0000027c955945a0/1;
L_0000027c95612570 .part L_0000027c95612890, 1, 1;
L_0000027c956129d0 .part L_0000027c95612890, 1, 1;
L_0000027c95612bb0 .part L_0000027c95612890, 0, 1;
S_0000027c956045e0 .scope module, "mux0" "mux2" 22 15, 21 6 0, S_0000027c95603e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000027c95594120 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v0000027c95602990_0 .net "d0", 7 0, L_0000027c95612a70;  alias, 1 drivers
v0000027c95603110_0 .net "d1", 7 0, L_0000027c956122f0;  alias, 1 drivers
v0000027c95601b30_0 .net "s", 0 0, L_0000027c95612570;  1 drivers
v0000027c95602c10_0 .net "y", 7 0, L_0000027c95613150;  alias, 1 drivers
L_0000027c95613150 .functor MUXZ 8, L_0000027c95612a70, L_0000027c956122f0, L_0000027c95612570, C4<>;
S_0000027c95604770 .scope module, "mux1" "mux2" 22 16, 21 6 0, S_0000027c95603e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000027c95594ce0 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v0000027c95601770_0 .net "d0", 7 0, L_0000027c95612930;  alias, 1 drivers
v0000027c95601f90_0 .net "d1", 7 0, L_0000027c95612f70;  alias, 1 drivers
v0000027c956034d0_0 .net "s", 0 0, L_0000027c956129d0;  1 drivers
v0000027c95602cb0_0 .net "y", 7 0, L_0000027c956124d0;  alias, 1 drivers
L_0000027c956124d0 .functor MUXZ 8, L_0000027c95612930, L_0000027c95612f70, L_0000027c956129d0, C4<>;
S_0000027c95603960 .scope module, "mux2" "mux2" 22 17, 21 6 0, S_0000027c95603e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_0000027c95594d20 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000001000>;
v0000027c95602170_0 .net "d0", 7 0, L_0000027c95613150;  alias, 1 drivers
v0000027c95602030_0 .net "d1", 7 0, L_0000027c956124d0;  alias, 1 drivers
v0000027c95601810_0 .net "s", 0 0, L_0000027c95612bb0;  1 drivers
v0000027c95602f30_0 .net "y", 7 0, L_0000027c95611fd0;  alias, 1 drivers
L_0000027c95611fd0 .functor MUXZ 8, L_0000027c95613150, L_0000027c956124d0, L_0000027c95612bb0, C4<>;
S_0000027c95603fa0 .scope module, "muxbytewrite" "mux2" 14 80, 21 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_0000027c95593f60 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v0000027c95601e50_0 .net "d0", 31 0, L_0000027c95613010;  alias, 1 drivers
v0000027c95602210_0 .net "d1", 31 0, L_0000027c95612c50;  alias, 1 drivers
v0000027c95603430_0 .net "s", 0 0, L_0000027c9560f7d0;  alias, 1 drivers
v0000027c956018b0_0 .net "y", 31 0, L_0000027c95612e30;  alias, 1 drivers
L_0000027c95612e30 .functor MUXZ 32, L_0000027c95613010, L_0000027c95612c50, L_0000027c9560f7d0, C4<>;
S_0000027c956053f0 .scope module, "pc" "pc" 14 55, 23 1 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v0000027c95601950_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c956027b0_0 .net "en", 0 0, L_0000027c9556e0b0;  1 drivers
v0000027c956019f0_0 .var "pc", 31 0;
v0000027c95602710_0 .net "pc_", 31 0, L_0000027c95610e50;  alias, 1 drivers
v0000027c956022b0_0 .net "reset", 0 0, v0000027c95609150_0;  alias, 1 drivers
E_0000027c95594e60 .event posedge, v0000027c955f9d60_0, v0000027c955817c0_0;
S_0000027c956037d0 .scope module, "pc_plus4" "pc_plus4" 14 57, 24 1 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v0000027c95602350_0 .net "pc", 31 0, v0000027c956019f0_0;  alias, 1 drivers
v0000027c956023f0_0 .var "pc_", 31 0;
E_0000027c95594820 .event anyedge, v0000027c955808c0_0;
S_0000027c95604a90 .scope module, "rdreg" "rdreg" 14 76, 25 1 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v0000027c95602530_0 .net "ALUOutM", 31 0, v0000027c955ff5b0_0;  alias, 1 drivers
v0000027c956071d0_0 .var "ALUOutW", 31 0;
v0000027c95606370_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c95606eb0_0 .net "en", 0 0, v0000027c95581720_0;  alias, 1 drivers
v0000027c95606cd0_0 .net "rd", 31 0, v0000027c95581f40_0;  alias, 1 drivers
v0000027c95605e70_0 .var "result", 31 0;
v0000027c956056f0_0 .net "wrE", 4 0, v0000027c955ff150_0;  alias, 1 drivers
v0000027c95606a50_0 .var "wrW", 4 0;
S_0000027c95603640 .scope module, "regfile" "regfile" 14 63, 26 7 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0000027c95606190_0 .net *"_ivl_0", 31 0, L_0000027c9560f870;  1 drivers
v0000027c95606690_0 .net *"_ivl_10", 6 0, L_0000027c95611030;  1 drivers
L_0000027c95613768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c95606d70_0 .net *"_ivl_13", 1 0, L_0000027c95613768;  1 drivers
L_0000027c956137b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c95606550_0 .net/2u *"_ivl_14", 31 0, L_0000027c956137b0;  1 drivers
v0000027c95605790_0 .net *"_ivl_18", 31 0, L_0000027c95611ad0;  1 drivers
L_0000027c956137f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c95605a10_0 .net *"_ivl_21", 26 0, L_0000027c956137f8;  1 drivers
L_0000027c95613840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c956062d0_0 .net/2u *"_ivl_22", 31 0, L_0000027c95613840;  1 drivers
v0000027c95605bf0_0 .net *"_ivl_24", 0 0, L_0000027c956106d0;  1 drivers
v0000027c95605dd0_0 .net *"_ivl_26", 31 0, L_0000027c9560fff0;  1 drivers
L_0000027c95613888 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c95606af0_0 .net *"_ivl_29", 26 0, L_0000027c95613888;  1 drivers
L_0000027c956136d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c95605830_0 .net *"_ivl_3", 26 0, L_0000027c956136d8;  1 drivers
L_0000027c956138d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027c95606e10_0 .net/2u *"_ivl_30", 31 0, L_0000027c956138d0;  1 drivers
v0000027c95605c90_0 .net *"_ivl_32", 0 0, L_0000027c956112b0;  1 drivers
v0000027c95606c30_0 .net *"_ivl_34", 31 0, L_0000027c956110d0;  1 drivers
v0000027c95605ab0_0 .net *"_ivl_36", 6 0, L_0000027c95611170;  1 drivers
L_0000027c95613918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c956067d0_0 .net *"_ivl_39", 1 0, L_0000027c95613918;  1 drivers
L_0000027c95613720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c956065f0_0 .net/2u *"_ivl_4", 31 0, L_0000027c95613720;  1 drivers
L_0000027c95613960 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v0000027c95606730_0 .net/2u *"_ivl_40", 31 0, L_0000027c95613960;  1 drivers
v0000027c956058d0_0 .net *"_ivl_42", 31 0, L_0000027c95610590;  1 drivers
L_0000027c956139a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c95606f50_0 .net/2u *"_ivl_44", 31 0, L_0000027c956139a8;  1 drivers
v0000027c95606870_0 .net *"_ivl_6", 0 0, L_0000027c9560fd70;  1 drivers
v0000027c95605f10_0 .net *"_ivl_8", 31 0, L_0000027c956104f0;  1 drivers
v0000027c95607130_0 .net "clk", 0 0, v0000027c95608b10_0;  alias, 1 drivers
v0000027c95606b90_0 .net "ra1", 4 0, L_0000027c95610ef0;  alias, 1 drivers
v0000027c95605970_0 .net "ra2", 4 0, L_0000027c95611a30;  alias, 1 drivers
v0000027c95605650_0 .net "rd1", 31 0, L_0000027c95610950;  alias, 1 drivers
v0000027c95606050_0 .net "rd2", 31 0, L_0000027c9560f910;  alias, 1 drivers
v0000027c956060f0_0 .net "reset", 0 0, v0000027c95609150_0;  alias, 1 drivers
v0000027c95606910 .array "rf", 0 31, 31 0;
v0000027c956069b0_0 .net "wa3", 4 0, v0000027c95606a50_0;  alias, 1 drivers
v0000027c95606ff0_0 .net "wd3", 31 0, L_0000027c95613010;  alias, 1 drivers
v0000027c95606230_0 .net "we3", 0 0, L_0000027c95611990;  alias, 1 drivers
E_0000027c95594160/0 .event anyedge, v0000027c955f9d60_0;
E_0000027c95594160/1 .event posedge, v0000027c955817c0_0;
E_0000027c95594160 .event/or E_0000027c95594160/0, E_0000027c95594160/1;
L_0000027c9560f870 .concat [ 5 27 0 0], L_0000027c95610ef0, L_0000027c956136d8;
L_0000027c9560fd70 .cmp/ne 32, L_0000027c9560f870, L_0000027c95613720;
L_0000027c956104f0 .array/port v0000027c95606910, L_0000027c95611030;
L_0000027c95611030 .concat [ 5 2 0 0], L_0000027c95610ef0, L_0000027c95613768;
L_0000027c95610950 .functor MUXZ 32, L_0000027c956137b0, L_0000027c956104f0, L_0000027c9560fd70, C4<>;
L_0000027c95611ad0 .concat [ 5 27 0 0], L_0000027c95611a30, L_0000027c956137f8;
L_0000027c956106d0 .cmp/ne 32, L_0000027c95611ad0, L_0000027c95613840;
L_0000027c9560fff0 .concat [ 5 27 0 0], L_0000027c95611a30, L_0000027c95613888;
L_0000027c956112b0 .cmp/ne 32, L_0000027c9560fff0, L_0000027c956138d0;
L_0000027c956110d0 .array/port v0000027c95606910, L_0000027c95611170;
L_0000027c95611170 .concat [ 5 2 0 0], L_0000027c95611a30, L_0000027c95613918;
L_0000027c95610590 .functor MUXZ 32, L_0000027c95613960, L_0000027c956110d0, L_0000027c956112b0, C4<>;
L_0000027c9560f910 .functor MUXZ 32, L_0000027c956139a8, L_0000027c95610590, L_0000027c956106d0, C4<>;
S_0000027c95603c80 .scope module, "signImm" "signextD" 14 66, 27 6 0, S_0000027c955fddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v0000027c95607090_0 .net *"_ivl_1", 0 0, L_0000027c95611210;  1 drivers
v0000027c95606410_0 .net *"_ivl_11", 6 0, L_0000027c95610810;  1 drivers
v0000027c95607270_0 .net *"_ivl_13", 4 0, L_0000027c95611850;  1 drivers
v0000027c95607310_0 .net *"_ivl_3", 0 0, L_0000027c95611350;  1 drivers
v0000027c956073b0_0 .net *"_ivl_5", 5 0, L_0000027c956115d0;  1 drivers
v0000027c95605b50_0 .net *"_ivl_7", 3 0, L_0000027c9560fe10;  1 drivers
v0000027c95605fb0_0 .net "instr", 31 0, v0000027c955ffa10_0;  alias, 1 drivers
v0000027c95605d30_0 .net "isBranch", 0 0, L_0000027c956108b0;  alias, 1 drivers
v0000027c95607450_0 .net "isJump", 0 0, L_0000027c95610770;  alias, 1 drivers
v0000027c956074f0_0 .net "isLoad", 0 0, L_0000027c95610310;  alias, 1 drivers
v0000027c9560b4f0_0 .net "isStore", 0 0, L_0000027c95610090;  alias, 1 drivers
v0000027c95609f10_0 .net "tempBranch", 11 0, L_0000027c95611710;  1 drivers
v0000027c9560a410_0 .net "tempStore", 11 0, L_0000027c9560ff50;  1 drivers
v0000027c9560b270_0 .var "y", 31 0;
E_0000027c95593f20/0 .event anyedge, v0000027c955fb480_0, v0000027c955ffa10_0, v0000027c955f9fe0_0, v0000027c9560a410_0;
E_0000027c95593f20/1 .event anyedge, v0000027c955fa4e0_0, v0000027c95609f10_0, v0000027c955f9ae0_0;
E_0000027c95593f20 .event/or E_0000027c95593f20/0, E_0000027c95593f20/1;
L_0000027c95611210 .part v0000027c955ffa10_0, 31, 1;
L_0000027c95611350 .part v0000027c955ffa10_0, 7, 1;
L_0000027c956115d0 .part v0000027c955ffa10_0, 25, 6;
L_0000027c9560fe10 .part v0000027c955ffa10_0, 8, 4;
L_0000027c95611710 .concat [ 4 6 1 1], L_0000027c9560fe10, L_0000027c956115d0, L_0000027c95611350, L_0000027c95611210;
L_0000027c95610810 .part v0000027c955ffa10_0, 25, 7;
L_0000027c95611850 .part v0000027c955ffa10_0, 7, 5;
L_0000027c9560ff50 .concat [ 5 7 0 0], L_0000027c95611850, L_0000027c95610810;
    .scope S_0000027c9546eb30;
T_0 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955f9f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000027c955f9a40_0;
    %assign/vec4 v0000027c955fa8a0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027c9540dd40;
T_1 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955f97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000027c955fa440_0;
    %assign/vec4 v0000027c955fb340_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027c9540ded0;
T_2 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955faee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000027c955f9860_0;
    %assign/vec4 v0000027c955fa800_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027c9546ecc0;
T_3 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955fa3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000027c955fa260_0;
    %assign/vec4 v0000027c955fa940_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027c95498fd0;
T_4 ;
    %wait E_0000027c955943a0;
    %load/vec4 v0000027c955fc950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027c955fd170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027c955fd490_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0000027c955fbb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.14;
T_4.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0000027c955fbb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0000027c955fbb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0000027c955fbb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 32, 0, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0000027c955fbb90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027c955fce50_0, 0;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027c95498cb0;
T_5 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c95533630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000027c955325f0_0;
    %assign/vec4 v0000027c955324b0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027c95498e40;
T_6 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955f95e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000027c955fa080_0;
    %assign/vec4 v0000027c955305d0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027c954c1e40;
T_7 ;
    %wait E_0000027c95594d60;
    %load/vec4 v0000027c955f9d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027c955f9720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0000027c955faf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0000027c955fa300_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000027c955fa300_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000027c955fa300_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000027c955fa300_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000027c955fa300_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000027c955fa300_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027c954c1b60;
T_8 ;
    %wait E_0000027c95594260;
    %vpi_call/w 10 19 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 20 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v0000027c955fd350_0, v0000027c955fb5f0_0, v0000027c955fb690_0, v0000027c955fbeb0_0, v0000027c955fcef0_0, v0000027c955fcdb0_0, v0000027c955fbcd0_0, v0000027c955fc3b0_0, v0000027c955fcbd0_0, v0000027c955fd030_0, v0000027c955fd2b0_0, v0000027c955fc9f0_0 {0 0 0};
    %vpi_call/w 10 22 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0000027c956053f0;
T_9 ;
    %wait E_0000027c95594e60;
    %load/vec4 v0000027c956022b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027c956019f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027c956027b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000027c95602710_0;
    %assign/vec4 v0000027c956019f0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027c956037d0;
T_10 ;
    %wait E_0000027c95594820;
    %load/vec4 v0000027c95602350_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000027c956023f0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027c955fdab0;
T_11 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955ff970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000027c95601630_0;
    %assign/vec4 v0000027c955ffa10_0, 0;
    %load/vec4 v0000027c955ffab0_0;
    %assign/vec4 v0000027c956031b0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027c95603640;
T_12 ;
    %wait E_0000027c95594160;
    %load/vec4 v0000027c956060f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
T_12.0 ;
    %load/vec4 v0000027c956060f0_0;
    %nor/r;
    %load/vec4 v0000027c95606230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000027c95606ff0_0;
    %load/vec4 v0000027c956069b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95606910, 0, 4;
    %vpi_call/w 26 42 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v0000027c956069b0_0, v0000027c95606ff0_0 {0 0 0};
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027c95603c80;
T_13 ;
    %wait E_0000027c95593f20;
    %load/vec4 v0000027c956074f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000027c95605fb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027c95605fb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c9560b270_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000027c9560b4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000027c95605fb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027c9560a410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c9560b270_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000027c95605d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0000027c95605fb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027c95609f10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c9560b270_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000027c95607450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0000027c95605fb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027c95605fb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c9560b270_0, 0;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027c955fdc40;
T_14 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955fea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000027c955feb10_0;
    %assign/vec4 v0000027c95600370_0, 0;
    %load/vec4 v0000027c955fe750_0;
    %assign/vec4 v0000027c955fe9d0_0, 0;
    %load/vec4 v0000027c955ffbf0_0;
    %assign/vec4 v0000027c95600050_0, 0;
    %load/vec4 v0000027c955fe750_0;
    %assign/vec4 v0000027c955fec50_0, 0;
    %load/vec4 v0000027c956002d0_0;
    %assign/vec4 v0000027c955fffb0_0, 0;
    %load/vec4 v0000027c95600410_0;
    %assign/vec4 v0000027c955ff290_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000027c955fd790;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c955ff010_0, 0;
    %end;
    .thread T_15;
    .scope S_0000027c955fd790;
T_16 ;
    %wait E_0000027c95593fe0;
    %load/vec4 v0000027c955fba50_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0000027c955fbf50_0;
    %load/vec4 v0000027c955fb9b0_0;
    %and;
    %assign/vec4 v0000027c955fc1d0_0, 0;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0000027c955fbf50_0;
    %load/vec4 v0000027c955fb9b0_0;
    %or;
    %assign/vec4 v0000027c955fc1d0_0, 0;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0000027c955fbd70_0;
    %assign/vec4 v0000027c955fc1d0_0, 0;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0000027c955fbf50_0;
    %load/vec4 v0000027c955fb730_0;
    %mul;
    %assign/vec4 v0000027c955fc1d0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0000027c955fbd70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v0000027c955fc1d0_0, 0;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %load/vec4 v0000027c955fc1d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c955ff010_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c955ff010_0, 0;
T_16.7 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000027c955fd920;
T_17 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c955fed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000027c955ff650_0;
    %assign/vec4 v0000027c955ff5b0_0, 0;
    %load/vec4 v0000027c955fe930_0;
    %assign/vec4 v0000027c955fecf0_0, 0;
    %load/vec4 v0000027c955fe890_0;
    %assign/vec4 v0000027c955ffdd0_0, 0;
    %load/vec4 v0000027c955ffd30_0;
    %assign/vec4 v0000027c955fe7f0_0, 0;
    %load/vec4 v0000027c955fe6b0_0;
    %assign/vec4 v0000027c955ff150_0, 0;
    %load/vec4 v0000027c956000f0_0;
    %assign/vec4 v0000027c955fe610_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027c955fdf60;
T_18 ;
    %wait E_0000027c955943e0;
    %load/vec4 v0000027c955ffe70_0;
    %load/vec4 v0000027c955ffc90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0000027c955ff0b0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000027c95604a90;
T_19 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c95606eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000027c95606cd0_0;
    %assign/vec4 v0000027c95605e70_0, 0;
    %load/vec4 v0000027c956056f0_0;
    %assign/vec4 v0000027c95606a50_0, 0;
    %load/vec4 v0000027c95602530_0;
    %assign/vec4 v0000027c956071d0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000027c95603e10;
T_20 ;
    %wait E_0000027c955945a0;
    %vpi_call/w 22 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v0000027c95601ef0_0, v0000027c95602fd0_0, v0000027c95601d10_0, v0000027c95602d50_0, v0000027c95603070_0, v0000027c95603250_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000027c955fddd0;
T_21 ;
    %wait E_0000027c95594260;
    %delay 1, 0;
    %vpi_call/w 14 87 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 88 "$display", "INSTREG: instr=%h", v0000027c95609a10_0 {0 0 0};
    %vpi_call/w 14 89 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v0000027c9560a370_0, v0000027c956095b0_0, v0000027c9560b3b0_0, v0000027c9560a910_0, v0000027c9560b090_0 {0 0 0};
    %vpi_call/w 14 90 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v0000027c9560a370_0, v0000027c9560aa50_0, v0000027c9560ae10_0, v0000027c9560a730_0 {0 0 0};
    %vpi_call/w 14 91 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v0000027c9560ac30_0, v0000027c9560b1d0_0, v0000027c9560a0f0_0 {0 0 0};
    %vpi_call/w 14 92 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v0000027c9560aff0_0, v0000027c9560a690_0, v0000027c9560b310_0 {0 0 0};
    %vpi_call/w 14 93 "$display", "======================================================================================================" {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_0000027c954c32f0;
T_22 ;
    %wait E_0000027c95594260;
    %load/vec4 v0000027c95608c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %vpi_call/w 9 22 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v0000027c95608c50_0, v0000027c956077b0_0, v0000027c95607e90_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000027c954c82b0;
T_23 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027c95581d60, 4, 0;
    %end;
    .thread T_23;
    .scope S_0000027c954c82b0;
T_24 ;
    %wait E_0000027c95594520;
    %load/vec4 v0000027c955823a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c955819a0_0, 0, 32;
    %load/vec4 v0000027c955819a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027c95581860_0, 0, 32;
    %load/vec4 v0000027c955819a0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000027c95581a40_0, 0, 32;
    %load/vec4 v0000027c955819a0_0;
    %addi 3, 0, 32;
    %store/vec4 v0000027c95581ae0_0, 0, 32;
    %ix/getv 4, v0000027c95581ae0_0;
    %load/vec4a v0000027c95581d60, 4;
    %ix/getv 4, v0000027c95581a40_0;
    %load/vec4a v0000027c95581d60, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000027c95581860_0;
    %load/vec4a v0000027c95581d60, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000027c955819a0_0;
    %load/vec4a v0000027c95581d60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c95581b80_0, 0, 128;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000027c954c82b0;
T_25 ;
    %wait E_0000027c95594020;
    %load/vec4 v0000027c95580f00_0;
    %load/vec4 v0000027c955823a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000027c95581e00_0;
    %load/vec4 v0000027c955823a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581d60, 0, 4;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000027c954c82b0;
T_26 ;
    %wait E_0000027c95594260;
    %load/vec4 v0000027c95580f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v0000027c955823a0_0, v0000027c95581e00_0 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000027c955a9010;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %end;
    .thread T_27;
    .scope S_0000027c955a9010;
T_28 ;
    %wait E_0000027c95594320;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c95582260_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c955812c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c95582440_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c95581680_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c95581fe0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c955814a0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c95582580_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c95582120_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c95581220_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c955824e0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c955821c0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c95580820_0, 0;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000027c955815e0_0, 0;
    %load/vec4 v0000027c955826c0_0;
    %load/vec4 v0000027c95581ea0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.10, 5;
    %jmp/1 T_28.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_28.9;
T_28.10 ;
    %pop/vec4 1;
    %load/vec4 v0000027c95581cc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
T_28.8 ;
    %load/vec4 v0000027c955826c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %jmp T_28.17;
T_28.13 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %jmp T_28.17;
T_28.14 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.17;
T_28.15 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.17;
T_28.16 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.17;
T_28.17 ;
    %pop/vec4 1;
    %jmp T_28.12;
T_28.11 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %jmp T_28.22;
T_28.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.22;
T_28.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.22;
T_28.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.22;
T_28.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.22;
T_28.22 ;
    %pop/vec4 1;
T_28.12 ;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %jmp T_28.24;
T_28.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.26, 5;
    %jmp/1 T_28.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_28.25;
T_28.26 ;
    %pop/vec4 1;
    %load/vec4 v0000027c95581cc0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
T_28.24 ;
    %load/vec4 v0000027c955826c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.27, 8;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %jmp T_28.33;
T_28.29 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %jmp T_28.33;
T_28.30 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.33;
T_28.31 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.33;
T_28.32 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.33;
T_28.33 ;
    %pop/vec4 1;
    %jmp T_28.28;
T_28.27 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %jmp T_28.38;
T_28.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.38;
T_28.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.38;
T_28.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.38;
T_28.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.38;
T_28.38 ;
    %pop/vec4 1;
T_28.28 ;
    %jmp T_28.6;
T_28.4 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %jmp T_28.40;
T_28.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.42, 5;
    %jmp/1 T_28.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_28.41;
T_28.42 ;
    %pop/vec4 1;
    %load/vec4 v0000027c95581cc0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
T_28.40 ;
    %load/vec4 v0000027c955826c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.43, 8;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.48, 6;
    %jmp T_28.49;
T_28.45 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %jmp T_28.49;
T_28.46 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.49;
T_28.47 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.49;
T_28.49 ;
    %pop/vec4 1;
    %jmp T_28.44;
T_28.43 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.53, 6;
    %jmp T_28.54;
T_28.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.54;
T_28.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.54;
T_28.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.54;
T_28.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.54;
T_28.54 ;
    %pop/vec4 1;
T_28.44 ;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %pushi/vec4 10, 0, 32;
T_28.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.58, 5;
    %jmp/1 T_28.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_28.57;
T_28.58 ;
    %pop/vec4 1;
    %load/vec4 v0000027c95581cc0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581720_0, 0;
T_28.56 ;
    %load/vec4 v0000027c955826c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.59, 8;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.64, 6;
    %jmp T_28.65;
T_28.61 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 0, 4;
    %jmp T_28.65;
T_28.62 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.65;
T_28.63 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.65;
T_28.64 ;
    %load/vec4 v0000027c95582300_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95580a00, 4, 5;
    %jmp T_28.65;
T_28.65 ;
    %pop/vec4 1;
    %jmp T_28.60;
T_28.59 ;
    %load/vec4 v0000027c95581c20_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.69, 6;
    %jmp T_28.70;
T_28.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.70;
T_28.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.70;
T_28.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.70;
T_28.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95580a00, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c95581f40_0, 0;
    %jmp T_28.70;
T_28.70 ;
    %pop/vec4 1;
T_28.60 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000027c954b93a0;
T_29 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v0000027c95582620 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0000027c954b93a0;
T_30 ;
    %wait E_0000027c95594c60;
    %load/vec4 v0000027c955808c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000027c95580960_0, 0, 32;
    %load/vec4 v0000027c95580960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027c95580fa0_0, 0, 32;
    %load/vec4 v0000027c95580960_0;
    %addi 2, 0, 32;
    %store/vec4 v0000027c95580aa0_0, 0, 32;
    %load/vec4 v0000027c95580960_0;
    %addi 3, 0, 32;
    %store/vec4 v0000027c95581400_0, 0, 32;
    %ix/getv 4, v0000027c95581400_0;
    %load/vec4a v0000027c95582620, 4;
    %ix/getv 4, v0000027c95580aa0_0;
    %load/vec4a v0000027c95582620, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000027c95580fa0_0;
    %load/vec4a v0000027c95582620, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000027c95580960_0;
    %load/vec4a v0000027c95582620, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c95580b40_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000027c954c5f40;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %end;
    .thread T_31;
    .scope S_0000027c954c5f40;
T_32 ;
    %wait E_0000027c955942e0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c9554ced0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c9554c2f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c95580dc0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c9554d010_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c9554cd90_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c95581040_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c95533f90_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c9554c890_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c955810e0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v0000027c95532410_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v0000027c9554ce30_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v0000027c95581180_0, 0;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v0000027c9554bd50_0, 0;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %jmp T_32.11;
T_32.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.11;
T_32.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.11;
T_32.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %jmp T_32.6;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.13, 5;
    %jmp/1 T_32.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_32.12;
T_32.13 ;
    %pop/vec4 1;
    %load/vec4 v0000027c9554c750_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
T_32.6 ;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %jmp T_32.20;
T_32.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.20;
T_32.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.20;
T_32.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.20;
T_32.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.20;
T_32.20 ;
    %pop/vec4 1;
    %jmp T_32.15;
T_32.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.22, 5;
    %jmp/1 T_32.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_32.21;
T_32.22 ;
    %pop/vec4 1;
    %load/vec4 v0000027c9554c750_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
T_32.15 ;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %jmp T_32.29;
T_32.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.29;
T_32.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.29;
T_32.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.29;
T_32.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.29;
T_32.29 ;
    %pop/vec4 1;
    %jmp T_32.24;
T_32.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.31, 5;
    %jmp/1 T_32.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_32.30;
T_32.31 ;
    %pop/vec4 1;
    %load/vec4 v0000027c9554c750_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
T_32.24 ;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %jmp T_32.38;
T_32.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.38;
T_32.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.38;
T_32.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.38;
T_32.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027c95581540, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000027c9554bcb0_0, 0;
    %jmp T_32.38;
T_32.38 ;
    %pop/vec4 1;
    %jmp T_32.33;
T_32.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %load/vec4 v0000027c95580be0_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 4, 5;
    %pushi/vec4 10, 0, 32;
T_32.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.40, 5;
    %jmp/1 T_32.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000027c95594020;
    %jmp T_32.39;
T_32.40 ;
    %pop/vec4 1;
    %load/vec4 v0000027c9554c750_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c95581540, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c95581360_0, 0;
T_32.33 ;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000027c955680a0;
T_33 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027c955680a0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000027c955680a0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c95609150_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c95609150_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000027c955680a0;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c95608b10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c95608b10_0, 0, 1;
    %delay 5, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0000027c955680a0;
T_36 ;
    %wait E_0000027c95594260;
    %load/vec4 v0000027c95608bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000027c95608610_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000027c95607df0_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_36.2 ;
    %jmp T_36.1;
T_36.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./instreg.v";
    "./mux2.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
