-- -------------------------------------------------------------
-- 
-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/hdlsrc/psk_demodulate_block/nfp_div_single.vhd
-- Created: 2020-12-26 16:03:47
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: nfp_div_single
-- Source Path: psk_demodulate_block/HDL_DUT/nfp_div_single
-- Hierarchy Level: 1
-- 
-- {Latency Strategy = "Max", Denormal Handling = "off"}
-- {Radix = "2"}
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.HDL_DUT_pac.ALL;

ENTITY nfp_div_single IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        nfp_in1                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        nfp_in2                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        nfp_out                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
        );
END nfp_div_single;


ARCHITECTURE rtl OF nfp_div_single IS

  -- Signals
  SIGNAL Constant8_out1                   : std_logic;  -- ufix1
  SIGNAL Constant7_out1                   : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Relational_Operator_relop1       : std_logic;
  SIGNAL Delay4_out1                      : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1            : std_logic;  -- ufix1
  SIGNAL Add_out1                         : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Delay3_out1                      : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Add_add_cast                     : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Delay1_out1                      : std_logic;  -- ufix1
  SIGNAL nfp_in1_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL aSign                            : std_logic;  -- ufix1
  SIGNAL aExponent                        : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL aMantissa                        : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay15_out1                     : std_logic;  -- ufix1
  SIGNAL nfp_in2_unsigned                 : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL bSign                            : std_logic;  -- ufix1
  SIGNAL bExponent                        : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL bMantissa                        : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay18_out1                     : std_logic;  -- ufix1
  SIGNAL tmp_out1                         : std_logic;  -- ufix1
  SIGNAL Delay54_reg                      : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay54_reg_next                 : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay54_out1                     : std_logic;  -- ufix1
  SIGNAL Constant1_out1                   : std_logic;  -- ufix1
  SIGNAL Switch1_out1                     : std_logic;  -- ufix1
  SIGNAL Delay3_out1_1                    : std_logic;  -- ufix1
  SIGNAL Delay16_out1                     : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL aExponent_cfType_Exponent_I_out1 : std_logic;  -- ufix1
  SIGNAL Delay19_out1                     : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL bExponent_cfType_Exponent_I_out1 : std_logic;  -- ufix1
  SIGNAL alphaaExponent_cfType_Exponent_out1 : std_logic;  -- ufix1
  SIGNAL Delay51_reg                      : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay51_reg_next                 : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay51_out1                     : std_logic;  -- ufix1
  SIGNAL aExponent_0_out1                 : std_logic;  -- ufix1
  SIGNAL Delay17_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant_out1                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch_out1                      : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL aMantissa_0_out1                 : std_logic;  -- ufix1
  SIGNAL alphaaExponent_0_aMantissa_out1  : std_logic;  -- ufix1
  SIGNAL Delay53_reg                      : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay53_reg_next                 : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay53_out1                     : std_logic;  -- ufix1
  SIGNAL bExponent_0_out1                 : std_logic;  -- ufix1
  SIGNAL Delay20_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant_out1_1                  : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch_out1_1                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL bMantissa_0_out1                 : std_logic;  -- ufix1
  SIGNAL alphabExponent_0_bMantissa_out1  : std_logic;  -- ufix1
  SIGNAL Delay52_reg                      : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay52_reg_next                 : std_logic_vector(0 TO 29);  -- ufix1 [30]
  SIGNAL Delay52_out1                     : std_logic;  -- ufix1
  SIGNAL alphaExponent_0_cfType_Exp_out1  : std_logic;  -- ufix1
  SIGNAL alpha1_out1                      : std_logic;  -- ufix1
  SIGNAL alpha0_out1                      : std_logic;  -- ufix1
  SIGNAL if_Exponent_0_cfType_Exp_out1    : std_logic;  -- ufix1
  SIGNAL Bit_Concat1_out1                 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay2_reg                       : vector_of_unsigned24(0 TO 1);  -- ufix24 [2]
  SIGNAL Delay2_reg_next                  : vector_of_unsigned24(0 TO 1);  -- ufix24 [2]
  SIGNAL Delay2_out1                      : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL alphaExponent_0_cfType_Exp_out1_1 : std_logic;  -- ufix1
  SIGNAL alpha1_out1_1                    : std_logic;  -- ufix1
  SIGNAL alpha0_out1_1                    : std_logic;  -- ufix1
  SIGNAL if_Exponent_0_cfType_Exp_out1_1  : std_logic;  -- ufix1
  SIGNAL Bit_Concat1_out1_1               : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay1_reg                       : vector_of_unsigned24(0 TO 1);  -- ufix24 [2]
  SIGNAL Delay1_reg_next                  : vector_of_unsigned24(0 TO 1);  -- ufix24 [2]
  SIGNAL Delay1_out1_1                    : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL mant_a_norm_mant_b_norm_relop1   : std_logic;
  SIGNAL C_out1                           : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_Exponent_0_out1               : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Delay3_reg                       : vector_of_unsigned8(0 TO 1);  -- ufix8 [2]
  SIGNAL Delay3_reg_next                  : vector_of_unsigned8(0 TO 1);  -- ufix8 [2]
  SIGNAL Delay3_out1_2                    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL DTC_out1                         : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL cast_1_out1                      : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL exp_a_norm_cast_1_out1           : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL if_mant_a_norm_mant_b_norm_out1  : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay7_out1                      : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay4_out1_1                    : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL C_out1_1                         : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_Exponent_0_out1_1             : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Delay_reg                        : vector_of_unsigned8(0 TO 1);  -- ufix8 [2]
  SIGNAL Delay_reg_next                   : vector_of_unsigned8(0 TO 1);  -- ufix8 [2]
  SIGNAL Delay_out1                       : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL DTC1_out1                        : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay4_out1_2                    : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay1_out1_2                    : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL exp_a_norm_exp_b_norm_out1       : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL cast_cfType_ExponentBias_lik_out1 : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL exp_a_norm_exp_b_norm_cast_out1  : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL Delay_out1_1                     : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL exp_tmp_2_cfType_ExponentBi_out1 : std_logic;  -- ufix1
  SIGNAL exp_tmp_1_out1                   : std_logic;  -- ufix1
  SIGNAL C3_out1                          : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL exp_tmp_0_out1                   : std_logic;  -- ufix1
  SIGNAL C1_out1                          : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL C_out1_2                         : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL if_exp_tmp_0_out1                : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL if_exp_tmp_1_1_out1              : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL C5_out1                          : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL if_exp_tmp_2_cfType_ExponentB_1_out1 : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL Delay11_reg                      : vector_of_unsigned5(0 TO 23);  -- ufix5 [24]
  SIGNAL Delay11_reg_next                 : vector_of_unsigned5(0 TO 23);  -- ufix5 [24]
  SIGNAL Delay11_out1                     : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL shift_length_1_out1              : std_logic;  -- ufix1
  SIGNAL shift_length_1_out1_1            : std_logic;  -- ufix1
  SIGNAL C_out1_3                         : std_logic;  -- ufix1
  SIGNAL Delay_P6_out1                    : std_logic;  -- ufix1
  SIGNAL alpha0_out1_2                    : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Concat_out1                  : unsigned(27 DOWNTO 0);  -- ufix28
  SIGNAL reinterpretcast_bitconcat_fi_0_out1 : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL bitsll_mant_a_norm_1_out1        : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL if_mant_a_norm_mant_b_norm_1_out1 : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL Delay6_out1                      : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL Delay3_out1_3                    : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL Bit_Slice1_out1                  : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Data_Type_Conversion1_out1       : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL alpha1_out1_2                    : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Concat1_out1_2               : unsigned(27 DOWNTO 0);  -- ufix28
  SIGNAL reinterpretcast_bitconcat_fi_0_out1_1 : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL Unary_Minus2_in0                 : signed(28 DOWNTO 0);  -- sfix29
  SIGNAL Unary_Minus2_out1                : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL Delay5_out1                      : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL Delay2_out1_1                    : signed(27 DOWNTO 0);  -- sfix28
  SIGNAL Bit_Slice_out1                   : unsigned(25 DOWNTO 0);  -- ufix26
  SIGNAL Data_Type_Conversion_out1        : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P6_1_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P6_2_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_1             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_1                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_1          : std_logic;
  SIGNAL Bit_Concat_out1_1                : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay_P7_out1                    : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL if_tmp_0_1_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_1                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P7_1_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P7_2_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_2             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_2                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_2          : std_logic;
  SIGNAL Bit_Concat_out1_2                : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL Delay_P8_1_out1                  : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL if_tmp_0_1_out1_1                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_2                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P8_out1                    : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P8_2_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_3             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_3                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_3          : std_logic;
  SIGNAL Bit_Concat_out1_3                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Delay_P9_out1                    : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL if_tmp_0_1_out1_2                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_3                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P9_1_out1                  : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P9_10_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_4             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_4                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_4          : std_logic;
  SIGNAL Bit_Concat_out1_4                : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL Delay_P10_out1                   : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL if_tmp_0_1_out1_3                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_4                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P10_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P10_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_5             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_5                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_5          : std_logic;
  SIGNAL Bit_Concat_out1_5                : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Delay_P11_out1                   : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL if_tmp_0_1_out1_4                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_5                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P11_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P11_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_6             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_6                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_6          : std_logic;
  SIGNAL Bit_Concat_out1_6                : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL Delay_P12_out1                   : unsigned(6 DOWNTO 0);  -- ufix7
  SIGNAL if_tmp_0_1_out1_5                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_6                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P12_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P12_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_7             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_7                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_7          : std_logic;
  SIGNAL Bit_Concat_out1_7                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay_P13_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL if_tmp_0_1_out1_6                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_7                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P13_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P13_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_8             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_8                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_8          : std_logic;
  SIGNAL Bit_Concat_out1_8                : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Delay_P14_out1                   : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL if_tmp_0_1_out1_7                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_8                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P14_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P14_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_9             : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_9                 : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_9          : std_logic;
  SIGNAL Bit_Concat_out1_9                : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Delay_P15_out1                   : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL if_tmp_0_1_out1_8                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_9                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P15_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P15_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_10            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_10                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_10         : std_logic;
  SIGNAL Bit_Concat_out1_10               : unsigned(10 DOWNTO 0);  -- ufix11
  SIGNAL Delay_P16_out1                   : unsigned(10 DOWNTO 0);  -- ufix11
  SIGNAL if_tmp_0_1_out1_9                : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_10               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P16_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P16_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_11            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_11                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_11         : std_logic;
  SIGNAL Bit_Concat_out1_11               : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL Delay_P17_out1                   : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL if_tmp_0_1_out1_10               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_11               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P17_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P17_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_12            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_12                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_12         : std_logic;
  SIGNAL Bit_Concat_out1_12               : unsigned(12 DOWNTO 0);  -- ufix13
  SIGNAL Delay_P18_out1                   : unsigned(12 DOWNTO 0);  -- ufix13
  SIGNAL if_tmp_0_1_out1_11               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_12               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P18_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P18_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_13            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_13                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_13         : std_logic;
  SIGNAL Bit_Concat_out1_13               : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL Delay_P19_out1                   : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL if_tmp_0_1_out1_12               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_13               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P19_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P19_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_14            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_14                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_14         : std_logic;
  SIGNAL Bit_Concat_out1_14               : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL Delay_P20_out1                   : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL if_tmp_0_1_out1_13               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_14               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P20_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P20_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_15            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_15                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_15         : std_logic;
  SIGNAL Bit_Concat_out1_15               : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Delay_P21_out1                   : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL if_tmp_0_1_out1_14               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_15               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P21_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P21_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_16            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_16                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_16         : std_logic;
  SIGNAL Bit_Concat_out1_16               : unsigned(16 DOWNTO 0);  -- ufix17
  SIGNAL Delay_P22_out1                   : unsigned(16 DOWNTO 0);  -- ufix17
  SIGNAL if_tmp_0_1_out1_15               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_16               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P22_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P22_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_17            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_17                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_17         : std_logic;
  SIGNAL Bit_Concat_out1_17               : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL Delay_P23_out1                   : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL if_tmp_0_1_out1_16               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_17               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P23_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P23_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_18            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_18                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_18         : std_logic;
  SIGNAL Bit_Concat_out1_18               : unsigned(18 DOWNTO 0);  -- ufix19
  SIGNAL Delay_P24_out1                   : unsigned(18 DOWNTO 0);  -- ufix19
  SIGNAL if_tmp_0_1_out1_17               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_18               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P24_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P24_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_19            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_19                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_19         : std_logic;
  SIGNAL Bit_Concat_out1_19               : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL Delay_P25_out1                   : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL if_tmp_0_1_out1_18               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_19               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P25_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P25_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_20            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_20                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_20         : std_logic;
  SIGNAL Bit_Concat_out1_20               : unsigned(20 DOWNTO 0);  -- ufix21
  SIGNAL Delay_P26_out1                   : unsigned(20 DOWNTO 0);  -- ufix21
  SIGNAL if_tmp_0_1_out1_19               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_20               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P26_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P26_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_21            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_21                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_21         : std_logic;
  SIGNAL Bit_Concat_out1_21               : unsigned(21 DOWNTO 0);  -- ufix22
  SIGNAL Delay_P27_1_out1                 : unsigned(21 DOWNTO 0);  -- ufix22
  SIGNAL if_tmp_0_1_out1_20               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_21               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P27_out1                   : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P27_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_22            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_22                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_22         : std_logic;
  SIGNAL Bit_Concat_out1_22               : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay_P28_out1                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_tmp_0_1_out1_21               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_22               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P28_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P28_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_23            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_23                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_23         : std_logic;
  SIGNAL Bit_Concat_out1_23               : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay_P29_out1                   : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL if_tmp_0_1_out1_22               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_23               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P29_1_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Delay_P29_2_out1                 : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_mant_b_norm_out1_24            : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice_out1_24                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_24         : std_logic;
  SIGNAL Bit_Concat_out1_24               : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL Delay6_out1_1                    : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL C_out1_4                         : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL if_shift_length_1_out1           : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL bitsrl_Q_1_out1                  : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL if_shift_length_1_out1_1         : unsigned(24 DOWNTO 0);  -- ufix25
  SIGNAL BitSlice_out1                    : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Delay9_out1                      : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL BitSlice1_out1                   : std_logic;  -- ufix1
  SIGNAL if_tmp_0_1_out1_23               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL bitsll_R_1_out1_24               : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL Bit_Slice10_out1                 : std_logic;  -- ufix1
  SIGNAL Bit_Slice9_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice7_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice8_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice11_out1                 : std_logic;  -- ufix1
  SIGNAL Bit_Slice_out1_25                : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL Constant_out1_2                  : std_logic;  -- ufix1
  SIGNAL Bit_Concat_out1_25               : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Slice_out1_26                : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_1                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_25         : std_logic;  -- ufix1
  SIGNAL Switch6_out1                     : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1                  : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1           : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1
  SIGNAL Logical_Operator2_out1           : std_logic;  -- ufix1
  SIGNAL Switch7_out1                     : std_logic;  -- ufix1
  SIGNAL Switch3_out1                     : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_2                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Slice_out1_27                : std_logic;  -- ufix1
  SIGNAL Logical_Operator3_out1           : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_3                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_26         : std_logic;  -- ufix1
  SIGNAL Switch6_out1_1                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1_1                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_1         : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_1                : std_logic;  -- ufix1
  SIGNAL Logical_Operator2_out1_1         : std_logic;  -- ufix1
  SIGNAL Switch7_out1_1                   : std_logic;  -- ufix1
  SIGNAL Switch3_out1_1                   : std_logic;  -- ufix1
  SIGNAL Switch6_out1_2                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1_2                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Slice_out1_28                : std_logic;  -- ufix1
  SIGNAL Logical_Operator3_out1_1         : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_4                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_27         : std_logic;  -- ufix1
  SIGNAL Switch6_out1_3                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1_3                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_2         : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_2                : std_logic;  -- ufix1
  SIGNAL Logical_Operator2_out1_2         : std_logic;  -- ufix1
  SIGNAL Switch7_out1_2                   : std_logic;  -- ufix1
  SIGNAL Switch3_out1_2                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_3                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Slice_out1_29                : std_logic;  -- ufix1
  SIGNAL Logical_Operator3_out1_2         : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_5                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_28         : std_logic;  -- ufix1
  SIGNAL Switch6_out1_4                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1_4                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_3         : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_4                : std_logic;  -- ufix1
  SIGNAL Logical_Operator2_out1_3         : std_logic;  -- ufix1
  SIGNAL Switch7_out1_3                   : std_logic;  -- ufix1
  SIGNAL Switch3_out1_3                   : std_logic;  -- ufix1
  SIGNAL Switch7_out1_4                   : std_logic;  -- ufix1
  SIGNAL Switch3_out1_4                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice4_out1                  : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Slice_out1_30                : std_logic;  -- ufix1
  SIGNAL Logical_Operator3_out1_3         : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_6                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_29         : std_logic;  -- ufix1
  SIGNAL Switch6_out1_5                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1_5                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_4         : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_5                : std_logic;  -- ufix1
  SIGNAL Logical_Operator2_out1_4         : std_logic;  -- ufix1
  SIGNAL Switch7_out1_5                   : std_logic;  -- ufix1
  SIGNAL Switch3_out1_5                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice5_out1                  : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Bit_Slice_out1_31                : std_logic;  -- ufix1
  SIGNAL Logical_Operator3_out1_4         : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_7                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_30         : std_logic;  -- ufix1
  SIGNAL Switch6_out1_6                   : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1_6                : std_logic;  -- ufix1
  SIGNAL Logical_Operator1_out1_5         : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1_6                : std_logic;  -- ufix1
  SIGNAL Logical_Operator2_out1_5         : std_logic;  -- ufix1
  SIGNAL Switch7_out1_6                   : std_logic;  -- ufix1
  SIGNAL Switch3_out1_6                   : std_logic;  -- ufix1
  SIGNAL Switch4_out1                     : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_31         : std_logic;  -- ufix1
  SIGNAL Bit_Slice6_out1                  : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Bit_Slice_out1_32                : std_logic;  -- ufix1
  SIGNAL Logical_Operator3_out1_5         : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1_8                : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_32         : std_logic;  -- ufix1
  SIGNAL Switch7_out1_7                   : std_logic;  -- ufix1
  SIGNAL Delay7_out1_1                    : signed(25 DOWNTO 0);  -- sfix26
  SIGNAL R_0_out1                         : std_logic;  -- ufix1
  SIGNAL Switch1_out1_1                   : std_logic;  -- ufix1
  SIGNAL Switch2_out1                     : std_logic;  -- ufix1
  SIGNAL sticky_bitsll_Q_Q_WordLen_out1   : std_logic;  -- ufix1
  SIGNAL BitSlice_out1_1                  : std_logic;  -- ufix1
  SIGNAL Delay10_out1                     : std_logic;  -- ufix1
  SIGNAL alphabitget_Mant_tmp_2_0_out1    : std_logic;  -- ufix1
  SIGNAL alphabitget_Mant_tmp_1_0_out1    : std_logic;  -- ufix1
  SIGNAL alpha0_out1_3                    : std_logic;  -- ufix1
  SIGNAL BitSlice4_out1                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Bit_Concat_out1_26               : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL alpha2_out1                      : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL Mant_tmp_2_out1                  : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL if_bitget_Mant_tmp_1_0_out1      : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL BitSlice2_out1                   : std_logic;  -- ufix1
  SIGNAL DTC1_out1_1                      : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL C2_out1                          : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_exp_tmp_1_out1                : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL C4_out1                          : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_exp_tmp_2_cfType_ExponentB_out1 : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Delay8_reg                       : vector_of_unsigned8(0 TO 24);  -- ufix8 [25]
  SIGNAL Delay8_reg_next                  : vector_of_unsigned8(0 TO 24);  -- ufix8 [25]
  SIGNAL Delay8_out1                      : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL alpha1_out1_3                    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Exp_1_out1                       : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_bitget_Mant_tmp_Mant_tmp_Wor_out1 : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL C4_out1_1                        : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_bExponent_0_bMantissa_out1    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL C1_out1_1                        : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL C_out1_5                         : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_bExponent_0_bMantissa_out1_1  : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_aExponent_0_aMantissa_out1    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Delay57_out1                     : std_logic;  -- ufix1
  SIGNAL Delay59_out1                     : std_logic;  -- ufix1
  SIGNAL Delay3_out1_4                    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL C1_out1_2                        : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_mant_b_0_out1                 : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Delay1_out1_3                    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_exp_a_cfType_Exponent_Inf_out1 : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Delay55_reg                      : vector_of_unsigned8(0 TO 28);  -- ufix8 [29]
  SIGNAL Delay55_reg_next                 : vector_of_unsigned8(0 TO 28);  -- ufix8 [29]
  SIGNAL Delay55_out1                     : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL if_aExponent_cfType_Exponent_out1 : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Constant3_out1                   : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Switch6_out1_7                   : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Delay4_out1_3                    : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Compare_To_Zero_out1             : std_logic;  -- ufix1
  SIGNAL Logical_Operator_out1_33         : std_logic;  -- ufix1
  SIGNAL BitSlice3_out1                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL C_out1_6                         : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL C5_out1_1                        : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_bExponent_0_bMantissa_1_out1  : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL C3_out1_1                        : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL C2_out1_1                        : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_bExponent_0_bMantissa_1_out1_1 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_aExponent_0_aMantissa_1_out1  : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay4_out1_4                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL C2_out1_2                        : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_mant_b_0_1_out1               : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay58_out1                     : std_logic;  -- ufix1
  SIGNAL Delay2_out1_2                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL C_out1_7                         : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_exp_b_cfType_Exponent_Inf_out1 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_exp_a_cfType_Exponent_Inf_1_out1 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay56_reg                      : vector_of_unsigned23(0 TO 28);  -- ufix23 [29]
  SIGNAL Delay56_reg_next                 : vector_of_unsigned23(0 TO 28);  -- ufix23 [29]
  SIGNAL Delay56_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL if_aExponent_cfType_Exponent_1_out1 : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Constant2_out1                   : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Switch5_out1                     : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL Delay5_out1_1                    : unsigned(22 DOWNTO 0);  -- ufix23
  SIGNAL nfp_out_pack                     : unsigned(31 DOWNTO 0);  -- ufix32

BEGIN
  Constant8_out1 <= '1';

  Constant7_out1 <= to_unsigned(16#1E#, 6);

  Delay4_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay4_out1 <= '1';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1 <= Relational_Operator_relop1;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  Logical_Operator_out1 <= Constant8_out1 AND Delay4_out1;

  Delay3_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_out1 <= to_unsigned(16#00#, 6);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1 <= Add_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  Add_add_cast <= '0' & '0' & '0' & '0' & '0' & Logical_Operator_out1;
  Add_out1 <= Delay3_out1 + Add_add_cast;

  
  Relational_Operator_relop1 <= '1' WHEN Add_out1 <= Constant7_out1 ELSE
      '0';

  Delay1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay1_out1 <= '1';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1 <= Relational_Operator_relop1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  nfp_in1_unsigned <= unsigned(nfp_in1);

  -- Split 32 bit word into FP sign, exponent, mantissa
  aSign <= nfp_in1_unsigned(31);
  aExponent <= nfp_in1_unsigned(30 DOWNTO 23);
  aMantissa <= nfp_in1_unsigned(22 DOWNTO 0);

  Delay15_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay15_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay15_out1 <= aSign;
      END IF;
    END IF;
  END PROCESS Delay15_process;


  nfp_in2_unsigned <= unsigned(nfp_in2);

  -- Split 32 bit word into FP sign, exponent, mantissa
  bSign <= nfp_in2_unsigned(31);
  bExponent <= nfp_in2_unsigned(30 DOWNTO 23);
  bMantissa <= nfp_in2_unsigned(22 DOWNTO 0);

  Delay18_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay18_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay18_out1 <= bSign;
      END IF;
    END IF;
  END PROCESS Delay18_process;


  tmp_out1 <= Delay15_out1 XOR Delay18_out1;

  Delay54_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay54_reg(0) <= '0';
      Delay54_reg(1) <= '0';
      Delay54_reg(2) <= '0';
      Delay54_reg(3) <= '0';
      Delay54_reg(4) <= '0';
      Delay54_reg(5) <= '0';
      Delay54_reg(6) <= '0';
      Delay54_reg(7) <= '0';
      Delay54_reg(8) <= '0';
      Delay54_reg(9) <= '0';
      Delay54_reg(10) <= '0';
      Delay54_reg(11) <= '0';
      Delay54_reg(12) <= '0';
      Delay54_reg(13) <= '0';
      Delay54_reg(14) <= '0';
      Delay54_reg(15) <= '0';
      Delay54_reg(16) <= '0';
      Delay54_reg(17) <= '0';
      Delay54_reg(18) <= '0';
      Delay54_reg(19) <= '0';
      Delay54_reg(20) <= '0';
      Delay54_reg(21) <= '0';
      Delay54_reg(22) <= '0';
      Delay54_reg(23) <= '0';
      Delay54_reg(24) <= '0';
      Delay54_reg(25) <= '0';
      Delay54_reg(26) <= '0';
      Delay54_reg(27) <= '0';
      Delay54_reg(28) <= '0';
      Delay54_reg(29) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay54_reg(0) <= Delay54_reg_next(0);
        Delay54_reg(1) <= Delay54_reg_next(1);
        Delay54_reg(2) <= Delay54_reg_next(2);
        Delay54_reg(3) <= Delay54_reg_next(3);
        Delay54_reg(4) <= Delay54_reg_next(4);
        Delay54_reg(5) <= Delay54_reg_next(5);
        Delay54_reg(6) <= Delay54_reg_next(6);
        Delay54_reg(7) <= Delay54_reg_next(7);
        Delay54_reg(8) <= Delay54_reg_next(8);
        Delay54_reg(9) <= Delay54_reg_next(9);
        Delay54_reg(10) <= Delay54_reg_next(10);
        Delay54_reg(11) <= Delay54_reg_next(11);
        Delay54_reg(12) <= Delay54_reg_next(12);
        Delay54_reg(13) <= Delay54_reg_next(13);
        Delay54_reg(14) <= Delay54_reg_next(14);
        Delay54_reg(15) <= Delay54_reg_next(15);
        Delay54_reg(16) <= Delay54_reg_next(16);
        Delay54_reg(17) <= Delay54_reg_next(17);
        Delay54_reg(18) <= Delay54_reg_next(18);
        Delay54_reg(19) <= Delay54_reg_next(19);
        Delay54_reg(20) <= Delay54_reg_next(20);
        Delay54_reg(21) <= Delay54_reg_next(21);
        Delay54_reg(22) <= Delay54_reg_next(22);
        Delay54_reg(23) <= Delay54_reg_next(23);
        Delay54_reg(24) <= Delay54_reg_next(24);
        Delay54_reg(25) <= Delay54_reg_next(25);
        Delay54_reg(26) <= Delay54_reg_next(26);
        Delay54_reg(27) <= Delay54_reg_next(27);
        Delay54_reg(28) <= Delay54_reg_next(28);
        Delay54_reg(29) <= Delay54_reg_next(29);
      END IF;
    END IF;
  END PROCESS Delay54_process;

  Delay54_out1 <= Delay54_reg(29);
  Delay54_reg_next(0) <= tmp_out1;
  Delay54_reg_next(1) <= Delay54_reg(0);
  Delay54_reg_next(2) <= Delay54_reg(1);
  Delay54_reg_next(3) <= Delay54_reg(2);
  Delay54_reg_next(4) <= Delay54_reg(3);
  Delay54_reg_next(5) <= Delay54_reg(4);
  Delay54_reg_next(6) <= Delay54_reg(5);
  Delay54_reg_next(7) <= Delay54_reg(6);
  Delay54_reg_next(8) <= Delay54_reg(7);
  Delay54_reg_next(9) <= Delay54_reg(8);
  Delay54_reg_next(10) <= Delay54_reg(9);
  Delay54_reg_next(11) <= Delay54_reg(10);
  Delay54_reg_next(12) <= Delay54_reg(11);
  Delay54_reg_next(13) <= Delay54_reg(12);
  Delay54_reg_next(14) <= Delay54_reg(13);
  Delay54_reg_next(15) <= Delay54_reg(14);
  Delay54_reg_next(16) <= Delay54_reg(15);
  Delay54_reg_next(17) <= Delay54_reg(16);
  Delay54_reg_next(18) <= Delay54_reg(17);
  Delay54_reg_next(19) <= Delay54_reg(18);
  Delay54_reg_next(20) <= Delay54_reg(19);
  Delay54_reg_next(21) <= Delay54_reg(20);
  Delay54_reg_next(22) <= Delay54_reg(21);
  Delay54_reg_next(23) <= Delay54_reg(22);
  Delay54_reg_next(24) <= Delay54_reg(23);
  Delay54_reg_next(25) <= Delay54_reg(24);
  Delay54_reg_next(26) <= Delay54_reg(25);
  Delay54_reg_next(27) <= Delay54_reg(26);
  Delay54_reg_next(28) <= Delay54_reg(27);
  Delay54_reg_next(29) <= Delay54_reg(28);

  Constant1_out1 <= '0';

  
  Switch1_out1 <= Delay54_out1 WHEN Delay1_out1 = '0' ELSE
      Constant1_out1;

  Delay3_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_out1_1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1_1 <= Switch1_out1;
      END IF;
    END IF;
  END PROCESS Delay3_1_process;


  Delay16_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay16_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay16_out1 <= aExponent;
      END IF;
    END IF;
  END PROCESS Delay16_process;


  
  aExponent_cfType_Exponent_I_out1 <= '1' WHEN Delay16_out1 = to_unsigned(16#FF#, 8) ELSE
      '0';

  Delay19_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay19_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay19_out1 <= bExponent;
      END IF;
    END IF;
  END PROCESS Delay19_process;


  
  bExponent_cfType_Exponent_I_out1 <= '1' WHEN Delay19_out1 = to_unsigned(16#FF#, 8) ELSE
      '0';

  alphaaExponent_cfType_Exponent_out1 <= aExponent_cfType_Exponent_I_out1 OR bExponent_cfType_Exponent_I_out1;

  Delay51_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay51_reg(0) <= '0';
      Delay51_reg(1) <= '0';
      Delay51_reg(2) <= '0';
      Delay51_reg(3) <= '0';
      Delay51_reg(4) <= '0';
      Delay51_reg(5) <= '0';
      Delay51_reg(6) <= '0';
      Delay51_reg(7) <= '0';
      Delay51_reg(8) <= '0';
      Delay51_reg(9) <= '0';
      Delay51_reg(10) <= '0';
      Delay51_reg(11) <= '0';
      Delay51_reg(12) <= '0';
      Delay51_reg(13) <= '0';
      Delay51_reg(14) <= '0';
      Delay51_reg(15) <= '0';
      Delay51_reg(16) <= '0';
      Delay51_reg(17) <= '0';
      Delay51_reg(18) <= '0';
      Delay51_reg(19) <= '0';
      Delay51_reg(20) <= '0';
      Delay51_reg(21) <= '0';
      Delay51_reg(22) <= '0';
      Delay51_reg(23) <= '0';
      Delay51_reg(24) <= '0';
      Delay51_reg(25) <= '0';
      Delay51_reg(26) <= '0';
      Delay51_reg(27) <= '0';
      Delay51_reg(28) <= '0';
      Delay51_reg(29) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay51_reg(0) <= Delay51_reg_next(0);
        Delay51_reg(1) <= Delay51_reg_next(1);
        Delay51_reg(2) <= Delay51_reg_next(2);
        Delay51_reg(3) <= Delay51_reg_next(3);
        Delay51_reg(4) <= Delay51_reg_next(4);
        Delay51_reg(5) <= Delay51_reg_next(5);
        Delay51_reg(6) <= Delay51_reg_next(6);
        Delay51_reg(7) <= Delay51_reg_next(7);
        Delay51_reg(8) <= Delay51_reg_next(8);
        Delay51_reg(9) <= Delay51_reg_next(9);
        Delay51_reg(10) <= Delay51_reg_next(10);
        Delay51_reg(11) <= Delay51_reg_next(11);
        Delay51_reg(12) <= Delay51_reg_next(12);
        Delay51_reg(13) <= Delay51_reg_next(13);
        Delay51_reg(14) <= Delay51_reg_next(14);
        Delay51_reg(15) <= Delay51_reg_next(15);
        Delay51_reg(16) <= Delay51_reg_next(16);
        Delay51_reg(17) <= Delay51_reg_next(17);
        Delay51_reg(18) <= Delay51_reg_next(18);
        Delay51_reg(19) <= Delay51_reg_next(19);
        Delay51_reg(20) <= Delay51_reg_next(20);
        Delay51_reg(21) <= Delay51_reg_next(21);
        Delay51_reg(22) <= Delay51_reg_next(22);
        Delay51_reg(23) <= Delay51_reg_next(23);
        Delay51_reg(24) <= Delay51_reg_next(24);
        Delay51_reg(25) <= Delay51_reg_next(25);
        Delay51_reg(26) <= Delay51_reg_next(26);
        Delay51_reg(27) <= Delay51_reg_next(27);
        Delay51_reg(28) <= Delay51_reg_next(28);
        Delay51_reg(29) <= Delay51_reg_next(29);
      END IF;
    END IF;
  END PROCESS Delay51_process;

  Delay51_out1 <= Delay51_reg(29);
  Delay51_reg_next(0) <= alphaaExponent_cfType_Exponent_out1;
  Delay51_reg_next(1) <= Delay51_reg(0);
  Delay51_reg_next(2) <= Delay51_reg(1);
  Delay51_reg_next(3) <= Delay51_reg(2);
  Delay51_reg_next(4) <= Delay51_reg(3);
  Delay51_reg_next(5) <= Delay51_reg(4);
  Delay51_reg_next(6) <= Delay51_reg(5);
  Delay51_reg_next(7) <= Delay51_reg(6);
  Delay51_reg_next(8) <= Delay51_reg(7);
  Delay51_reg_next(9) <= Delay51_reg(8);
  Delay51_reg_next(10) <= Delay51_reg(9);
  Delay51_reg_next(11) <= Delay51_reg(10);
  Delay51_reg_next(12) <= Delay51_reg(11);
  Delay51_reg_next(13) <= Delay51_reg(12);
  Delay51_reg_next(14) <= Delay51_reg(13);
  Delay51_reg_next(15) <= Delay51_reg(14);
  Delay51_reg_next(16) <= Delay51_reg(15);
  Delay51_reg_next(17) <= Delay51_reg(16);
  Delay51_reg_next(18) <= Delay51_reg(17);
  Delay51_reg_next(19) <= Delay51_reg(18);
  Delay51_reg_next(20) <= Delay51_reg(19);
  Delay51_reg_next(21) <= Delay51_reg(20);
  Delay51_reg_next(22) <= Delay51_reg(21);
  Delay51_reg_next(23) <= Delay51_reg(22);
  Delay51_reg_next(24) <= Delay51_reg(23);
  Delay51_reg_next(25) <= Delay51_reg(24);
  Delay51_reg_next(26) <= Delay51_reg(25);
  Delay51_reg_next(27) <= Delay51_reg(26);
  Delay51_reg_next(28) <= Delay51_reg(27);
  Delay51_reg_next(29) <= Delay51_reg(28);

  
  aExponent_0_out1 <= '1' WHEN Delay16_out1 = to_unsigned(16#00#, 8) ELSE
      '0';

  Delay17_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay17_out1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay17_out1 <= aMantissa;
      END IF;
    END IF;
  END PROCESS Delay17_process;


  Constant_out1 <= to_unsigned(16#000000#, 23);

  
  Switch_out1 <= Delay17_out1 WHEN aExponent_0_out1 = '0' ELSE
      Constant_out1;

  
  aMantissa_0_out1 <= '1' WHEN Switch_out1 = to_unsigned(16#000000#, 23) ELSE
      '0';

  alphaaExponent_0_aMantissa_out1 <= aExponent_0_out1 AND aMantissa_0_out1;

  Delay53_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay53_reg(0) <= '0';
      Delay53_reg(1) <= '0';
      Delay53_reg(2) <= '0';
      Delay53_reg(3) <= '0';
      Delay53_reg(4) <= '0';
      Delay53_reg(5) <= '0';
      Delay53_reg(6) <= '0';
      Delay53_reg(7) <= '0';
      Delay53_reg(8) <= '0';
      Delay53_reg(9) <= '0';
      Delay53_reg(10) <= '0';
      Delay53_reg(11) <= '0';
      Delay53_reg(12) <= '0';
      Delay53_reg(13) <= '0';
      Delay53_reg(14) <= '0';
      Delay53_reg(15) <= '0';
      Delay53_reg(16) <= '0';
      Delay53_reg(17) <= '0';
      Delay53_reg(18) <= '0';
      Delay53_reg(19) <= '0';
      Delay53_reg(20) <= '0';
      Delay53_reg(21) <= '0';
      Delay53_reg(22) <= '0';
      Delay53_reg(23) <= '0';
      Delay53_reg(24) <= '0';
      Delay53_reg(25) <= '0';
      Delay53_reg(26) <= '0';
      Delay53_reg(27) <= '0';
      Delay53_reg(28) <= '0';
      Delay53_reg(29) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay53_reg(0) <= Delay53_reg_next(0);
        Delay53_reg(1) <= Delay53_reg_next(1);
        Delay53_reg(2) <= Delay53_reg_next(2);
        Delay53_reg(3) <= Delay53_reg_next(3);
        Delay53_reg(4) <= Delay53_reg_next(4);
        Delay53_reg(5) <= Delay53_reg_next(5);
        Delay53_reg(6) <= Delay53_reg_next(6);
        Delay53_reg(7) <= Delay53_reg_next(7);
        Delay53_reg(8) <= Delay53_reg_next(8);
        Delay53_reg(9) <= Delay53_reg_next(9);
        Delay53_reg(10) <= Delay53_reg_next(10);
        Delay53_reg(11) <= Delay53_reg_next(11);
        Delay53_reg(12) <= Delay53_reg_next(12);
        Delay53_reg(13) <= Delay53_reg_next(13);
        Delay53_reg(14) <= Delay53_reg_next(14);
        Delay53_reg(15) <= Delay53_reg_next(15);
        Delay53_reg(16) <= Delay53_reg_next(16);
        Delay53_reg(17) <= Delay53_reg_next(17);
        Delay53_reg(18) <= Delay53_reg_next(18);
        Delay53_reg(19) <= Delay53_reg_next(19);
        Delay53_reg(20) <= Delay53_reg_next(20);
        Delay53_reg(21) <= Delay53_reg_next(21);
        Delay53_reg(22) <= Delay53_reg_next(22);
        Delay53_reg(23) <= Delay53_reg_next(23);
        Delay53_reg(24) <= Delay53_reg_next(24);
        Delay53_reg(25) <= Delay53_reg_next(25);
        Delay53_reg(26) <= Delay53_reg_next(26);
        Delay53_reg(27) <= Delay53_reg_next(27);
        Delay53_reg(28) <= Delay53_reg_next(28);
        Delay53_reg(29) <= Delay53_reg_next(29);
      END IF;
    END IF;
  END PROCESS Delay53_process;

  Delay53_out1 <= Delay53_reg(29);
  Delay53_reg_next(0) <= alphaaExponent_0_aMantissa_out1;
  Delay53_reg_next(1) <= Delay53_reg(0);
  Delay53_reg_next(2) <= Delay53_reg(1);
  Delay53_reg_next(3) <= Delay53_reg(2);
  Delay53_reg_next(4) <= Delay53_reg(3);
  Delay53_reg_next(5) <= Delay53_reg(4);
  Delay53_reg_next(6) <= Delay53_reg(5);
  Delay53_reg_next(7) <= Delay53_reg(6);
  Delay53_reg_next(8) <= Delay53_reg(7);
  Delay53_reg_next(9) <= Delay53_reg(8);
  Delay53_reg_next(10) <= Delay53_reg(9);
  Delay53_reg_next(11) <= Delay53_reg(10);
  Delay53_reg_next(12) <= Delay53_reg(11);
  Delay53_reg_next(13) <= Delay53_reg(12);
  Delay53_reg_next(14) <= Delay53_reg(13);
  Delay53_reg_next(15) <= Delay53_reg(14);
  Delay53_reg_next(16) <= Delay53_reg(15);
  Delay53_reg_next(17) <= Delay53_reg(16);
  Delay53_reg_next(18) <= Delay53_reg(17);
  Delay53_reg_next(19) <= Delay53_reg(18);
  Delay53_reg_next(20) <= Delay53_reg(19);
  Delay53_reg_next(21) <= Delay53_reg(20);
  Delay53_reg_next(22) <= Delay53_reg(21);
  Delay53_reg_next(23) <= Delay53_reg(22);
  Delay53_reg_next(24) <= Delay53_reg(23);
  Delay53_reg_next(25) <= Delay53_reg(24);
  Delay53_reg_next(26) <= Delay53_reg(25);
  Delay53_reg_next(27) <= Delay53_reg(26);
  Delay53_reg_next(28) <= Delay53_reg(27);
  Delay53_reg_next(29) <= Delay53_reg(28);

  
  bExponent_0_out1 <= '1' WHEN Delay19_out1 = to_unsigned(16#00#, 8) ELSE
      '0';

  Delay20_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay20_out1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay20_out1 <= bMantissa;
      END IF;
    END IF;
  END PROCESS Delay20_process;


  Constant_out1_1 <= to_unsigned(16#000000#, 23);

  
  Switch_out1_1 <= Delay20_out1 WHEN bExponent_0_out1 = '0' ELSE
      Constant_out1_1;

  
  bMantissa_0_out1 <= '1' WHEN Switch_out1_1 = to_unsigned(16#000000#, 23) ELSE
      '0';

  alphabExponent_0_bMantissa_out1 <= bExponent_0_out1 AND bMantissa_0_out1;

  Delay52_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay52_reg(0) <= '0';
      Delay52_reg(1) <= '0';
      Delay52_reg(2) <= '0';
      Delay52_reg(3) <= '0';
      Delay52_reg(4) <= '0';
      Delay52_reg(5) <= '0';
      Delay52_reg(6) <= '0';
      Delay52_reg(7) <= '0';
      Delay52_reg(8) <= '0';
      Delay52_reg(9) <= '0';
      Delay52_reg(10) <= '0';
      Delay52_reg(11) <= '0';
      Delay52_reg(12) <= '0';
      Delay52_reg(13) <= '0';
      Delay52_reg(14) <= '0';
      Delay52_reg(15) <= '0';
      Delay52_reg(16) <= '0';
      Delay52_reg(17) <= '0';
      Delay52_reg(18) <= '0';
      Delay52_reg(19) <= '0';
      Delay52_reg(20) <= '0';
      Delay52_reg(21) <= '0';
      Delay52_reg(22) <= '0';
      Delay52_reg(23) <= '0';
      Delay52_reg(24) <= '0';
      Delay52_reg(25) <= '0';
      Delay52_reg(26) <= '0';
      Delay52_reg(27) <= '0';
      Delay52_reg(28) <= '0';
      Delay52_reg(29) <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay52_reg(0) <= Delay52_reg_next(0);
        Delay52_reg(1) <= Delay52_reg_next(1);
        Delay52_reg(2) <= Delay52_reg_next(2);
        Delay52_reg(3) <= Delay52_reg_next(3);
        Delay52_reg(4) <= Delay52_reg_next(4);
        Delay52_reg(5) <= Delay52_reg_next(5);
        Delay52_reg(6) <= Delay52_reg_next(6);
        Delay52_reg(7) <= Delay52_reg_next(7);
        Delay52_reg(8) <= Delay52_reg_next(8);
        Delay52_reg(9) <= Delay52_reg_next(9);
        Delay52_reg(10) <= Delay52_reg_next(10);
        Delay52_reg(11) <= Delay52_reg_next(11);
        Delay52_reg(12) <= Delay52_reg_next(12);
        Delay52_reg(13) <= Delay52_reg_next(13);
        Delay52_reg(14) <= Delay52_reg_next(14);
        Delay52_reg(15) <= Delay52_reg_next(15);
        Delay52_reg(16) <= Delay52_reg_next(16);
        Delay52_reg(17) <= Delay52_reg_next(17);
        Delay52_reg(18) <= Delay52_reg_next(18);
        Delay52_reg(19) <= Delay52_reg_next(19);
        Delay52_reg(20) <= Delay52_reg_next(20);
        Delay52_reg(21) <= Delay52_reg_next(21);
        Delay52_reg(22) <= Delay52_reg_next(22);
        Delay52_reg(23) <= Delay52_reg_next(23);
        Delay52_reg(24) <= Delay52_reg_next(24);
        Delay52_reg(25) <= Delay52_reg_next(25);
        Delay52_reg(26) <= Delay52_reg_next(26);
        Delay52_reg(27) <= Delay52_reg_next(27);
        Delay52_reg(28) <= Delay52_reg_next(28);
        Delay52_reg(29) <= Delay52_reg_next(29);
      END IF;
    END IF;
  END PROCESS Delay52_process;

  Delay52_out1 <= Delay52_reg(29);
  Delay52_reg_next(0) <= alphabExponent_0_bMantissa_out1;
  Delay52_reg_next(1) <= Delay52_reg(0);
  Delay52_reg_next(2) <= Delay52_reg(1);
  Delay52_reg_next(3) <= Delay52_reg(2);
  Delay52_reg_next(4) <= Delay52_reg(3);
  Delay52_reg_next(5) <= Delay52_reg(4);
  Delay52_reg_next(6) <= Delay52_reg(5);
  Delay52_reg_next(7) <= Delay52_reg(6);
  Delay52_reg_next(8) <= Delay52_reg(7);
  Delay52_reg_next(9) <= Delay52_reg(8);
  Delay52_reg_next(10) <= Delay52_reg(9);
  Delay52_reg_next(11) <= Delay52_reg(10);
  Delay52_reg_next(12) <= Delay52_reg(11);
  Delay52_reg_next(13) <= Delay52_reg(12);
  Delay52_reg_next(14) <= Delay52_reg(13);
  Delay52_reg_next(15) <= Delay52_reg(14);
  Delay52_reg_next(16) <= Delay52_reg(15);
  Delay52_reg_next(17) <= Delay52_reg(16);
  Delay52_reg_next(18) <= Delay52_reg(17);
  Delay52_reg_next(19) <= Delay52_reg(18);
  Delay52_reg_next(20) <= Delay52_reg(19);
  Delay52_reg_next(21) <= Delay52_reg(20);
  Delay52_reg_next(22) <= Delay52_reg(21);
  Delay52_reg_next(23) <= Delay52_reg(22);
  Delay52_reg_next(24) <= Delay52_reg(23);
  Delay52_reg_next(25) <= Delay52_reg(24);
  Delay52_reg_next(26) <= Delay52_reg(25);
  Delay52_reg_next(27) <= Delay52_reg(26);
  Delay52_reg_next(28) <= Delay52_reg(27);
  Delay52_reg_next(29) <= Delay52_reg(28);

  alphaExponent_0_cfType_Exp_out1 <= aExponent_0_out1 OR aExponent_cfType_Exponent_I_out1;

  alpha1_out1 <= '1';

  alpha0_out1 <= '0';

  
  if_Exponent_0_cfType_Exp_out1 <= alpha1_out1 WHEN alphaExponent_0_cfType_Exp_out1 = '0' ELSE
      alpha0_out1;

  Bit_Concat1_out1 <= if_Exponent_0_cfType_Exp_out1 & Switch_out1;

  Delay2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay2_reg(0) <= to_unsigned(16#000000#, 24);
      Delay2_reg(1) <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_reg(0) <= Delay2_reg_next(0);
        Delay2_reg(1) <= Delay2_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay2_process;

  Delay2_out1 <= Delay2_reg(1);
  Delay2_reg_next(0) <= Bit_Concat1_out1;
  Delay2_reg_next(1) <= Delay2_reg(0);

  alphaExponent_0_cfType_Exp_out1_1 <= bExponent_0_out1 OR bExponent_cfType_Exponent_I_out1;

  alpha1_out1_1 <= '1';

  alpha0_out1_1 <= '0';

  
  if_Exponent_0_cfType_Exp_out1_1 <= alpha1_out1_1 WHEN alphaExponent_0_cfType_Exp_out1_1 = '0' ELSE
      alpha0_out1_1;

  Bit_Concat1_out1_1 <= if_Exponent_0_cfType_Exp_out1_1 & Switch_out1_1;

  Delay1_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay1_reg(0) <= to_unsigned(16#000000#, 24);
      Delay1_reg(1) <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_reg(0) <= Delay1_reg_next(0);
        Delay1_reg(1) <= Delay1_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay1_1_process;

  Delay1_out1_1 <= Delay1_reg(1);
  Delay1_reg_next(0) <= Bit_Concat1_out1_1;
  Delay1_reg_next(1) <= Delay1_reg(0);

  
  mant_a_norm_mant_b_norm_relop1 <= '1' WHEN Delay2_out1 < Delay1_out1_1 ELSE
      '0';

  C_out1 <= to_unsigned(16#01#, 8);

  
  if_Exponent_0_out1 <= Delay16_out1 WHEN aExponent_0_out1 = '0' ELSE
      C_out1;

  Delay3_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_reg(0) <= to_unsigned(16#00#, 8);
      Delay3_reg(1) <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_reg(0) <= Delay3_reg_next(0);
        Delay3_reg(1) <= Delay3_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay3_2_process;

  Delay3_out1_2 <= Delay3_reg(1);
  Delay3_reg_next(0) <= if_Exponent_0_out1;
  Delay3_reg_next(1) <= Delay3_reg(0);

  DTC_out1 <= signed(resize(Delay3_out1_2, 10));

  cast_1_out1 <= to_signed(16#001#, 10);

  exp_a_norm_cast_1_out1 <= DTC_out1 - cast_1_out1;

  
  if_mant_a_norm_mant_b_norm_out1 <= DTC_out1 WHEN mant_a_norm_mant_b_norm_relop1 = '0' ELSE
      exp_a_norm_cast_1_out1;

  Delay7_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay7_out1 <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay7_out1 <= if_mant_a_norm_mant_b_norm_out1;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  Delay4_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay4_out1_1 <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1_1 <= Delay7_out1;
      END IF;
    END IF;
  END PROCESS Delay4_1_process;


  C_out1_1 <= to_unsigned(16#01#, 8);

  
  if_Exponent_0_out1_1 <= Delay19_out1 WHEN bExponent_0_out1 = '0' ELSE
      C_out1_1;

  Delay_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_reg(0) <= to_unsigned(16#00#, 8);
      Delay_reg(1) <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_reg(0) <= Delay_reg_next(0);
        Delay_reg(1) <= Delay_reg_next(1);
      END IF;
    END IF;
  END PROCESS Delay_process;

  Delay_out1 <= Delay_reg(1);
  Delay_reg_next(0) <= if_Exponent_0_out1_1;
  Delay_reg_next(1) <= Delay_reg(0);

  DTC1_out1 <= signed(resize(Delay_out1, 10));

  Delay4_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay4_out1_2 <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1_2 <= DTC1_out1;
      END IF;
    END IF;
  END PROCESS Delay4_2_process;


  Delay1_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay1_out1_2 <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1_2 <= Delay4_out1_2;
      END IF;
    END IF;
  END PROCESS Delay1_2_process;


  exp_a_norm_exp_b_norm_out1 <= Delay4_out1_1 - Delay1_out1_2;

  cast_cfType_ExponentBias_lik_out1 <= to_signed(16#07F#, 10);

  exp_a_norm_exp_b_norm_cast_out1 <= exp_a_norm_exp_b_norm_out1 + cast_cfType_ExponentBias_lik_out1;

  Delay_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_out1_1 <= to_signed(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_out1_1 <= exp_a_norm_exp_b_norm_cast_out1;
      END IF;
    END IF;
  END PROCESS Delay_1_process;


  
  exp_tmp_2_cfType_ExponentBi_out1 <= '1' WHEN Delay_out1_1 >= to_signed(16#0FF#, 10) ELSE
      '0';

  
  exp_tmp_1_out1 <= '1' WHEN Delay_out1_1 < to_signed(16#001#, 10) ELSE
      '0';

  C3_out1 <= to_unsigned(16#00#, 5);

  
  exp_tmp_0_out1 <= '1' WHEN Delay_out1_1 = to_signed(16#000#, 10) ELSE
      '0';

  C1_out1 <= to_unsigned(16#19#, 5);

  C_out1_2 <= to_unsigned(16#01#, 5);

  
  if_exp_tmp_0_out1 <= C1_out1 WHEN exp_tmp_0_out1 = '0' ELSE
      C_out1_2;

  
  if_exp_tmp_1_1_out1 <= C3_out1 WHEN exp_tmp_1_out1 = '0' ELSE
      if_exp_tmp_0_out1;

  C5_out1 <= to_unsigned(16#19#, 5);

  
  if_exp_tmp_2_cfType_ExponentB_1_out1 <= if_exp_tmp_1_1_out1 WHEN exp_tmp_2_cfType_ExponentBi_out1 = '0' ELSE
      C5_out1;

  Delay11_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay11_reg(0) <= to_unsigned(16#00#, 5);
      Delay11_reg(1) <= to_unsigned(16#00#, 5);
      Delay11_reg(2) <= to_unsigned(16#00#, 5);
      Delay11_reg(3) <= to_unsigned(16#00#, 5);
      Delay11_reg(4) <= to_unsigned(16#00#, 5);
      Delay11_reg(5) <= to_unsigned(16#00#, 5);
      Delay11_reg(6) <= to_unsigned(16#00#, 5);
      Delay11_reg(7) <= to_unsigned(16#00#, 5);
      Delay11_reg(8) <= to_unsigned(16#00#, 5);
      Delay11_reg(9) <= to_unsigned(16#00#, 5);
      Delay11_reg(10) <= to_unsigned(16#00#, 5);
      Delay11_reg(11) <= to_unsigned(16#00#, 5);
      Delay11_reg(12) <= to_unsigned(16#00#, 5);
      Delay11_reg(13) <= to_unsigned(16#00#, 5);
      Delay11_reg(14) <= to_unsigned(16#00#, 5);
      Delay11_reg(15) <= to_unsigned(16#00#, 5);
      Delay11_reg(16) <= to_unsigned(16#00#, 5);
      Delay11_reg(17) <= to_unsigned(16#00#, 5);
      Delay11_reg(18) <= to_unsigned(16#00#, 5);
      Delay11_reg(19) <= to_unsigned(16#00#, 5);
      Delay11_reg(20) <= to_unsigned(16#00#, 5);
      Delay11_reg(21) <= to_unsigned(16#00#, 5);
      Delay11_reg(22) <= to_unsigned(16#00#, 5);
      Delay11_reg(23) <= to_unsigned(16#00#, 5);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay11_reg(0) <= Delay11_reg_next(0);
        Delay11_reg(1) <= Delay11_reg_next(1);
        Delay11_reg(2) <= Delay11_reg_next(2);
        Delay11_reg(3) <= Delay11_reg_next(3);
        Delay11_reg(4) <= Delay11_reg_next(4);
        Delay11_reg(5) <= Delay11_reg_next(5);
        Delay11_reg(6) <= Delay11_reg_next(6);
        Delay11_reg(7) <= Delay11_reg_next(7);
        Delay11_reg(8) <= Delay11_reg_next(8);
        Delay11_reg(9) <= Delay11_reg_next(9);
        Delay11_reg(10) <= Delay11_reg_next(10);
        Delay11_reg(11) <= Delay11_reg_next(11);
        Delay11_reg(12) <= Delay11_reg_next(12);
        Delay11_reg(13) <= Delay11_reg_next(13);
        Delay11_reg(14) <= Delay11_reg_next(14);
        Delay11_reg(15) <= Delay11_reg_next(15);
        Delay11_reg(16) <= Delay11_reg_next(16);
        Delay11_reg(17) <= Delay11_reg_next(17);
        Delay11_reg(18) <= Delay11_reg_next(18);
        Delay11_reg(19) <= Delay11_reg_next(19);
        Delay11_reg(20) <= Delay11_reg_next(20);
        Delay11_reg(21) <= Delay11_reg_next(21);
        Delay11_reg(22) <= Delay11_reg_next(22);
        Delay11_reg(23) <= Delay11_reg_next(23);
      END IF;
    END IF;
  END PROCESS Delay11_process;

  Delay11_out1 <= Delay11_reg(23);
  Delay11_reg_next(0) <= if_exp_tmp_2_cfType_ExponentB_1_out1;
  Delay11_reg_next(1) <= Delay11_reg(0);
  Delay11_reg_next(2) <= Delay11_reg(1);
  Delay11_reg_next(3) <= Delay11_reg(2);
  Delay11_reg_next(4) <= Delay11_reg(3);
  Delay11_reg_next(5) <= Delay11_reg(4);
  Delay11_reg_next(6) <= Delay11_reg(5);
  Delay11_reg_next(7) <= Delay11_reg(6);
  Delay11_reg_next(8) <= Delay11_reg(7);
  Delay11_reg_next(9) <= Delay11_reg(8);
  Delay11_reg_next(10) <= Delay11_reg(9);
  Delay11_reg_next(11) <= Delay11_reg(10);
  Delay11_reg_next(12) <= Delay11_reg(11);
  Delay11_reg_next(13) <= Delay11_reg(12);
  Delay11_reg_next(14) <= Delay11_reg(13);
  Delay11_reg_next(15) <= Delay11_reg(14);
  Delay11_reg_next(16) <= Delay11_reg(15);
  Delay11_reg_next(17) <= Delay11_reg(16);
  Delay11_reg_next(18) <= Delay11_reg(17);
  Delay11_reg_next(19) <= Delay11_reg(18);
  Delay11_reg_next(20) <= Delay11_reg(19);
  Delay11_reg_next(21) <= Delay11_reg(20);
  Delay11_reg_next(22) <= Delay11_reg(21);
  Delay11_reg_next(23) <= Delay11_reg(22);

  
  shift_length_1_out1 <= '1' WHEN Delay11_out1 = to_unsigned(16#01#, 5) ELSE
      '0';

  
  shift_length_1_out1_1 <= '1' WHEN Delay11_out1 > to_unsigned(16#01#, 5) ELSE
      '0';

  C_out1_3 <= '1';

  Delay_P6_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P6_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P6_out1 <= C_out1_3;
      END IF;
    END IF;
  END PROCESS Delay_P6_process;


  alpha0_out1_2 <= to_unsigned(16#0#, 4);

  Bit_Concat_out1 <= alpha0_out1_2 & Delay2_out1;

  reinterpretcast_bitconcat_fi_0_out1 <= signed(Bit_Concat_out1);

  bitsll_mant_a_norm_1_out1 <= reinterpretcast_bitconcat_fi_0_out1 sll 1;

  
  if_mant_a_norm_mant_b_norm_1_out1 <= reinterpretcast_bitconcat_fi_0_out1 WHEN mant_a_norm_mant_b_norm_relop1 = '0' ELSE
      bitsll_mant_a_norm_1_out1;

  Delay6_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay6_out1 <= to_signed(16#0000000#, 28);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay6_out1 <= if_mant_a_norm_mant_b_norm_1_out1;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Delay3_3_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_out1_3 <= to_signed(16#0000000#, 28);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1_3 <= Delay6_out1;
      END IF;
    END IF;
  END PROCESS Delay3_3_process;


  Bit_Slice1_out1 <= unsigned(Delay3_out1_3(25 DOWNTO 0));

  Data_Type_Conversion1_out1 <= signed(Bit_Slice1_out1);

  alpha1_out1_2 <= to_unsigned(16#0#, 4);

  Bit_Concat1_out1_2 <= alpha1_out1_2 & Delay1_out1_1;

  reinterpretcast_bitconcat_fi_0_out1_1 <= signed(Bit_Concat1_out1_2);

  Unary_Minus2_in0 <=  - (resize(reinterpretcast_bitconcat_fi_0_out1_1, 29));
  Unary_Minus2_out1 <= Unary_Minus2_in0(27 DOWNTO 0);

  Delay5_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay5_out1 <= to_signed(16#0000000#, 28);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay5_out1 <= Unary_Minus2_out1;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Delay2_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay2_out1_1 <= to_signed(16#0000000#, 28);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1_1 <= Delay5_out1;
      END IF;
    END IF;
  END PROCESS Delay2_1_process;


  Bit_Slice_out1 <= unsigned(Delay2_out1_1(25 DOWNTO 0));

  Data_Type_Conversion_out1 <= signed(Bit_Slice_out1);

  R_mant_b_norm_out1 <= Data_Type_Conversion1_out1 + Data_Type_Conversion_out1;

  bitsll_R_1_out1 <= R_mant_b_norm_out1 sll 1;

  Delay_P6_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P6_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P6_1_out1 <= bitsll_R_1_out1;
      END IF;
    END IF;
  END PROCESS Delay_P6_1_process;


  Delay_P6_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P6_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P6_2_out1 <= Data_Type_Conversion_out1;
      END IF;
    END IF;
  END PROCESS Delay_P6_2_process;


  R_mant_b_norm_out1_1 <= Delay_P6_1_out1 + Delay_P6_2_out1;

  Bit_Slice_out1_1 <= R_mant_b_norm_out1_1(25);

  Logical_Operator_out1_1 <=  NOT Bit_Slice_out1_1;

  Bit_Concat_out1_1 <= unsigned'(Delay_P6_out1 & Logical_Operator_out1_1);

  Delay_P7_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P7_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P7_out1 <= Bit_Concat_out1_1;
      END IF;
    END IF;
  END PROCESS Delay_P7_process;


  
  if_tmp_0_1_out1 <= R_mant_b_norm_out1_1 WHEN Bit_Slice_out1_1 = '0' ELSE
      Delay_P6_1_out1;

  bitsll_R_1_out1_1 <= if_tmp_0_1_out1 sll 1;

  Delay_P7_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P7_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P7_1_out1 <= bitsll_R_1_out1_1;
      END IF;
    END IF;
  END PROCESS Delay_P7_1_process;


  Delay_P7_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P7_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P7_2_out1 <= Delay_P6_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P7_2_process;


  R_mant_b_norm_out1_2 <= Delay_P7_1_out1 + Delay_P7_2_out1;

  Bit_Slice_out1_2 <= R_mant_b_norm_out1_2(25);

  Logical_Operator_out1_2 <=  NOT Bit_Slice_out1_2;

  Bit_Concat_out1_2 <= Delay_P7_out1 & Logical_Operator_out1_2;

  Delay_P8_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P8_1_out1 <= to_unsigned(16#0#, 3);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P8_1_out1 <= Bit_Concat_out1_2;
      END IF;
    END IF;
  END PROCESS Delay_P8_1_process;


  
  if_tmp_0_1_out1_1 <= R_mant_b_norm_out1_2 WHEN Bit_Slice_out1_2 = '0' ELSE
      Delay_P7_1_out1;

  bitsll_R_1_out1_2 <= if_tmp_0_1_out1_1 sll 1;

  Delay_P8_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P8_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P8_out1 <= bitsll_R_1_out1_2;
      END IF;
    END IF;
  END PROCESS Delay_P8_process;


  Delay_P8_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P8_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P8_2_out1 <= Delay_P7_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P8_2_process;


  R_mant_b_norm_out1_3 <= Delay_P8_out1 + Delay_P8_2_out1;

  Bit_Slice_out1_3 <= R_mant_b_norm_out1_3(25);

  Logical_Operator_out1_3 <=  NOT Bit_Slice_out1_3;

  Bit_Concat_out1_3 <= Delay_P8_1_out1 & Logical_Operator_out1_3;

  Delay_P9_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P9_out1 <= to_unsigned(16#0#, 4);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P9_out1 <= Bit_Concat_out1_3;
      END IF;
    END IF;
  END PROCESS Delay_P9_process;


  
  if_tmp_0_1_out1_2 <= R_mant_b_norm_out1_3 WHEN Bit_Slice_out1_3 = '0' ELSE
      Delay_P8_out1;

  bitsll_R_1_out1_3 <= if_tmp_0_1_out1_2 sll 1;

  Delay_P9_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P9_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P9_1_out1 <= bitsll_R_1_out1_3;
      END IF;
    END IF;
  END PROCESS Delay_P9_1_process;


  Delay_P9_10_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P9_10_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P9_10_out1 <= Delay_P8_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P9_10_process;


  R_mant_b_norm_out1_4 <= Delay_P9_1_out1 + Delay_P9_10_out1;

  Bit_Slice_out1_4 <= R_mant_b_norm_out1_4(25);

  Logical_Operator_out1_4 <=  NOT Bit_Slice_out1_4;

  Bit_Concat_out1_4 <= Delay_P9_out1 & Logical_Operator_out1_4;

  Delay_P10_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P10_out1 <= to_unsigned(16#00#, 5);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P10_out1 <= Bit_Concat_out1_4;
      END IF;
    END IF;
  END PROCESS Delay_P10_process;


  
  if_tmp_0_1_out1_3 <= R_mant_b_norm_out1_4 WHEN Bit_Slice_out1_4 = '0' ELSE
      Delay_P9_1_out1;

  bitsll_R_1_out1_4 <= if_tmp_0_1_out1_3 sll 1;

  Delay_P10_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P10_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P10_1_out1 <= bitsll_R_1_out1_4;
      END IF;
    END IF;
  END PROCESS Delay_P10_1_process;


  Delay_P10_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P10_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P10_2_out1 <= Delay_P9_10_out1;
      END IF;
    END IF;
  END PROCESS Delay_P10_2_process;


  R_mant_b_norm_out1_5 <= Delay_P10_1_out1 + Delay_P10_2_out1;

  Bit_Slice_out1_5 <= R_mant_b_norm_out1_5(25);

  Logical_Operator_out1_5 <=  NOT Bit_Slice_out1_5;

  Bit_Concat_out1_5 <= Delay_P10_out1 & Logical_Operator_out1_5;

  Delay_P11_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P11_out1 <= to_unsigned(16#00#, 6);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P11_out1 <= Bit_Concat_out1_5;
      END IF;
    END IF;
  END PROCESS Delay_P11_process;


  
  if_tmp_0_1_out1_4 <= R_mant_b_norm_out1_5 WHEN Bit_Slice_out1_5 = '0' ELSE
      Delay_P10_1_out1;

  bitsll_R_1_out1_5 <= if_tmp_0_1_out1_4 sll 1;

  Delay_P11_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P11_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P11_1_out1 <= bitsll_R_1_out1_5;
      END IF;
    END IF;
  END PROCESS Delay_P11_1_process;


  Delay_P11_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P11_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P11_2_out1 <= Delay_P10_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P11_2_process;


  R_mant_b_norm_out1_6 <= Delay_P11_1_out1 + Delay_P11_2_out1;

  Bit_Slice_out1_6 <= R_mant_b_norm_out1_6(25);

  Logical_Operator_out1_6 <=  NOT Bit_Slice_out1_6;

  Bit_Concat_out1_6 <= Delay_P11_out1 & Logical_Operator_out1_6;

  Delay_P12_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P12_out1 <= to_unsigned(16#00#, 7);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P12_out1 <= Bit_Concat_out1_6;
      END IF;
    END IF;
  END PROCESS Delay_P12_process;


  
  if_tmp_0_1_out1_5 <= R_mant_b_norm_out1_6 WHEN Bit_Slice_out1_6 = '0' ELSE
      Delay_P11_1_out1;

  bitsll_R_1_out1_6 <= if_tmp_0_1_out1_5 sll 1;

  Delay_P12_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P12_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P12_1_out1 <= bitsll_R_1_out1_6;
      END IF;
    END IF;
  END PROCESS Delay_P12_1_process;


  Delay_P12_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P12_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P12_2_out1 <= Delay_P11_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P12_2_process;


  R_mant_b_norm_out1_7 <= Delay_P12_1_out1 + Delay_P12_2_out1;

  Bit_Slice_out1_7 <= R_mant_b_norm_out1_7(25);

  Logical_Operator_out1_7 <=  NOT Bit_Slice_out1_7;

  Bit_Concat_out1_7 <= Delay_P12_out1 & Logical_Operator_out1_7;

  Delay_P13_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P13_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P13_out1 <= Bit_Concat_out1_7;
      END IF;
    END IF;
  END PROCESS Delay_P13_process;


  
  if_tmp_0_1_out1_6 <= R_mant_b_norm_out1_7 WHEN Bit_Slice_out1_7 = '0' ELSE
      Delay_P12_1_out1;

  bitsll_R_1_out1_7 <= if_tmp_0_1_out1_6 sll 1;

  Delay_P13_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P13_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P13_1_out1 <= bitsll_R_1_out1_7;
      END IF;
    END IF;
  END PROCESS Delay_P13_1_process;


  Delay_P13_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P13_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P13_2_out1 <= Delay_P12_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P13_2_process;


  R_mant_b_norm_out1_8 <= Delay_P13_1_out1 + Delay_P13_2_out1;

  Bit_Slice_out1_8 <= R_mant_b_norm_out1_8(25);

  Logical_Operator_out1_8 <=  NOT Bit_Slice_out1_8;

  Bit_Concat_out1_8 <= Delay_P13_out1 & Logical_Operator_out1_8;

  Delay_P14_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P14_out1 <= to_unsigned(16#000#, 9);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P14_out1 <= Bit_Concat_out1_8;
      END IF;
    END IF;
  END PROCESS Delay_P14_process;


  
  if_tmp_0_1_out1_7 <= R_mant_b_norm_out1_8 WHEN Bit_Slice_out1_8 = '0' ELSE
      Delay_P13_1_out1;

  bitsll_R_1_out1_8 <= if_tmp_0_1_out1_7 sll 1;

  Delay_P14_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P14_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P14_1_out1 <= bitsll_R_1_out1_8;
      END IF;
    END IF;
  END PROCESS Delay_P14_1_process;


  Delay_P14_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P14_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P14_2_out1 <= Delay_P13_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P14_2_process;


  R_mant_b_norm_out1_9 <= Delay_P14_1_out1 + Delay_P14_2_out1;

  Bit_Slice_out1_9 <= R_mant_b_norm_out1_9(25);

  Logical_Operator_out1_9 <=  NOT Bit_Slice_out1_9;

  Bit_Concat_out1_9 <= Delay_P14_out1 & Logical_Operator_out1_9;

  Delay_P15_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P15_out1 <= to_unsigned(16#000#, 10);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P15_out1 <= Bit_Concat_out1_9;
      END IF;
    END IF;
  END PROCESS Delay_P15_process;


  
  if_tmp_0_1_out1_8 <= R_mant_b_norm_out1_9 WHEN Bit_Slice_out1_9 = '0' ELSE
      Delay_P14_1_out1;

  bitsll_R_1_out1_9 <= if_tmp_0_1_out1_8 sll 1;

  Delay_P15_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P15_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P15_1_out1 <= bitsll_R_1_out1_9;
      END IF;
    END IF;
  END PROCESS Delay_P15_1_process;


  Delay_P15_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P15_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P15_2_out1 <= Delay_P14_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P15_2_process;


  R_mant_b_norm_out1_10 <= Delay_P15_1_out1 + Delay_P15_2_out1;

  Bit_Slice_out1_10 <= R_mant_b_norm_out1_10(25);

  Logical_Operator_out1_10 <=  NOT Bit_Slice_out1_10;

  Bit_Concat_out1_10 <= Delay_P15_out1 & Logical_Operator_out1_10;

  Delay_P16_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P16_out1 <= to_unsigned(16#000#, 11);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P16_out1 <= Bit_Concat_out1_10;
      END IF;
    END IF;
  END PROCESS Delay_P16_process;


  
  if_tmp_0_1_out1_9 <= R_mant_b_norm_out1_10 WHEN Bit_Slice_out1_10 = '0' ELSE
      Delay_P15_1_out1;

  bitsll_R_1_out1_10 <= if_tmp_0_1_out1_9 sll 1;

  Delay_P16_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P16_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P16_1_out1 <= bitsll_R_1_out1_10;
      END IF;
    END IF;
  END PROCESS Delay_P16_1_process;


  Delay_P16_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P16_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P16_2_out1 <= Delay_P15_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P16_2_process;


  R_mant_b_norm_out1_11 <= Delay_P16_1_out1 + Delay_P16_2_out1;

  Bit_Slice_out1_11 <= R_mant_b_norm_out1_11(25);

  Logical_Operator_out1_11 <=  NOT Bit_Slice_out1_11;

  Bit_Concat_out1_11 <= Delay_P16_out1 & Logical_Operator_out1_11;

  Delay_P17_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P17_out1 <= to_unsigned(16#000#, 12);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P17_out1 <= Bit_Concat_out1_11;
      END IF;
    END IF;
  END PROCESS Delay_P17_process;


  
  if_tmp_0_1_out1_10 <= R_mant_b_norm_out1_11 WHEN Bit_Slice_out1_11 = '0' ELSE
      Delay_P16_1_out1;

  bitsll_R_1_out1_11 <= if_tmp_0_1_out1_10 sll 1;

  Delay_P17_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P17_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P17_1_out1 <= bitsll_R_1_out1_11;
      END IF;
    END IF;
  END PROCESS Delay_P17_1_process;


  Delay_P17_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P17_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P17_2_out1 <= Delay_P16_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P17_2_process;


  R_mant_b_norm_out1_12 <= Delay_P17_1_out1 + Delay_P17_2_out1;

  Bit_Slice_out1_12 <= R_mant_b_norm_out1_12(25);

  Logical_Operator_out1_12 <=  NOT Bit_Slice_out1_12;

  Bit_Concat_out1_12 <= Delay_P17_out1 & Logical_Operator_out1_12;

  Delay_P18_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P18_out1 <= to_unsigned(16#0000#, 13);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P18_out1 <= Bit_Concat_out1_12;
      END IF;
    END IF;
  END PROCESS Delay_P18_process;


  
  if_tmp_0_1_out1_11 <= R_mant_b_norm_out1_12 WHEN Bit_Slice_out1_12 = '0' ELSE
      Delay_P17_1_out1;

  bitsll_R_1_out1_12 <= if_tmp_0_1_out1_11 sll 1;

  Delay_P18_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P18_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P18_1_out1 <= bitsll_R_1_out1_12;
      END IF;
    END IF;
  END PROCESS Delay_P18_1_process;


  Delay_P18_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P18_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P18_2_out1 <= Delay_P17_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P18_2_process;


  R_mant_b_norm_out1_13 <= Delay_P18_1_out1 + Delay_P18_2_out1;

  Bit_Slice_out1_13 <= R_mant_b_norm_out1_13(25);

  Logical_Operator_out1_13 <=  NOT Bit_Slice_out1_13;

  Bit_Concat_out1_13 <= Delay_P18_out1 & Logical_Operator_out1_13;

  Delay_P19_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P19_out1 <= to_unsigned(16#0000#, 14);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P19_out1 <= Bit_Concat_out1_13;
      END IF;
    END IF;
  END PROCESS Delay_P19_process;


  
  if_tmp_0_1_out1_12 <= R_mant_b_norm_out1_13 WHEN Bit_Slice_out1_13 = '0' ELSE
      Delay_P18_1_out1;

  bitsll_R_1_out1_13 <= if_tmp_0_1_out1_12 sll 1;

  Delay_P19_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P19_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P19_1_out1 <= bitsll_R_1_out1_13;
      END IF;
    END IF;
  END PROCESS Delay_P19_1_process;


  Delay_P19_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P19_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P19_2_out1 <= Delay_P18_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P19_2_process;


  R_mant_b_norm_out1_14 <= Delay_P19_1_out1 + Delay_P19_2_out1;

  Bit_Slice_out1_14 <= R_mant_b_norm_out1_14(25);

  Logical_Operator_out1_14 <=  NOT Bit_Slice_out1_14;

  Bit_Concat_out1_14 <= Delay_P19_out1 & Logical_Operator_out1_14;

  Delay_P20_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P20_out1 <= to_unsigned(16#0000#, 15);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P20_out1 <= Bit_Concat_out1_14;
      END IF;
    END IF;
  END PROCESS Delay_P20_process;


  
  if_tmp_0_1_out1_13 <= R_mant_b_norm_out1_14 WHEN Bit_Slice_out1_14 = '0' ELSE
      Delay_P19_1_out1;

  bitsll_R_1_out1_14 <= if_tmp_0_1_out1_13 sll 1;

  Delay_P20_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P20_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P20_1_out1 <= bitsll_R_1_out1_14;
      END IF;
    END IF;
  END PROCESS Delay_P20_1_process;


  Delay_P20_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P20_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P20_2_out1 <= Delay_P19_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P20_2_process;


  R_mant_b_norm_out1_15 <= Delay_P20_1_out1 + Delay_P20_2_out1;

  Bit_Slice_out1_15 <= R_mant_b_norm_out1_15(25);

  Logical_Operator_out1_15 <=  NOT Bit_Slice_out1_15;

  Bit_Concat_out1_15 <= Delay_P20_out1 & Logical_Operator_out1_15;

  Delay_P21_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P21_out1 <= to_unsigned(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P21_out1 <= Bit_Concat_out1_15;
      END IF;
    END IF;
  END PROCESS Delay_P21_process;


  
  if_tmp_0_1_out1_14 <= R_mant_b_norm_out1_15 WHEN Bit_Slice_out1_15 = '0' ELSE
      Delay_P20_1_out1;

  bitsll_R_1_out1_15 <= if_tmp_0_1_out1_14 sll 1;

  Delay_P21_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P21_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P21_1_out1 <= bitsll_R_1_out1_15;
      END IF;
    END IF;
  END PROCESS Delay_P21_1_process;


  Delay_P21_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P21_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P21_2_out1 <= Delay_P20_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P21_2_process;


  R_mant_b_norm_out1_16 <= Delay_P21_1_out1 + Delay_P21_2_out1;

  Bit_Slice_out1_16 <= R_mant_b_norm_out1_16(25);

  Logical_Operator_out1_16 <=  NOT Bit_Slice_out1_16;

  Bit_Concat_out1_16 <= Delay_P21_out1 & Logical_Operator_out1_16;

  Delay_P22_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P22_out1 <= to_unsigned(16#00000#, 17);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P22_out1 <= Bit_Concat_out1_16;
      END IF;
    END IF;
  END PROCESS Delay_P22_process;


  
  if_tmp_0_1_out1_15 <= R_mant_b_norm_out1_16 WHEN Bit_Slice_out1_16 = '0' ELSE
      Delay_P21_1_out1;

  bitsll_R_1_out1_16 <= if_tmp_0_1_out1_15 sll 1;

  Delay_P22_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P22_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P22_1_out1 <= bitsll_R_1_out1_16;
      END IF;
    END IF;
  END PROCESS Delay_P22_1_process;


  Delay_P22_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P22_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P22_2_out1 <= Delay_P21_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P22_2_process;


  R_mant_b_norm_out1_17 <= Delay_P22_1_out1 + Delay_P22_2_out1;

  Bit_Slice_out1_17 <= R_mant_b_norm_out1_17(25);

  Logical_Operator_out1_17 <=  NOT Bit_Slice_out1_17;

  Bit_Concat_out1_17 <= Delay_P22_out1 & Logical_Operator_out1_17;

  Delay_P23_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P23_out1 <= to_unsigned(16#00000#, 18);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P23_out1 <= Bit_Concat_out1_17;
      END IF;
    END IF;
  END PROCESS Delay_P23_process;


  
  if_tmp_0_1_out1_16 <= R_mant_b_norm_out1_17 WHEN Bit_Slice_out1_17 = '0' ELSE
      Delay_P22_1_out1;

  bitsll_R_1_out1_17 <= if_tmp_0_1_out1_16 sll 1;

  Delay_P23_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P23_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P23_1_out1 <= bitsll_R_1_out1_17;
      END IF;
    END IF;
  END PROCESS Delay_P23_1_process;


  Delay_P23_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P23_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P23_2_out1 <= Delay_P22_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P23_2_process;


  R_mant_b_norm_out1_18 <= Delay_P23_1_out1 + Delay_P23_2_out1;

  Bit_Slice_out1_18 <= R_mant_b_norm_out1_18(25);

  Logical_Operator_out1_18 <=  NOT Bit_Slice_out1_18;

  Bit_Concat_out1_18 <= Delay_P23_out1 & Logical_Operator_out1_18;

  Delay_P24_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P24_out1 <= to_unsigned(16#00000#, 19);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P24_out1 <= Bit_Concat_out1_18;
      END IF;
    END IF;
  END PROCESS Delay_P24_process;


  
  if_tmp_0_1_out1_17 <= R_mant_b_norm_out1_18 WHEN Bit_Slice_out1_18 = '0' ELSE
      Delay_P23_1_out1;

  bitsll_R_1_out1_18 <= if_tmp_0_1_out1_17 sll 1;

  Delay_P24_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P24_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P24_1_out1 <= bitsll_R_1_out1_18;
      END IF;
    END IF;
  END PROCESS Delay_P24_1_process;


  Delay_P24_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P24_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P24_2_out1 <= Delay_P23_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P24_2_process;


  R_mant_b_norm_out1_19 <= Delay_P24_1_out1 + Delay_P24_2_out1;

  Bit_Slice_out1_19 <= R_mant_b_norm_out1_19(25);

  Logical_Operator_out1_19 <=  NOT Bit_Slice_out1_19;

  Bit_Concat_out1_19 <= Delay_P24_out1 & Logical_Operator_out1_19;

  Delay_P25_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P25_out1 <= to_unsigned(16#00000#, 20);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P25_out1 <= Bit_Concat_out1_19;
      END IF;
    END IF;
  END PROCESS Delay_P25_process;


  
  if_tmp_0_1_out1_18 <= R_mant_b_norm_out1_19 WHEN Bit_Slice_out1_19 = '0' ELSE
      Delay_P24_1_out1;

  bitsll_R_1_out1_19 <= if_tmp_0_1_out1_18 sll 1;

  Delay_P25_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P25_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P25_1_out1 <= bitsll_R_1_out1_19;
      END IF;
    END IF;
  END PROCESS Delay_P25_1_process;


  Delay_P25_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P25_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P25_2_out1 <= Delay_P24_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P25_2_process;


  R_mant_b_norm_out1_20 <= Delay_P25_1_out1 + Delay_P25_2_out1;

  Bit_Slice_out1_20 <= R_mant_b_norm_out1_20(25);

  Logical_Operator_out1_20 <=  NOT Bit_Slice_out1_20;

  Bit_Concat_out1_20 <= Delay_P25_out1 & Logical_Operator_out1_20;

  Delay_P26_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P26_out1 <= to_unsigned(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P26_out1 <= Bit_Concat_out1_20;
      END IF;
    END IF;
  END PROCESS Delay_P26_process;


  
  if_tmp_0_1_out1_19 <= R_mant_b_norm_out1_20 WHEN Bit_Slice_out1_20 = '0' ELSE
      Delay_P25_1_out1;

  bitsll_R_1_out1_20 <= if_tmp_0_1_out1_19 sll 1;

  Delay_P26_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P26_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P26_1_out1 <= bitsll_R_1_out1_20;
      END IF;
    END IF;
  END PROCESS Delay_P26_1_process;


  Delay_P26_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P26_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P26_2_out1 <= Delay_P25_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P26_2_process;


  R_mant_b_norm_out1_21 <= Delay_P26_1_out1 + Delay_P26_2_out1;

  Bit_Slice_out1_21 <= R_mant_b_norm_out1_21(25);

  Logical_Operator_out1_21 <=  NOT Bit_Slice_out1_21;

  Bit_Concat_out1_21 <= Delay_P26_out1 & Logical_Operator_out1_21;

  Delay_P27_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P27_1_out1 <= to_unsigned(16#000000#, 22);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P27_1_out1 <= Bit_Concat_out1_21;
      END IF;
    END IF;
  END PROCESS Delay_P27_1_process;


  
  if_tmp_0_1_out1_20 <= R_mant_b_norm_out1_21 WHEN Bit_Slice_out1_21 = '0' ELSE
      Delay_P26_1_out1;

  bitsll_R_1_out1_21 <= if_tmp_0_1_out1_20 sll 1;

  Delay_P27_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P27_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P27_out1 <= bitsll_R_1_out1_21;
      END IF;
    END IF;
  END PROCESS Delay_P27_process;


  Delay_P27_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P27_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P27_2_out1 <= Delay_P26_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P27_2_process;


  R_mant_b_norm_out1_22 <= Delay_P27_out1 + Delay_P27_2_out1;

  Bit_Slice_out1_22 <= R_mant_b_norm_out1_22(25);

  Logical_Operator_out1_22 <=  NOT Bit_Slice_out1_22;

  Bit_Concat_out1_22 <= Delay_P27_1_out1 & Logical_Operator_out1_22;

  Delay_P28_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P28_out1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P28_out1 <= Bit_Concat_out1_22;
      END IF;
    END IF;
  END PROCESS Delay_P28_process;


  
  if_tmp_0_1_out1_21 <= R_mant_b_norm_out1_22 WHEN Bit_Slice_out1_22 = '0' ELSE
      Delay_P27_out1;

  bitsll_R_1_out1_22 <= if_tmp_0_1_out1_21 sll 1;

  Delay_P28_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P28_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P28_1_out1 <= bitsll_R_1_out1_22;
      END IF;
    END IF;
  END PROCESS Delay_P28_1_process;


  Delay_P28_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P28_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P28_2_out1 <= Delay_P27_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P28_2_process;


  R_mant_b_norm_out1_23 <= Delay_P28_1_out1 + Delay_P28_2_out1;

  Bit_Slice_out1_23 <= R_mant_b_norm_out1_23(25);

  Logical_Operator_out1_23 <=  NOT Bit_Slice_out1_23;

  Bit_Concat_out1_23 <= Delay_P28_out1 & Logical_Operator_out1_23;

  Delay_P29_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P29_out1 <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P29_out1 <= Bit_Concat_out1_23;
      END IF;
    END IF;
  END PROCESS Delay_P29_process;


  
  if_tmp_0_1_out1_22 <= R_mant_b_norm_out1_23 WHEN Bit_Slice_out1_23 = '0' ELSE
      Delay_P28_1_out1;

  bitsll_R_1_out1_23 <= if_tmp_0_1_out1_22 sll 1;

  Delay_P29_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P29_1_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P29_1_out1 <= bitsll_R_1_out1_23;
      END IF;
    END IF;
  END PROCESS Delay_P29_1_process;


  Delay_P29_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_P29_2_out1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay_P29_2_out1 <= Delay_P28_2_out1;
      END IF;
    END IF;
  END PROCESS Delay_P29_2_process;


  R_mant_b_norm_out1_24 <= Delay_P29_1_out1 + Delay_P29_2_out1;

  Bit_Slice_out1_24 <= R_mant_b_norm_out1_24(25);

  Logical_Operator_out1_24 <=  NOT Bit_Slice_out1_24;

  Bit_Concat_out1_24 <= Delay_P29_out1 & Logical_Operator_out1_24;

  Delay6_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay6_out1_1 <= to_unsigned(16#0000000#, 25);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay6_out1_1 <= Bit_Concat_out1_24;
      END IF;
    END IF;
  END PROCESS Delay6_1_process;


  C_out1_4 <= to_unsigned(16#0000000#, 25);

  
  if_shift_length_1_out1 <= Delay6_out1_1 WHEN shift_length_1_out1_1 = '0' ELSE
      C_out1_4;

  bitsrl_Q_1_out1 <= Delay6_out1_1 srl 1;

  
  if_shift_length_1_out1_1 <= if_shift_length_1_out1 WHEN shift_length_1_out1 = '0' ELSE
      bitsrl_Q_1_out1;

  BitSlice_out1 <= if_shift_length_1_out1_1(23 DOWNTO 0);

  Delay9_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay9_out1 <= to_unsigned(16#000000#, 24);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay9_out1 <= BitSlice_out1;
      END IF;
    END IF;
  END PROCESS Delay9_process;


  BitSlice1_out1 <= Delay9_out1(1);

  
  if_tmp_0_1_out1_23 <= R_mant_b_norm_out1_24 WHEN Bit_Slice_out1_24 = '0' ELSE
      Delay_P29_1_out1;

  bitsll_R_1_out1_24 <= if_tmp_0_1_out1_23 sll 1;

  Bit_Slice10_out1 <= Delay11_out1(4);

  Bit_Slice9_out1 <= Delay11_out1(3);

  Bit_Slice7_out1 <= Delay11_out1(2);

  Bit_Slice8_out1 <= Delay11_out1(1);

  Bit_Slice11_out1 <= Delay11_out1(0);

  Bit_Slice_out1_25 <= Delay6_out1_1(2 DOWNTO 0);

  Constant_out1_2 <= '0';

  Bit_Concat_out1_25 <= Bit_Slice_out1_25 & Constant_out1_2;

  Bit_Slice_out1_26 <= Bit_Concat_out1_25(0);

  Bit_Slice1_out1_1 <= Bit_Concat_out1_25(1);

  Logical_Operator_out1_25 <= Bit_Slice1_out1_1 OR Bit_Slice_out1_26;

  
  Switch6_out1 <= Bit_Slice_out1_26 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator_out1_25;

  Bit_Slice2_out1 <= Bit_Concat_out1_25(2);

  Logical_Operator1_out1 <= Bit_Slice2_out1 OR Logical_Operator_out1_25;

  Bit_Slice3_out1 <= Bit_Concat_out1_25(3);

  Logical_Operator2_out1 <= Bit_Slice3_out1 OR Logical_Operator1_out1;

  
  Switch7_out1 <= Logical_Operator1_out1 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator2_out1;

  
  Switch3_out1 <= Switch6_out1 WHEN Bit_Slice8_out1 = '0' ELSE
      Switch7_out1;

  Bit_Slice1_out1_2 <= Delay6_out1_1(6 DOWNTO 3);

  Bit_Slice_out1_27 <= Bit_Slice1_out1_2(0);

  Logical_Operator3_out1 <= Bit_Slice_out1_27 OR Logical_Operator2_out1;

  Bit_Slice1_out1_3 <= Bit_Slice1_out1_2(1);

  Logical_Operator_out1_26 <= Bit_Slice1_out1_3 OR Logical_Operator3_out1;

  
  Switch6_out1_1 <= Logical_Operator3_out1 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator_out1_26;

  Bit_Slice2_out1_1 <= Bit_Slice1_out1_2(2);

  Logical_Operator1_out1_1 <= Bit_Slice2_out1_1 OR Logical_Operator_out1_26;

  Bit_Slice3_out1_1 <= Bit_Slice1_out1_2(3);

  Logical_Operator2_out1_1 <= Bit_Slice3_out1_1 OR Logical_Operator1_out1_1;

  
  Switch7_out1_1 <= Logical_Operator1_out1_1 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator2_out1_1;

  
  Switch3_out1_1 <= Switch6_out1_1 WHEN Bit_Slice8_out1 = '0' ELSE
      Switch7_out1_1;

  
  Switch6_out1_2 <= Switch3_out1 WHEN Bit_Slice7_out1 = '0' ELSE
      Switch3_out1_1;

  Bit_Slice2_out1_2 <= Delay6_out1_1(10 DOWNTO 7);

  Bit_Slice_out1_28 <= Bit_Slice2_out1_2(0);

  Logical_Operator3_out1_1 <= Bit_Slice_out1_28 OR Logical_Operator2_out1_1;

  Bit_Slice1_out1_4 <= Bit_Slice2_out1_2(1);

  Logical_Operator_out1_27 <= Bit_Slice1_out1_4 OR Logical_Operator3_out1_1;

  
  Switch6_out1_3 <= Logical_Operator3_out1_1 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator_out1_27;

  Bit_Slice2_out1_3 <= Bit_Slice2_out1_2(2);

  Logical_Operator1_out1_2 <= Bit_Slice2_out1_3 OR Logical_Operator_out1_27;

  Bit_Slice3_out1_2 <= Bit_Slice2_out1_2(3);

  Logical_Operator2_out1_2 <= Bit_Slice3_out1_2 OR Logical_Operator1_out1_2;

  
  Switch7_out1_2 <= Logical_Operator1_out1_2 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator2_out1_2;

  
  Switch3_out1_2 <= Switch6_out1_3 WHEN Bit_Slice8_out1 = '0' ELSE
      Switch7_out1_2;

  Bit_Slice3_out1_3 <= Delay6_out1_1(14 DOWNTO 11);

  Bit_Slice_out1_29 <= Bit_Slice3_out1_3(0);

  Logical_Operator3_out1_2 <= Bit_Slice_out1_29 OR Logical_Operator2_out1_2;

  Bit_Slice1_out1_5 <= Bit_Slice3_out1_3(1);

  Logical_Operator_out1_28 <= Bit_Slice1_out1_5 OR Logical_Operator3_out1_2;

  
  Switch6_out1_4 <= Logical_Operator3_out1_2 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator_out1_28;

  Bit_Slice2_out1_4 <= Bit_Slice3_out1_3(2);

  Logical_Operator1_out1_3 <= Bit_Slice2_out1_4 OR Logical_Operator_out1_28;

  Bit_Slice3_out1_4 <= Bit_Slice3_out1_3(3);

  Logical_Operator2_out1_3 <= Bit_Slice3_out1_4 OR Logical_Operator1_out1_3;

  
  Switch7_out1_3 <= Logical_Operator1_out1_3 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator2_out1_3;

  
  Switch3_out1_3 <= Switch6_out1_4 WHEN Bit_Slice8_out1 = '0' ELSE
      Switch7_out1_3;

  
  Switch7_out1_4 <= Switch3_out1_2 WHEN Bit_Slice7_out1 = '0' ELSE
      Switch3_out1_3;

  
  Switch3_out1_4 <= Switch6_out1_2 WHEN Bit_Slice9_out1 = '0' ELSE
      Switch7_out1_4;

  Bit_Slice4_out1 <= Delay6_out1_1(18 DOWNTO 15);

  Bit_Slice_out1_30 <= Bit_Slice4_out1(0);

  Logical_Operator3_out1_3 <= Bit_Slice_out1_30 OR Logical_Operator2_out1_3;

  Bit_Slice1_out1_6 <= Bit_Slice4_out1(1);

  Logical_Operator_out1_29 <= Bit_Slice1_out1_6 OR Logical_Operator3_out1_3;

  
  Switch6_out1_5 <= Logical_Operator3_out1_3 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator_out1_29;

  Bit_Slice2_out1_5 <= Bit_Slice4_out1(2);

  Logical_Operator1_out1_4 <= Bit_Slice2_out1_5 OR Logical_Operator_out1_29;

  Bit_Slice3_out1_5 <= Bit_Slice4_out1(3);

  Logical_Operator2_out1_4 <= Bit_Slice3_out1_5 OR Logical_Operator1_out1_4;

  
  Switch7_out1_5 <= Logical_Operator1_out1_4 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator2_out1_4;

  
  Switch3_out1_5 <= Switch6_out1_5 WHEN Bit_Slice8_out1 = '0' ELSE
      Switch7_out1_5;

  Bit_Slice5_out1 <= Delay6_out1_1(22 DOWNTO 19);

  Bit_Slice_out1_31 <= Bit_Slice5_out1(0);

  Logical_Operator3_out1_4 <= Bit_Slice_out1_31 OR Logical_Operator2_out1_4;

  Bit_Slice1_out1_7 <= Bit_Slice5_out1(1);

  Logical_Operator_out1_30 <= Bit_Slice1_out1_7 OR Logical_Operator3_out1_4;

  
  Switch6_out1_6 <= Logical_Operator3_out1_4 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator_out1_30;

  Bit_Slice2_out1_6 <= Bit_Slice5_out1(2);

  Logical_Operator1_out1_5 <= Bit_Slice2_out1_6 OR Logical_Operator_out1_30;

  Bit_Slice3_out1_6 <= Bit_Slice5_out1(3);

  Logical_Operator2_out1_5 <= Bit_Slice3_out1_6 OR Logical_Operator1_out1_5;

  
  Switch7_out1_6 <= Logical_Operator1_out1_5 WHEN Bit_Slice11_out1 = '0' ELSE
      Logical_Operator2_out1_5;

  
  Switch3_out1_6 <= Switch6_out1_6 WHEN Bit_Slice8_out1 = '0' ELSE
      Switch7_out1_6;

  
  Switch4_out1 <= Switch3_out1_5 WHEN Bit_Slice7_out1 = '0' ELSE
      Switch3_out1_6;

  Logical_Operator_out1_31 <= Bit_Slice7_out1 OR (Bit_Slice11_out1 OR Bit_Slice8_out1);

  Bit_Slice6_out1 <= Delay6_out1_1(24 DOWNTO 23);

  Bit_Slice_out1_32 <= Bit_Slice6_out1(0);

  Logical_Operator3_out1_5 <= Bit_Slice_out1_32 OR Logical_Operator2_out1_5;

  Bit_Slice1_out1_8 <= Bit_Slice6_out1(1);

  Logical_Operator_out1_32 <= Bit_Slice1_out1_8 OR Logical_Operator3_out1_5;

  
  Switch7_out1_7 <= Logical_Operator3_out1_5 WHEN Logical_Operator_out1_31 = '0' ELSE
      Logical_Operator_out1_32;

  Delay7_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay7_out1_1 <= to_signed(16#0000000#, 26);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay7_out1_1 <= bitsll_R_1_out1_24;
      END IF;
    END IF;
  END PROCESS Delay7_1_process;


  
  R_0_out1 <= '1' WHEN Delay7_out1_1 /= to_signed(16#0000000#, 26) ELSE
      '0';

  
  Switch1_out1_1 <= Switch4_out1 WHEN Bit_Slice9_out1 = '0' ELSE
      Switch7_out1_7;

  
  Switch2_out1 <= Switch3_out1_4 WHEN Bit_Slice10_out1 = '0' ELSE
      Switch1_out1_1;

  sticky_bitsll_Q_Q_WordLen_out1 <= R_0_out1 OR Switch2_out1;

  BitSlice_out1_1 <= Delay9_out1(0);

  Delay10_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay10_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay10_out1 <= sticky_bitsll_Q_Q_WordLen_out1;
      END IF;
    END IF;
  END PROCESS Delay10_process;


  alphabitget_Mant_tmp_2_0_out1 <= BitSlice1_out1 OR Delay10_out1;

  alphabitget_Mant_tmp_1_0_out1 <= BitSlice_out1_1 AND alphabitget_Mant_tmp_2_0_out1;

  alpha0_out1_3 <= '0';

  BitSlice4_out1 <= Delay9_out1(23 DOWNTO 1);

  Bit_Concat_out1_26 <= alpha0_out1_3 & BitSlice4_out1;

  alpha2_out1 <= to_unsigned(16#000001#, 24);

  Mant_tmp_2_out1 <= Bit_Concat_out1_26 + alpha2_out1;

  
  if_bitget_Mant_tmp_1_0_out1 <= Bit_Concat_out1_26 WHEN alphabitget_Mant_tmp_1_0_out1 = '0' ELSE
      Mant_tmp_2_out1;

  BitSlice2_out1 <= if_bitget_Mant_tmp_1_0_out1(23);

  DTC1_out1_1 <= unsigned(Delay_out1_1(7 DOWNTO 0));

  C2_out1 <= to_unsigned(16#00#, 8);

  
  if_exp_tmp_1_out1 <= DTC1_out1_1 WHEN exp_tmp_1_out1 = '0' ELSE
      C2_out1;

  C4_out1 <= to_unsigned(16#FF#, 8);

  
  if_exp_tmp_2_cfType_ExponentB_out1 <= if_exp_tmp_1_out1 WHEN exp_tmp_2_cfType_ExponentBi_out1 = '0' ELSE
      C4_out1;

  Delay8_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay8_reg(0) <= to_unsigned(16#00#, 8);
      Delay8_reg(1) <= to_unsigned(16#00#, 8);
      Delay8_reg(2) <= to_unsigned(16#00#, 8);
      Delay8_reg(3) <= to_unsigned(16#00#, 8);
      Delay8_reg(4) <= to_unsigned(16#00#, 8);
      Delay8_reg(5) <= to_unsigned(16#00#, 8);
      Delay8_reg(6) <= to_unsigned(16#00#, 8);
      Delay8_reg(7) <= to_unsigned(16#00#, 8);
      Delay8_reg(8) <= to_unsigned(16#00#, 8);
      Delay8_reg(9) <= to_unsigned(16#00#, 8);
      Delay8_reg(10) <= to_unsigned(16#00#, 8);
      Delay8_reg(11) <= to_unsigned(16#00#, 8);
      Delay8_reg(12) <= to_unsigned(16#00#, 8);
      Delay8_reg(13) <= to_unsigned(16#00#, 8);
      Delay8_reg(14) <= to_unsigned(16#00#, 8);
      Delay8_reg(15) <= to_unsigned(16#00#, 8);
      Delay8_reg(16) <= to_unsigned(16#00#, 8);
      Delay8_reg(17) <= to_unsigned(16#00#, 8);
      Delay8_reg(18) <= to_unsigned(16#00#, 8);
      Delay8_reg(19) <= to_unsigned(16#00#, 8);
      Delay8_reg(20) <= to_unsigned(16#00#, 8);
      Delay8_reg(21) <= to_unsigned(16#00#, 8);
      Delay8_reg(22) <= to_unsigned(16#00#, 8);
      Delay8_reg(23) <= to_unsigned(16#00#, 8);
      Delay8_reg(24) <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay8_reg(0) <= Delay8_reg_next(0);
        Delay8_reg(1) <= Delay8_reg_next(1);
        Delay8_reg(2) <= Delay8_reg_next(2);
        Delay8_reg(3) <= Delay8_reg_next(3);
        Delay8_reg(4) <= Delay8_reg_next(4);
        Delay8_reg(5) <= Delay8_reg_next(5);
        Delay8_reg(6) <= Delay8_reg_next(6);
        Delay8_reg(7) <= Delay8_reg_next(7);
        Delay8_reg(8) <= Delay8_reg_next(8);
        Delay8_reg(9) <= Delay8_reg_next(9);
        Delay8_reg(10) <= Delay8_reg_next(10);
        Delay8_reg(11) <= Delay8_reg_next(11);
        Delay8_reg(12) <= Delay8_reg_next(12);
        Delay8_reg(13) <= Delay8_reg_next(13);
        Delay8_reg(14) <= Delay8_reg_next(14);
        Delay8_reg(15) <= Delay8_reg_next(15);
        Delay8_reg(16) <= Delay8_reg_next(16);
        Delay8_reg(17) <= Delay8_reg_next(17);
        Delay8_reg(18) <= Delay8_reg_next(18);
        Delay8_reg(19) <= Delay8_reg_next(19);
        Delay8_reg(20) <= Delay8_reg_next(20);
        Delay8_reg(21) <= Delay8_reg_next(21);
        Delay8_reg(22) <= Delay8_reg_next(22);
        Delay8_reg(23) <= Delay8_reg_next(23);
        Delay8_reg(24) <= Delay8_reg_next(24);
      END IF;
    END IF;
  END PROCESS Delay8_process;

  Delay8_out1 <= Delay8_reg(24);
  Delay8_reg_next(0) <= if_exp_tmp_2_cfType_ExponentB_out1;
  Delay8_reg_next(1) <= Delay8_reg(0);
  Delay8_reg_next(2) <= Delay8_reg(1);
  Delay8_reg_next(3) <= Delay8_reg(2);
  Delay8_reg_next(4) <= Delay8_reg(3);
  Delay8_reg_next(5) <= Delay8_reg(4);
  Delay8_reg_next(6) <= Delay8_reg(5);
  Delay8_reg_next(7) <= Delay8_reg(6);
  Delay8_reg_next(8) <= Delay8_reg(7);
  Delay8_reg_next(9) <= Delay8_reg(8);
  Delay8_reg_next(10) <= Delay8_reg(9);
  Delay8_reg_next(11) <= Delay8_reg(10);
  Delay8_reg_next(12) <= Delay8_reg(11);
  Delay8_reg_next(13) <= Delay8_reg(12);
  Delay8_reg_next(14) <= Delay8_reg(13);
  Delay8_reg_next(15) <= Delay8_reg(14);
  Delay8_reg_next(16) <= Delay8_reg(15);
  Delay8_reg_next(17) <= Delay8_reg(16);
  Delay8_reg_next(18) <= Delay8_reg(17);
  Delay8_reg_next(19) <= Delay8_reg(18);
  Delay8_reg_next(20) <= Delay8_reg(19);
  Delay8_reg_next(21) <= Delay8_reg(20);
  Delay8_reg_next(22) <= Delay8_reg(21);
  Delay8_reg_next(23) <= Delay8_reg(22);
  Delay8_reg_next(24) <= Delay8_reg(23);

  alpha1_out1_3 <= to_unsigned(16#01#, 8);

  Exp_1_out1 <= Delay8_out1 + alpha1_out1_3;

  
  if_bitget_Mant_tmp_Mant_tmp_Wor_out1 <= Delay8_out1 WHEN BitSlice2_out1 = '0' ELSE
      Exp_1_out1;

  C4_out1_1 <= to_unsigned(16#FF#, 8);

  
  if_bExponent_0_bMantissa_out1 <= if_bitget_Mant_tmp_Mant_tmp_Wor_out1 WHEN Delay52_out1 = '0' ELSE
      C4_out1_1;

  C1_out1_1 <= to_unsigned(16#00#, 8);

  C_out1_5 <= to_unsigned(16#FF#, 8);

  
  if_bExponent_0_bMantissa_out1_1 <= C1_out1_1 WHEN Delay52_out1 = '0' ELSE
      C_out1_5;

  
  if_aExponent_0_aMantissa_out1 <= if_bExponent_0_bMantissa_out1 WHEN Delay53_out1 = '0' ELSE
      if_bExponent_0_bMantissa_out1_1;

  Delay57_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay57_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay57_out1 <= aExponent_cfType_Exponent_I_out1;
      END IF;
    END IF;
  END PROCESS Delay57_process;


  Delay59_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay59_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay59_out1 <= bMantissa_0_out1;
      END IF;
    END IF;
  END PROCESS Delay59_process;


  Delay3_4_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_out1_4 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1_4 <= Delay19_out1;
      END IF;
    END IF;
  END PROCESS Delay3_4_process;


  C1_out1_2 <= to_unsigned(16#00#, 8);

  
  if_mant_b_0_out1 <= Delay3_out1_4 WHEN Delay59_out1 = '0' ELSE
      C1_out1_2;

  Delay1_3_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay1_out1_3 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1_3 <= Delay16_out1;
      END IF;
    END IF;
  END PROCESS Delay1_3_process;


  
  if_exp_a_cfType_Exponent_Inf_out1 <= if_mant_b_0_out1 WHEN Delay57_out1 = '0' ELSE
      Delay1_out1_3;

  Delay55_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay55_reg(0) <= to_unsigned(16#00#, 8);
      Delay55_reg(1) <= to_unsigned(16#00#, 8);
      Delay55_reg(2) <= to_unsigned(16#00#, 8);
      Delay55_reg(3) <= to_unsigned(16#00#, 8);
      Delay55_reg(4) <= to_unsigned(16#00#, 8);
      Delay55_reg(5) <= to_unsigned(16#00#, 8);
      Delay55_reg(6) <= to_unsigned(16#00#, 8);
      Delay55_reg(7) <= to_unsigned(16#00#, 8);
      Delay55_reg(8) <= to_unsigned(16#00#, 8);
      Delay55_reg(9) <= to_unsigned(16#00#, 8);
      Delay55_reg(10) <= to_unsigned(16#00#, 8);
      Delay55_reg(11) <= to_unsigned(16#00#, 8);
      Delay55_reg(12) <= to_unsigned(16#00#, 8);
      Delay55_reg(13) <= to_unsigned(16#00#, 8);
      Delay55_reg(14) <= to_unsigned(16#00#, 8);
      Delay55_reg(15) <= to_unsigned(16#00#, 8);
      Delay55_reg(16) <= to_unsigned(16#00#, 8);
      Delay55_reg(17) <= to_unsigned(16#00#, 8);
      Delay55_reg(18) <= to_unsigned(16#00#, 8);
      Delay55_reg(19) <= to_unsigned(16#00#, 8);
      Delay55_reg(20) <= to_unsigned(16#00#, 8);
      Delay55_reg(21) <= to_unsigned(16#00#, 8);
      Delay55_reg(22) <= to_unsigned(16#00#, 8);
      Delay55_reg(23) <= to_unsigned(16#00#, 8);
      Delay55_reg(24) <= to_unsigned(16#00#, 8);
      Delay55_reg(25) <= to_unsigned(16#00#, 8);
      Delay55_reg(26) <= to_unsigned(16#00#, 8);
      Delay55_reg(27) <= to_unsigned(16#00#, 8);
      Delay55_reg(28) <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay55_reg(0) <= Delay55_reg_next(0);
        Delay55_reg(1) <= Delay55_reg_next(1);
        Delay55_reg(2) <= Delay55_reg_next(2);
        Delay55_reg(3) <= Delay55_reg_next(3);
        Delay55_reg(4) <= Delay55_reg_next(4);
        Delay55_reg(5) <= Delay55_reg_next(5);
        Delay55_reg(6) <= Delay55_reg_next(6);
        Delay55_reg(7) <= Delay55_reg_next(7);
        Delay55_reg(8) <= Delay55_reg_next(8);
        Delay55_reg(9) <= Delay55_reg_next(9);
        Delay55_reg(10) <= Delay55_reg_next(10);
        Delay55_reg(11) <= Delay55_reg_next(11);
        Delay55_reg(12) <= Delay55_reg_next(12);
        Delay55_reg(13) <= Delay55_reg_next(13);
        Delay55_reg(14) <= Delay55_reg_next(14);
        Delay55_reg(15) <= Delay55_reg_next(15);
        Delay55_reg(16) <= Delay55_reg_next(16);
        Delay55_reg(17) <= Delay55_reg_next(17);
        Delay55_reg(18) <= Delay55_reg_next(18);
        Delay55_reg(19) <= Delay55_reg_next(19);
        Delay55_reg(20) <= Delay55_reg_next(20);
        Delay55_reg(21) <= Delay55_reg_next(21);
        Delay55_reg(22) <= Delay55_reg_next(22);
        Delay55_reg(23) <= Delay55_reg_next(23);
        Delay55_reg(24) <= Delay55_reg_next(24);
        Delay55_reg(25) <= Delay55_reg_next(25);
        Delay55_reg(26) <= Delay55_reg_next(26);
        Delay55_reg(27) <= Delay55_reg_next(27);
        Delay55_reg(28) <= Delay55_reg_next(28);
      END IF;
    END IF;
  END PROCESS Delay55_process;

  Delay55_out1 <= Delay55_reg(28);
  Delay55_reg_next(0) <= if_exp_a_cfType_Exponent_Inf_out1;
  Delay55_reg_next(1) <= Delay55_reg(0);
  Delay55_reg_next(2) <= Delay55_reg(1);
  Delay55_reg_next(3) <= Delay55_reg(2);
  Delay55_reg_next(4) <= Delay55_reg(3);
  Delay55_reg_next(5) <= Delay55_reg(4);
  Delay55_reg_next(6) <= Delay55_reg(5);
  Delay55_reg_next(7) <= Delay55_reg(6);
  Delay55_reg_next(8) <= Delay55_reg(7);
  Delay55_reg_next(9) <= Delay55_reg(8);
  Delay55_reg_next(10) <= Delay55_reg(9);
  Delay55_reg_next(11) <= Delay55_reg(10);
  Delay55_reg_next(12) <= Delay55_reg(11);
  Delay55_reg_next(13) <= Delay55_reg(12);
  Delay55_reg_next(14) <= Delay55_reg(13);
  Delay55_reg_next(15) <= Delay55_reg(14);
  Delay55_reg_next(16) <= Delay55_reg(15);
  Delay55_reg_next(17) <= Delay55_reg(16);
  Delay55_reg_next(18) <= Delay55_reg(17);
  Delay55_reg_next(19) <= Delay55_reg(18);
  Delay55_reg_next(20) <= Delay55_reg(19);
  Delay55_reg_next(21) <= Delay55_reg(20);
  Delay55_reg_next(22) <= Delay55_reg(21);
  Delay55_reg_next(23) <= Delay55_reg(22);
  Delay55_reg_next(24) <= Delay55_reg(23);
  Delay55_reg_next(25) <= Delay55_reg(24);
  Delay55_reg_next(26) <= Delay55_reg(25);
  Delay55_reg_next(27) <= Delay55_reg(26);
  Delay55_reg_next(28) <= Delay55_reg(27);

  
  if_aExponent_cfType_Exponent_out1 <= if_aExponent_0_aMantissa_out1 WHEN Delay51_out1 = '0' ELSE
      Delay55_out1;

  Constant3_out1 <= to_unsigned(16#00#, 8);

  
  Switch6_out1_7 <= if_aExponent_cfType_Exponent_out1 WHEN Delay1_out1 = '0' ELSE
      Constant3_out1;

  Delay4_3_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay4_out1_3 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1_3 <= Switch6_out1_7;
      END IF;
    END IF;
  END PROCESS Delay4_3_process;


  
  Compare_To_Zero_out1 <= '1' WHEN Delay8_out1 = to_unsigned(16#00#, 8) ELSE
      '0';

  Logical_Operator_out1_33 <= BitSlice2_out1 OR Compare_To_Zero_out1;

  BitSlice3_out1 <= if_bitget_Mant_tmp_1_0_out1(22 DOWNTO 0);

  C_out1_6 <= to_unsigned(16#000000#, 23);

  
  if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 <= BitSlice3_out1 WHEN Logical_Operator_out1_33 = '0' ELSE
      C_out1_6;

  C5_out1_1 <= to_unsigned(16#000000#, 23);

  
  if_bExponent_0_bMantissa_1_out1 <= if_bitget_Mant_tmp_Mant_tmp_Wor_1_out1 WHEN Delay52_out1 = '0' ELSE
      C5_out1_1;

  C3_out1_1 <= to_unsigned(16#000000#, 23);

  C2_out1_1 <= to_unsigned(16#400000#, 23);

  
  if_bExponent_0_bMantissa_1_out1_1 <= C3_out1_1 WHEN Delay52_out1 = '0' ELSE
      C2_out1_1;

  
  if_aExponent_0_aMantissa_1_out1 <= if_bExponent_0_bMantissa_1_out1 WHEN Delay53_out1 = '0' ELSE
      if_bExponent_0_bMantissa_1_out1_1;

  Delay4_4_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay4_out1_4 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_out1_4 <= Switch_out1_1;
      END IF;
    END IF;
  END PROCESS Delay4_4_process;


  C2_out1_2 <= to_unsigned(16#000000#, 23);

  
  if_mant_b_0_1_out1 <= Delay4_out1_4 WHEN Delay59_out1 = '0' ELSE
      C2_out1_2;

  Delay58_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay58_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay58_out1 <= bExponent_cfType_Exponent_I_out1;
      END IF;
    END IF;
  END PROCESS Delay58_process;


  Delay2_2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay2_out1_2 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1_2 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay2_2_process;


  C_out1_7 <= to_unsigned(16#400000#, 23);

  
  if_exp_b_cfType_Exponent_Inf_out1 <= Delay2_out1_2 WHEN Delay58_out1 = '0' ELSE
      C_out1_7;

  
  if_exp_a_cfType_Exponent_Inf_1_out1 <= if_mant_b_0_1_out1 WHEN Delay57_out1 = '0' ELSE
      if_exp_b_cfType_Exponent_Inf_out1;

  Delay56_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay56_reg(0) <= to_unsigned(16#000000#, 23);
      Delay56_reg(1) <= to_unsigned(16#000000#, 23);
      Delay56_reg(2) <= to_unsigned(16#000000#, 23);
      Delay56_reg(3) <= to_unsigned(16#000000#, 23);
      Delay56_reg(4) <= to_unsigned(16#000000#, 23);
      Delay56_reg(5) <= to_unsigned(16#000000#, 23);
      Delay56_reg(6) <= to_unsigned(16#000000#, 23);
      Delay56_reg(7) <= to_unsigned(16#000000#, 23);
      Delay56_reg(8) <= to_unsigned(16#000000#, 23);
      Delay56_reg(9) <= to_unsigned(16#000000#, 23);
      Delay56_reg(10) <= to_unsigned(16#000000#, 23);
      Delay56_reg(11) <= to_unsigned(16#000000#, 23);
      Delay56_reg(12) <= to_unsigned(16#000000#, 23);
      Delay56_reg(13) <= to_unsigned(16#000000#, 23);
      Delay56_reg(14) <= to_unsigned(16#000000#, 23);
      Delay56_reg(15) <= to_unsigned(16#000000#, 23);
      Delay56_reg(16) <= to_unsigned(16#000000#, 23);
      Delay56_reg(17) <= to_unsigned(16#000000#, 23);
      Delay56_reg(18) <= to_unsigned(16#000000#, 23);
      Delay56_reg(19) <= to_unsigned(16#000000#, 23);
      Delay56_reg(20) <= to_unsigned(16#000000#, 23);
      Delay56_reg(21) <= to_unsigned(16#000000#, 23);
      Delay56_reg(22) <= to_unsigned(16#000000#, 23);
      Delay56_reg(23) <= to_unsigned(16#000000#, 23);
      Delay56_reg(24) <= to_unsigned(16#000000#, 23);
      Delay56_reg(25) <= to_unsigned(16#000000#, 23);
      Delay56_reg(26) <= to_unsigned(16#000000#, 23);
      Delay56_reg(27) <= to_unsigned(16#000000#, 23);
      Delay56_reg(28) <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay56_reg(0) <= Delay56_reg_next(0);
        Delay56_reg(1) <= Delay56_reg_next(1);
        Delay56_reg(2) <= Delay56_reg_next(2);
        Delay56_reg(3) <= Delay56_reg_next(3);
        Delay56_reg(4) <= Delay56_reg_next(4);
        Delay56_reg(5) <= Delay56_reg_next(5);
        Delay56_reg(6) <= Delay56_reg_next(6);
        Delay56_reg(7) <= Delay56_reg_next(7);
        Delay56_reg(8) <= Delay56_reg_next(8);
        Delay56_reg(9) <= Delay56_reg_next(9);
        Delay56_reg(10) <= Delay56_reg_next(10);
        Delay56_reg(11) <= Delay56_reg_next(11);
        Delay56_reg(12) <= Delay56_reg_next(12);
        Delay56_reg(13) <= Delay56_reg_next(13);
        Delay56_reg(14) <= Delay56_reg_next(14);
        Delay56_reg(15) <= Delay56_reg_next(15);
        Delay56_reg(16) <= Delay56_reg_next(16);
        Delay56_reg(17) <= Delay56_reg_next(17);
        Delay56_reg(18) <= Delay56_reg_next(18);
        Delay56_reg(19) <= Delay56_reg_next(19);
        Delay56_reg(20) <= Delay56_reg_next(20);
        Delay56_reg(21) <= Delay56_reg_next(21);
        Delay56_reg(22) <= Delay56_reg_next(22);
        Delay56_reg(23) <= Delay56_reg_next(23);
        Delay56_reg(24) <= Delay56_reg_next(24);
        Delay56_reg(25) <= Delay56_reg_next(25);
        Delay56_reg(26) <= Delay56_reg_next(26);
        Delay56_reg(27) <= Delay56_reg_next(27);
        Delay56_reg(28) <= Delay56_reg_next(28);
      END IF;
    END IF;
  END PROCESS Delay56_process;

  Delay56_out1 <= Delay56_reg(28);
  Delay56_reg_next(0) <= if_exp_a_cfType_Exponent_Inf_1_out1;
  Delay56_reg_next(1) <= Delay56_reg(0);
  Delay56_reg_next(2) <= Delay56_reg(1);
  Delay56_reg_next(3) <= Delay56_reg(2);
  Delay56_reg_next(4) <= Delay56_reg(3);
  Delay56_reg_next(5) <= Delay56_reg(4);
  Delay56_reg_next(6) <= Delay56_reg(5);
  Delay56_reg_next(7) <= Delay56_reg(6);
  Delay56_reg_next(8) <= Delay56_reg(7);
  Delay56_reg_next(9) <= Delay56_reg(8);
  Delay56_reg_next(10) <= Delay56_reg(9);
  Delay56_reg_next(11) <= Delay56_reg(10);
  Delay56_reg_next(12) <= Delay56_reg(11);
  Delay56_reg_next(13) <= Delay56_reg(12);
  Delay56_reg_next(14) <= Delay56_reg(13);
  Delay56_reg_next(15) <= Delay56_reg(14);
  Delay56_reg_next(16) <= Delay56_reg(15);
  Delay56_reg_next(17) <= Delay56_reg(16);
  Delay56_reg_next(18) <= Delay56_reg(17);
  Delay56_reg_next(19) <= Delay56_reg(18);
  Delay56_reg_next(20) <= Delay56_reg(19);
  Delay56_reg_next(21) <= Delay56_reg(20);
  Delay56_reg_next(22) <= Delay56_reg(21);
  Delay56_reg_next(23) <= Delay56_reg(22);
  Delay56_reg_next(24) <= Delay56_reg(23);
  Delay56_reg_next(25) <= Delay56_reg(24);
  Delay56_reg_next(26) <= Delay56_reg(25);
  Delay56_reg_next(27) <= Delay56_reg(26);
  Delay56_reg_next(28) <= Delay56_reg(27);

  
  if_aExponent_cfType_Exponent_1_out1 <= if_aExponent_0_aMantissa_1_out1 WHEN Delay51_out1 = '0' ELSE
      Delay56_out1;

  Constant2_out1 <= to_unsigned(16#000000#, 23);

  
  Switch5_out1 <= if_aExponent_cfType_Exponent_1_out1 WHEN Delay1_out1 = '0' ELSE
      Constant2_out1;

  Delay5_1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay5_out1_1 <= to_unsigned(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay5_out1_1 <= Switch5_out1;
      END IF;
    END IF;
  END PROCESS Delay5_1_process;


  -- Combine FP sign, exponent, mantissa into 32 bit word
  nfp_out_pack <= Delay3_out1_1 & Delay4_out1_3 & Delay5_out1_1;

  nfp_out <= std_logic_vector(nfp_out_pack);

END rtl;

