Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Jan 22 14:43:48 2018
| Host         : ocaepc07 running 64-bit Debian GNU/Linux 7.11 (wheezy)
| Command      : report_control_sets -verbose -file ring_top_control_sets_placed.rpt
| Design       : ring_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------+------------------+----------------+
|    Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------+------------------+----------------+
|  l2/g1/clk_delay   |               | rst_IBUF         |                1 |              1 |
|  l3/g1/clk_delay   |               | rst_IBUF         |                1 |              1 |
|  l1/g1/clk_delay   |               | rst_IBUF         |                1 |              1 |
|  l2/g1/clk_delay   |               |                  |                1 |              3 |
|  clk_out_OBUF_BUFG |               |                  |                3 |              3 |
| ~clk_out_OBUF_BUFG |               |                  |                3 |              3 |
|  l3/g1/clk_delay   |               |                  |                1 |              3 |
|  l1/g1/clk_delay   |               |                  |                1 |              3 |
+--------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 3      |                     5 |
+--------+-----------------------+


