Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 10:37:49
gem5 executing on b2927966adac, pid 42
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/basicProblemExplore/build/SetOperation -o 'file SetOperation/10000_o_5000.bin scalar 5 simd 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
Load a: 9999
Load b: 9999
Result match
Result match
Result match
Result match
[   Union Scalar]	mean =   1.32e+05(ns)	sd =   2.02e+02(ns)	nsample =     5
[     Union SIMD]	mean =   6.73e+04(ns)	sd =   4.69e+02(ns)	nsample =     5
[Intersect Scalar]	mean =   1.31e+05(ns)	sd =   9.54e+02(ns)	nsample =     5
[ Intersect SIMD]	mean =   5.41e+04(ns)	sd =   6.55e+01(ns)	nsample =     5
[     XOR Scalar]	mean =   1.30e+05(ns)	sd =   4.68e+02(ns)	nsample =     5
[       XOR SIMD]	mean =   5.90e+04(ns)	sd =   6.27e+02(ns)	nsample =     5
[    Diff Scalar]	mean =   1.29e+05(ns)	sd =   2.36e+02(ns)	nsample =     5
[      Diff SIMD]	mean =   5.57e+04(ns)	sd =   5.01e+01(ns)	nsample =     5
Exiting @ tick 4727228000 because exiting with last active thread context
