#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000177bc8b2900 .scope module, "top_module" "top_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "anyedge";
v00000177bc8b2e70_0 .var "anyedge", 7 0;
o00000177bc8e6aa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000177bc8b3200_0 .net "clk", 0 0, o00000177bc8e6aa8;  0 drivers
o00000177bc8e6ad8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000177bc8b2a90_0 .net "in", 7 0, o00000177bc8e6ad8;  0 drivers
v00000177bc8b2b30_0 .var "q1", 7 0;
E_00000177bc8e4ec0 .event posedge, v00000177bc8b3200_0;
    .scope S_00000177bc8b2900;
T_0 ;
    %wait E_00000177bc8e4ec0;
    %load/vec4 v00000177bc8b2a90_0;
    %assign/vec4 v00000177bc8b2b30_0, 0;
    %load/vec4 v00000177bc8b2a90_0;
    %load/vec4 v00000177bc8b2b30_0;
    %xor;
    %assign/vec4 v00000177bc8b2e70_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "edgedetect2.v";
