Loading plugins phase: Elapsed time ==> 0s.387ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -d CY8C5888LTI-LP097 -s E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.439ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.090ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
======================================================================

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
======================================================================

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jun 14 16:43:03 2018


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   vpp
Options  :    -yv2 -q10 FreeRTOS_Demo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jun 14 16:43:03 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FreeRTOS_Demo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jun 14 16:43:04 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jun 14 16:43:05 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_214
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWM_M1:PWMUDB:km_run\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M1:PWMUDB:capt_rising\
	\PWM_M1:PWMUDB:capt_falling\
	\PWM_M1:PWMUDB:trig_rise\
	\PWM_M1:PWMUDB:trig_fall\
	\PWM_M1:PWMUDB:sc_kill\
	\PWM_M1:PWMUDB:min_kill\
	\PWM_M1:PWMUDB:km_tc\
	\PWM_M1:PWMUDB:db_tc\
	\PWM_M1:PWMUDB:dith_sel\
	\PWM_M1:PWMUDB:compare2\
	\PWM_M1:Net_101\
	Net_695
	Net_696
	\PWM_M1:PWMUDB:MODULE_6:b_31\
	\PWM_M1:PWMUDB:MODULE_6:b_30\
	\PWM_M1:PWMUDB:MODULE_6:b_29\
	\PWM_M1:PWMUDB:MODULE_6:b_28\
	\PWM_M1:PWMUDB:MODULE_6:b_27\
	\PWM_M1:PWMUDB:MODULE_6:b_26\
	\PWM_M1:PWMUDB:MODULE_6:b_25\
	\PWM_M1:PWMUDB:MODULE_6:b_24\
	\PWM_M1:PWMUDB:MODULE_6:b_23\
	\PWM_M1:PWMUDB:MODULE_6:b_22\
	\PWM_M1:PWMUDB:MODULE_6:b_21\
	\PWM_M1:PWMUDB:MODULE_6:b_20\
	\PWM_M1:PWMUDB:MODULE_6:b_19\
	\PWM_M1:PWMUDB:MODULE_6:b_18\
	\PWM_M1:PWMUDB:MODULE_6:b_17\
	\PWM_M1:PWMUDB:MODULE_6:b_16\
	\PWM_M1:PWMUDB:MODULE_6:b_15\
	\PWM_M1:PWMUDB:MODULE_6:b_14\
	\PWM_M1:PWMUDB:MODULE_6:b_13\
	\PWM_M1:PWMUDB:MODULE_6:b_12\
	\PWM_M1:PWMUDB:MODULE_6:b_11\
	\PWM_M1:PWMUDB:MODULE_6:b_10\
	\PWM_M1:PWMUDB:MODULE_6:b_9\
	\PWM_M1:PWMUDB:MODULE_6:b_8\
	\PWM_M1:PWMUDB:MODULE_6:b_7\
	\PWM_M1:PWMUDB:MODULE_6:b_6\
	\PWM_M1:PWMUDB:MODULE_6:b_5\
	\PWM_M1:PWMUDB:MODULE_6:b_4\
	\PWM_M1:PWMUDB:MODULE_6:b_3\
	\PWM_M1:PWMUDB:MODULE_6:b_2\
	\PWM_M1:PWMUDB:MODULE_6:b_1\
	\PWM_M1:PWMUDB:MODULE_6:b_0\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_697
	Net_694
	\PWM_M1:Net_113\
	\PWM_M1:Net_107\
	\PWM_M1:Net_114\
	\PWM_M2:PWMUDB:km_run\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M2:PWMUDB:capt_rising\
	\PWM_M2:PWMUDB:capt_falling\
	\PWM_M2:PWMUDB:trig_rise\
	\PWM_M2:PWMUDB:trig_fall\
	\PWM_M2:PWMUDB:sc_kill\
	\PWM_M2:PWMUDB:min_kill\
	\PWM_M2:PWMUDB:km_tc\
	\PWM_M2:PWMUDB:db_tc\
	\PWM_M2:PWMUDB:dith_sel\
	\PWM_M2:PWMUDB:compare2\
	\PWM_M2:Net_101\
	Net_707
	Net_708
	\PWM_M2:PWMUDB:MODULE_7:b_31\
	\PWM_M2:PWMUDB:MODULE_7:b_30\
	\PWM_M2:PWMUDB:MODULE_7:b_29\
	\PWM_M2:PWMUDB:MODULE_7:b_28\
	\PWM_M2:PWMUDB:MODULE_7:b_27\
	\PWM_M2:PWMUDB:MODULE_7:b_26\
	\PWM_M2:PWMUDB:MODULE_7:b_25\
	\PWM_M2:PWMUDB:MODULE_7:b_24\
	\PWM_M2:PWMUDB:MODULE_7:b_23\
	\PWM_M2:PWMUDB:MODULE_7:b_22\
	\PWM_M2:PWMUDB:MODULE_7:b_21\
	\PWM_M2:PWMUDB:MODULE_7:b_20\
	\PWM_M2:PWMUDB:MODULE_7:b_19\
	\PWM_M2:PWMUDB:MODULE_7:b_18\
	\PWM_M2:PWMUDB:MODULE_7:b_17\
	\PWM_M2:PWMUDB:MODULE_7:b_16\
	\PWM_M2:PWMUDB:MODULE_7:b_15\
	\PWM_M2:PWMUDB:MODULE_7:b_14\
	\PWM_M2:PWMUDB:MODULE_7:b_13\
	\PWM_M2:PWMUDB:MODULE_7:b_12\
	\PWM_M2:PWMUDB:MODULE_7:b_11\
	\PWM_M2:PWMUDB:MODULE_7:b_10\
	\PWM_M2:PWMUDB:MODULE_7:b_9\
	\PWM_M2:PWMUDB:MODULE_7:b_8\
	\PWM_M2:PWMUDB:MODULE_7:b_7\
	\PWM_M2:PWMUDB:MODULE_7:b_6\
	\PWM_M2:PWMUDB:MODULE_7:b_5\
	\PWM_M2:PWMUDB:MODULE_7:b_4\
	\PWM_M2:PWMUDB:MODULE_7:b_3\
	\PWM_M2:PWMUDB:MODULE_7:b_2\
	\PWM_M2:PWMUDB:MODULE_7:b_1\
	\PWM_M2:PWMUDB:MODULE_7:b_0\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_709
	Net_706
	\PWM_M2:Net_113\
	\PWM_M2:Net_107\
	\PWM_M2:Net_114\
	\M1QuadDec:Net_1129\
	\M1QuadDec:Cnt16:Net_82\
	\M1QuadDec:Cnt16:Net_95\
	\M1QuadDec:Cnt16:Net_91\
	\M1QuadDec:Cnt16:Net_102\
	\M1QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\M1QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\M1QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\M2QuadDec:Net_1129\
	\M2QuadDec:Cnt16:Net_82\
	\M2QuadDec:Cnt16:Net_95\
	\M2QuadDec:Cnt16:Net_91\
	\M2QuadDec:Cnt16:Net_102\
	\M2QuadDec:Cnt16:CounterUDB:ctrl_cmod_2\
	\M2QuadDec:Cnt16:CounterUDB:ctrl_cmod_1\
	\M2QuadDec:Cnt16:CounterUDB:ctrl_cmod_0\
	\Timer_1:Net_260\
	Net_744
	Net_749
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_748
	\Timer_1:Net_102\
	\Timer_1:Net_266\

    Synthesized names
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 322 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:tx_hd_send_break\ to Net_170
Aliasing \UART_1:BUART:HalfDuplexSend\ to Net_170
Aliasing \UART_1:BUART:FinalParityType_1\ to Net_170
Aliasing \UART_1:BUART:FinalParityType_0\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_2\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_1\ to Net_170
Aliasing \UART_1:BUART:FinalAddrMode_0\ to Net_170
Aliasing \UART_1:BUART:tx_ctrl_mark\ to Net_170
Aliasing zero to Net_170
Aliasing \UART_1:BUART:tx_status_6\ to Net_170
Aliasing \UART_1:BUART:tx_status_5\ to Net_170
Aliasing \UART_1:BUART:tx_status_4\ to Net_170
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to Net_170
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_170
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_170
Aliasing \UART_1:BUART:rx_status_1\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_170
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \PWM_M1:PWMUDB:hwCapture\ to Net_170
Aliasing \PWM_M1:PWMUDB:trig_out\ to one
Aliasing \PWM_M1:PWMUDB:runmode_enable\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:runmode_enable\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:final_kill\ to one
Aliasing \PWM_M1:PWMUDB:dith_count_1\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:dith_count_1\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:dith_count_0\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:dith_count_0\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:reset\ to Net_170
Aliasing \PWM_M1:PWMUDB:status_6\ to Net_170
Aliasing \PWM_M1:PWMUDB:status_4\ to Net_170
Aliasing \PWM_M1:PWMUDB:cmp2\ to Net_170
Aliasing \PWM_M1:PWMUDB:cmp1_status_reg\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:cmp1_status_reg\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:cmp2_status_reg\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:cmp2_status_reg\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\R\ to Net_170
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\S\ to Net_170
Aliasing \PWM_M1:PWMUDB:cs_addr_0\ to Net_170
Aliasing \PWM_M1:PWMUDB:pwm1_i\ to Net_170
Aliasing \PWM_M1:PWMUDB:pwm2_i\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_23\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_22\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_21\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_20\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_19\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_18\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_17\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_16\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_15\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_14\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_13\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_12\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_11\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_10\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_9\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_8\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_7\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_6\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_5\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_4\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_3\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_2\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__M1_FWD_net_0 to one
Aliasing tmpOE__M1_BWD_net_0 to one
Aliasing \PWM_M2:PWMUDB:hwCapture\ to Net_170
Aliasing \PWM_M2:PWMUDB:trig_out\ to one
Aliasing \PWM_M2:PWMUDB:runmode_enable\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:runmode_enable\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:final_kill\ to one
Aliasing \PWM_M2:PWMUDB:dith_count_1\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:dith_count_1\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:dith_count_0\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:dith_count_0\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:reset\ to Net_170
Aliasing \PWM_M2:PWMUDB:status_6\ to Net_170
Aliasing \PWM_M2:PWMUDB:status_4\ to Net_170
Aliasing \PWM_M2:PWMUDB:cmp2\ to Net_170
Aliasing \PWM_M2:PWMUDB:cmp1_status_reg\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:cmp1_status_reg\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:cmp2_status_reg\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:cmp2_status_reg\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\R\ to Net_170
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\S\ to Net_170
Aliasing \PWM_M2:PWMUDB:cs_addr_0\ to Net_170
Aliasing \PWM_M2:PWMUDB:pwm1_i\ to Net_170
Aliasing \PWM_M2:PWMUDB:pwm2_i\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_23\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_22\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_21\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_20\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_19\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_18\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_17\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_16\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_15\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_14\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_13\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_12\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_11\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_10\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_9\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_8\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_7\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_6\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_5\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_4\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_3\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_2\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__M2_FWD_net_0 to one
Aliasing tmpOE__M2_BWD_net_0 to one
Aliasing tmpOE__PWM_Out_1_net_0 to one
Aliasing tmpOE__PWM_Out_2_net_0 to one
Aliasing tmpOE__Standby_net_0 to one
Aliasing \M1QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_170
Aliasing \M1QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_170
Aliasing \M1QuadDec:Cnt16:CounterUDB:capt_rising\ to Net_170
Aliasing \M1QuadDec:Cnt16:CounterUDB:underflow\ to \M1QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \M1QuadDec:Cnt16:CounterUDB:tc_i\ to \M1QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \M1QuadDec:bQuadDec:status_4\ to Net_170
Aliasing \M1QuadDec:bQuadDec:status_5\ to Net_170
Aliasing \M1QuadDec:bQuadDec:status_6\ to Net_170
Aliasing \M1QuadDec:Net_1229\ to one
Aliasing tmpOE__M1_Phase1_net_0 to one
Aliasing tmpOE__M1_Phase2_net_0 to one
Aliasing \M2QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_170
Aliasing \M2QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_170
Aliasing \M2QuadDec:Cnt16:CounterUDB:capt_rising\ to Net_170
Aliasing \M2QuadDec:Cnt16:CounterUDB:underflow\ to \M2QuadDec:Cnt16:CounterUDB:status_1\
Aliasing \M2QuadDec:Cnt16:CounterUDB:tc_i\ to \M2QuadDec:Cnt16:CounterUDB:reload_tc\
Aliasing \M2QuadDec:bQuadDec:status_4\ to Net_170
Aliasing \M2QuadDec:bQuadDec:status_5\ to Net_170
Aliasing \M2QuadDec:bQuadDec:status_6\ to Net_170
Aliasing \M2QuadDec:Net_1229\ to one
Aliasing tmpOE__M2_Phase1_net_0 to one
Aliasing tmpOE__M2_Phase2_net_0 to one
Aliasing Net_12 to Net_170
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to Net_170
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to Net_170
Aliasing \Timer_1:TimerUDB:status_5\ to Net_170
Aliasing \Timer_1:TimerUDB:status_4\ to Net_170
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \UART_1:BUART:rx_break_status\\D\ to Net_170
Aliasing \PWM_M1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_M1:PWMUDB:prevCapture\\D\ to Net_170
Aliasing \PWM_M1:PWMUDB:trig_last\\D\ to Net_170
Aliasing \PWM_M1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_M1:PWMUDB:prevCompare1\\D\ to \PWM_M1:PWMUDB:pwm_temp\
Aliasing \PWM_M1:PWMUDB:tc_i_reg\\D\ to \PWM_M1:PWMUDB:status_2\
Aliasing \PWM_M2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_M2:PWMUDB:prevCapture\\D\ to Net_170
Aliasing \PWM_M2:PWMUDB:trig_last\\D\ to Net_170
Aliasing \PWM_M2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_M2:PWMUDB:prevCompare1\\D\ to \PWM_M2:PWMUDB:pwm_temp\
Aliasing \PWM_M2:PWMUDB:tc_i_reg\\D\ to \PWM_M2:PWMUDB:status_2\
Aliasing \M1QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to Net_170
Aliasing \M1QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \M1QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \M2QuadDec:Cnt16:CounterUDB:prevCapture\\D\ to Net_170
Aliasing \M2QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \M2QuadDec:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to Net_170
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[8] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[9] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[10] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[11] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[12] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[13] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[14] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[15] = Net_170[7]
Removing Rhs of wire Net_29[20] = \UART_1:BUART:tx_interrupt_out\[21]
Removing Rhs of wire Net_30[22] = \UART_1:BUART:rx_interrupt_out\[23]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[27] = \UART_1:BUART:tx_bitclk_dp\[64]
Removing Lhs of wire zero[28] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[74] = \UART_1:BUART:tx_counter_dp\[65]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[75] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[76] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[77] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[79] = \UART_1:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[81] = \UART_1:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[141] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[149] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[161]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[153] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[191]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[154] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[155]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[155] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[156] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[157] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[165] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[166] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[167] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[168] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[169] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[170] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[171] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[172] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[173] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[174] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[179] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[180] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[181] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[182] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[183] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[184] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[185] = \UART_1:BUART:pollcount_1\[147]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[186] = \UART_1:BUART:pollcount_0\[150]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[187] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[188] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[195] = Net_170[7]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[196] = \UART_1:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[198] = \UART_1:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[209] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[258]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[213] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[280]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[214] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[215] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[216] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[217] = \UART_1:BUART:sRX:MODIN4_6\[218]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[218] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[219] = \UART_1:BUART:sRX:MODIN4_5\[220]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[220] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[221] = \UART_1:BUART:sRX:MODIN4_4\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[222] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[223] = \UART_1:BUART:sRX:MODIN4_3\[224]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[224] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[225] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[226] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[227] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[228] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[230] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[231] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[232] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[233] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[234] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[235] = \UART_1:BUART:rx_count_6\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[236] = \UART_1:BUART:rx_count_5\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[237] = \UART_1:BUART:rx_count_4\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[238] = \UART_1:BUART:rx_count_3\[139]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[239] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[240] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[241] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[242] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[244] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[245] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[260] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[261] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[262] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[263] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[264] = \UART_1:BUART:rx_postpoll\[95]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[265] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[267] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[268] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[269] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__Rx_1_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[296] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:ctrl_enable\[317] = \PWM_M1:PWMUDB:control_7\[309]
Removing Lhs of wire \PWM_M1:PWMUDB:hwCapture\[327] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:hwEnable\[328] = \PWM_M1:PWMUDB:control_7\[309]
Removing Lhs of wire \PWM_M1:PWMUDB:trig_out\[332] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\R\[334] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\S\[335] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:final_enable\[336] = \PWM_M1:PWMUDB:runmode_enable\[333]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\R\[340] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\S\[341] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\R\[342] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\S\[343] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill\[346] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_1\[350] = \PWM_M1:PWMUDB:MODULE_6:g2:a0:s_1\[638]
Removing Lhs of wire \PWM_M1:PWMUDB:add_vi_vv_MODGEN_6_0\[352] = \PWM_M1:PWMUDB:MODULE_6:g2:a0:s_0\[639]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_1\\R\[353] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_1\\S\[354] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_0\\R\[355] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:dith_count_0\\S\[356] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:reset\[359] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:status_6\[360] = Net_170[7]
Removing Rhs of wire \PWM_M1:PWMUDB:status_5\[361] = \PWM_M1:PWMUDB:final_kill_reg\[375]
Removing Lhs of wire \PWM_M1:PWMUDB:status_4\[362] = Net_170[7]
Removing Rhs of wire \PWM_M1:PWMUDB:status_3\[363] = \PWM_M1:PWMUDB:fifo_full\[382]
Removing Rhs of wire \PWM_M1:PWMUDB:status_1\[365] = \PWM_M1:PWMUDB:cmp2_status_reg\[374]
Removing Rhs of wire \PWM_M1:PWMUDB:status_0\[366] = \PWM_M1:PWMUDB:cmp1_status_reg\[373]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status\[371] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2\[372] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\R\[376] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\S\[377] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\R\[378] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\S\[379] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\R\[380] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\S\[381] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_2\[383] = \PWM_M1:PWMUDB:tc_i\[338]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_1\[384] = \PWM_M1:PWMUDB:runmode_enable\[333]
Removing Lhs of wire \PWM_M1:PWMUDB:cs_addr_0\[385] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:compare1\[466] = \PWM_M1:PWMUDB:cmp1_less\[437]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm1_i\[471] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm2_i\[473] = Net_170[7]
Removing Rhs of wire \PWM_M1:Net_96\[476] = \PWM_M1:PWMUDB:pwm_i_reg\[468]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm_temp\[479] = \PWM_M1:PWMUDB:cmp1\[369]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_23\[520] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_22\[521] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_21\[522] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_20\[523] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_19\[524] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_18\[525] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_17\[526] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_16\[527] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_15\[528] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_14\[529] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_13\[530] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_12\[531] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_11\[532] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_10\[533] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_9\[534] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_8\[535] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_7\[536] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_6\[537] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_5\[538] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_4\[539] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_3\[540] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_2\[541] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_1\[542] = \PWM_M1:PWMUDB:MODIN5_1\[543]
Removing Lhs of wire \PWM_M1:PWMUDB:MODIN5_1\[543] = \PWM_M1:PWMUDB:dith_count_1\[349]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:a_0\[544] = \PWM_M1:PWMUDB:MODIN5_0\[545]
Removing Lhs of wire \PWM_M1:PWMUDB:MODIN5_0\[545] = \PWM_M1:PWMUDB:dith_count_0\[351]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[677] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[678] = one[4]
Removing Rhs of wire Net_654[679] = \PWM_M1:Net_96\[476]
Removing Lhs of wire tmpOE__M1_FWD_net_0[687] = one[4]
Removing Lhs of wire tmpOE__M1_BWD_net_0[693] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:ctrl_enable\[711] = \PWM_M2:PWMUDB:control_7\[703]
Removing Lhs of wire \PWM_M2:PWMUDB:hwCapture\[721] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:hwEnable\[722] = \PWM_M2:PWMUDB:control_7\[703]
Removing Lhs of wire \PWM_M2:PWMUDB:trig_out\[726] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\R\[728] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\S\[729] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:final_enable\[730] = \PWM_M2:PWMUDB:runmode_enable\[727]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\R\[734] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\S\[735] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\R\[736] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\S\[737] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill\[740] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_1\[744] = \PWM_M2:PWMUDB:MODULE_7:g2:a0:s_1\[1032]
Removing Lhs of wire \PWM_M2:PWMUDB:add_vi_vv_MODGEN_7_0\[746] = \PWM_M2:PWMUDB:MODULE_7:g2:a0:s_0\[1033]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_1\\R\[747] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_1\\S\[748] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_0\\R\[749] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:dith_count_0\\S\[750] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:reset\[753] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:status_6\[754] = Net_170[7]
Removing Rhs of wire \PWM_M2:PWMUDB:status_5\[755] = \PWM_M2:PWMUDB:final_kill_reg\[769]
Removing Lhs of wire \PWM_M2:PWMUDB:status_4\[756] = Net_170[7]
Removing Rhs of wire \PWM_M2:PWMUDB:status_3\[757] = \PWM_M2:PWMUDB:fifo_full\[776]
Removing Rhs of wire \PWM_M2:PWMUDB:status_1\[759] = \PWM_M2:PWMUDB:cmp2_status_reg\[768]
Removing Rhs of wire \PWM_M2:PWMUDB:status_0\[760] = \PWM_M2:PWMUDB:cmp1_status_reg\[767]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status\[765] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2\[766] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\R\[770] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\S\[771] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\R\[772] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\S\[773] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\R\[774] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\S\[775] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_2\[777] = \PWM_M2:PWMUDB:tc_i\[732]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_1\[778] = \PWM_M2:PWMUDB:runmode_enable\[727]
Removing Lhs of wire \PWM_M2:PWMUDB:cs_addr_0\[779] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:compare1\[860] = \PWM_M2:PWMUDB:cmp1_less\[831]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm1_i\[865] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm2_i\[867] = Net_170[7]
Removing Rhs of wire \PWM_M2:Net_96\[870] = \PWM_M2:PWMUDB:pwm_i_reg\[862]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm_temp\[873] = \PWM_M2:PWMUDB:cmp1\[763]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_23\[914] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_22\[915] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_21\[916] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_20\[917] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_19\[918] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_18\[919] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_17\[920] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_16\[921] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_15\[922] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_14\[923] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_13\[924] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_12\[925] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_11\[926] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_10\[927] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_9\[928] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_8\[929] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_7\[930] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_6\[931] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_5\[932] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_4\[933] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_3\[934] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_2\[935] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_1\[936] = \PWM_M2:PWMUDB:MODIN6_1\[937]
Removing Lhs of wire \PWM_M2:PWMUDB:MODIN6_1\[937] = \PWM_M2:PWMUDB:dith_count_1\[743]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:a_0\[938] = \PWM_M2:PWMUDB:MODIN6_0\[939]
Removing Lhs of wire \PWM_M2:PWMUDB:MODIN6_0\[939] = \PWM_M2:PWMUDB:dith_count_0\[745]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1071] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1072] = one[4]
Removing Rhs of wire Net_135[1073] = \PWM_M2:Net_96\[870]
Removing Lhs of wire tmpOE__M2_FWD_net_0[1080] = one[4]
Removing Lhs of wire tmpOE__M2_BWD_net_0[1086] = one[4]
Removing Lhs of wire tmpOE__PWM_Out_1_net_0[1092] = one[4]
Removing Lhs of wire tmpOE__PWM_Out_2_net_0[1098] = one[4]
Removing Lhs of wire tmpOE__Standby_net_0[1104] = one[4]
Removing Rhs of wire \M1QuadDec:Net_1275\[1113] = \M1QuadDec:Cnt16:Net_49\[1114]
Removing Rhs of wire \M1QuadDec:Net_1275\[1113] = \M1QuadDec:Cnt16:CounterUDB:tc_reg_i\[1171]
Removing Lhs of wire \M1QuadDec:Cnt16:Net_89\[1116] = \M1QuadDec:Net_1251\[1117]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[1127] = Net_170[7]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[1128] = Net_170[7]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:ctrl_enable\[1140] = \M1QuadDec:Cnt16:CounterUDB:control_7\[1132]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:capt_rising\[1142] = Net_170[7]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:capt_falling\[1143] = \M1QuadDec:Cnt16:CounterUDB:prevCapture\[1141]
Removing Rhs of wire \M1QuadDec:Net_1260\[1147] = \M1QuadDec:bQuadDec:state_2\[1285]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:final_enable\[1149] = \M1QuadDec:Cnt16:CounterUDB:control_7\[1132]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:counter_enable\[1150] = \M1QuadDec:Cnt16:CounterUDB:control_7\[1132]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:status_0\[1151] = \M1QuadDec:Cnt16:CounterUDB:cmp_out_status\[1152]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:status_1\[1153] = \M1QuadDec:Cnt16:CounterUDB:per_zero\[1154]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:status_2\[1155] = \M1QuadDec:Cnt16:CounterUDB:overflow_status\[1156]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:status_3\[1157] = \M1QuadDec:Cnt16:CounterUDB:underflow_status\[1158]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:status_4\[1159] = \M1QuadDec:Cnt16:CounterUDB:hwCapture\[1145]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:status_5\[1160] = \M1QuadDec:Cnt16:CounterUDB:fifo_full\[1161]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:status_6\[1162] = \M1QuadDec:Cnt16:CounterUDB:fifo_nempty\[1163]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:overflow\[1165] = \M1QuadDec:Cnt16:CounterUDB:per_FF\[1166]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:underflow\[1167] = \M1QuadDec:Cnt16:CounterUDB:status_1\[1153]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:tc_i\[1170] = \M1QuadDec:Cnt16:CounterUDB:reload_tc\[1148]
Removing Rhs of wire \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\[1172] = \M1QuadDec:Cnt16:CounterUDB:cmp_equal\[1173]
Removing Rhs of wire \M1QuadDec:Net_1264\[1176] = \M1QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[1175]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:dp_dir\[1180] = \M1QuadDec:Net_1251\[1117]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:cs_addr_2\[1181] = \M1QuadDec:Net_1251\[1117]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:cs_addr_1\[1182] = \M1QuadDec:Cnt16:CounterUDB:count_enable\[1179]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:cs_addr_0\[1183] = \M1QuadDec:Cnt16:CounterUDB:reload\[1146]
Removing Lhs of wire \M1QuadDec:Net_1290\[1260] = \M1QuadDec:Net_1275\[1113]
Removing Lhs of wire \M1QuadDec:bQuadDec:index_filt\[1283] = \M1QuadDec:Net_1232\[1284]
Removing Lhs of wire \M1QuadDec:Net_1232\[1284] = one[4]
Removing Rhs of wire \M1QuadDec:bQuadDec:error\[1286] = \M1QuadDec:bQuadDec:state_3\[1287]
Removing Lhs of wire \M1QuadDec:bQuadDec:status_0\[1290] = \M1QuadDec:Net_530\[1291]
Removing Lhs of wire \M1QuadDec:bQuadDec:status_1\[1292] = \M1QuadDec:Net_611\[1293]
Removing Lhs of wire \M1QuadDec:bQuadDec:status_2\[1294] = \M1QuadDec:Net_1260\[1147]
Removing Lhs of wire \M1QuadDec:bQuadDec:status_3\[1295] = \M1QuadDec:bQuadDec:error\[1286]
Removing Lhs of wire \M1QuadDec:bQuadDec:status_4\[1296] = Net_170[7]
Removing Lhs of wire \M1QuadDec:bQuadDec:status_5\[1297] = Net_170[7]
Removing Lhs of wire \M1QuadDec:bQuadDec:status_6\[1298] = Net_170[7]
Removing Lhs of wire \M1QuadDec:Net_1229\[1302] = one[4]
Removing Lhs of wire \M1QuadDec:Net_1272\[1303] = \M1QuadDec:Net_1264\[1176]
Removing Lhs of wire tmpOE__M1_Phase1_net_0[1306] = one[4]
Removing Lhs of wire tmpOE__M1_Phase2_net_0[1311] = one[4]
Removing Rhs of wire \M2QuadDec:Net_1275\[1320] = \M2QuadDec:Cnt16:Net_49\[1321]
Removing Rhs of wire \M2QuadDec:Net_1275\[1320] = \M2QuadDec:Cnt16:CounterUDB:tc_reg_i\[1377]
Removing Lhs of wire \M2QuadDec:Cnt16:Net_89\[1323] = \M2QuadDec:Net_1251\[1324]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:ctrl_capmode_1\[1333] = Net_170[7]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:ctrl_capmode_0\[1334] = Net_170[7]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:ctrl_enable\[1346] = \M2QuadDec:Cnt16:CounterUDB:control_7\[1338]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:capt_rising\[1348] = Net_170[7]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:capt_falling\[1349] = \M2QuadDec:Cnt16:CounterUDB:prevCapture\[1347]
Removing Rhs of wire \M2QuadDec:Net_1260\[1353] = \M2QuadDec:bQuadDec:state_2\[1491]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:final_enable\[1355] = \M2QuadDec:Cnt16:CounterUDB:control_7\[1338]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:counter_enable\[1356] = \M2QuadDec:Cnt16:CounterUDB:control_7\[1338]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:status_0\[1357] = \M2QuadDec:Cnt16:CounterUDB:cmp_out_status\[1358]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:status_1\[1359] = \M2QuadDec:Cnt16:CounterUDB:per_zero\[1360]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:status_2\[1361] = \M2QuadDec:Cnt16:CounterUDB:overflow_status\[1362]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:status_3\[1363] = \M2QuadDec:Cnt16:CounterUDB:underflow_status\[1364]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:status_4\[1365] = \M2QuadDec:Cnt16:CounterUDB:hwCapture\[1351]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:status_5\[1366] = \M2QuadDec:Cnt16:CounterUDB:fifo_full\[1367]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:status_6\[1368] = \M2QuadDec:Cnt16:CounterUDB:fifo_nempty\[1369]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:overflow\[1371] = \M2QuadDec:Cnt16:CounterUDB:per_FF\[1372]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:underflow\[1373] = \M2QuadDec:Cnt16:CounterUDB:status_1\[1359]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:tc_i\[1376] = \M2QuadDec:Cnt16:CounterUDB:reload_tc\[1354]
Removing Rhs of wire \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\[1378] = \M2QuadDec:Cnt16:CounterUDB:cmp_equal\[1379]
Removing Rhs of wire \M2QuadDec:Net_1264\[1382] = \M2QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\[1381]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:dp_dir\[1386] = \M2QuadDec:Net_1251\[1324]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:cs_addr_2\[1387] = \M2QuadDec:Net_1251\[1324]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:cs_addr_1\[1388] = \M2QuadDec:Cnt16:CounterUDB:count_enable\[1385]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:cs_addr_0\[1389] = \M2QuadDec:Cnt16:CounterUDB:reload\[1352]
Removing Lhs of wire \M2QuadDec:Net_1290\[1466] = \M2QuadDec:Net_1275\[1320]
Removing Lhs of wire \M2QuadDec:bQuadDec:index_filt\[1489] = \M2QuadDec:Net_1232\[1490]
Removing Lhs of wire \M2QuadDec:Net_1232\[1490] = one[4]
Removing Rhs of wire \M2QuadDec:bQuadDec:error\[1492] = \M2QuadDec:bQuadDec:state_3\[1493]
Removing Lhs of wire \M2QuadDec:bQuadDec:status_0\[1496] = \M2QuadDec:Net_530\[1497]
Removing Lhs of wire \M2QuadDec:bQuadDec:status_1\[1498] = \M2QuadDec:Net_611\[1499]
Removing Lhs of wire \M2QuadDec:bQuadDec:status_2\[1500] = \M2QuadDec:Net_1260\[1353]
Removing Lhs of wire \M2QuadDec:bQuadDec:status_3\[1501] = \M2QuadDec:bQuadDec:error\[1492]
Removing Lhs of wire \M2QuadDec:bQuadDec:status_4\[1502] = Net_170[7]
Removing Lhs of wire \M2QuadDec:bQuadDec:status_5\[1503] = Net_170[7]
Removing Lhs of wire \M2QuadDec:bQuadDec:status_6\[1504] = Net_170[7]
Removing Lhs of wire \M2QuadDec:Net_1229\[1508] = one[4]
Removing Lhs of wire \M2QuadDec:Net_1272\[1509] = \M2QuadDec:Net_1264\[1382]
Removing Lhs of wire tmpOE__M2_Phase1_net_0[1512] = one[4]
Removing Lhs of wire tmpOE__M2_Phase2_net_0[1517] = one[4]
Removing Lhs of wire Net_12[1521] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[1540] = \Timer_1:TimerUDB:control_7\[1532]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[1542] = Net_170[7]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[1551] = \Timer_1:TimerUDB:runmode_enable\[1563]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[1552] = \Timer_1:TimerUDB:hwEnable\[1553]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[1552] = \Timer_1:TimerUDB:control_7\[1532]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[1555] = one[4]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[1557] = \Timer_1:TimerUDB:status_tc\[1554]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[1562] = \Timer_1:TimerUDB:capt_fifo_load\[1550]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[1565] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[1566] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[1567] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[1568] = \Timer_1:TimerUDB:status_tc\[1554]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[1569] = \Timer_1:TimerUDB:capt_fifo_load\[1550]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[1570] = \Timer_1:TimerUDB:fifo_full\[1571]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[1572] = \Timer_1:TimerUDB:fifo_nempty\[1573]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[1575] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[1576] = \Timer_1:TimerUDB:trig_reg\[1564]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[1577] = \Timer_1:TimerUDB:per_zero\[1556]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1754] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1769] = \UART_1:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1778] = \UART_1:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1779] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:min_kill_reg\\D\[1783] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:prevCapture\\D\[1784] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:trig_last\\D\[1785] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:ltch_kill_reg\\D\[1788] = one[4]
Removing Lhs of wire \PWM_M1:PWMUDB:prevCompare1\\D\[1791] = \PWM_M1:PWMUDB:cmp1\[369]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp1_status_reg\\D\[1792] = \PWM_M1:PWMUDB:cmp1_status\[370]
Removing Lhs of wire \PWM_M1:PWMUDB:cmp2_status_reg\\D\[1793] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm_i_reg\\D\[1795] = \PWM_M1:PWMUDB:pwm_i\[469]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm1_i_reg\\D\[1796] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:pwm2_i_reg\\D\[1797] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:tc_i_reg\\D\[1798] = \PWM_M1:PWMUDB:status_2\[364]
Removing Lhs of wire \PWM_M2:PWMUDB:min_kill_reg\\D\[1799] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:prevCapture\\D\[1800] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:trig_last\\D\[1801] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:ltch_kill_reg\\D\[1804] = one[4]
Removing Lhs of wire \PWM_M2:PWMUDB:prevCompare1\\D\[1807] = \PWM_M2:PWMUDB:cmp1\[763]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp1_status_reg\\D\[1808] = \PWM_M2:PWMUDB:cmp1_status\[764]
Removing Lhs of wire \PWM_M2:PWMUDB:cmp2_status_reg\\D\[1809] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm_i_reg\\D\[1811] = \PWM_M2:PWMUDB:pwm_i\[863]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm1_i_reg\\D\[1812] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:pwm2_i_reg\\D\[1813] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:tc_i_reg\\D\[1814] = \PWM_M2:PWMUDB:status_2\[758]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:prevCapture\\D\[1816] = Net_170[7]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[1817] = \M1QuadDec:Cnt16:CounterUDB:overflow\[1165]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[1818] = \M1QuadDec:Cnt16:CounterUDB:status_1\[1153]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[1819] = \M1QuadDec:Cnt16:CounterUDB:reload_tc\[1148]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:prevCompare\\D\[1820] = \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\[1172]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1821] = \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\[1172]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[1822] = \M1QuadDec:Net_1203\[1178]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:prevCapture\\D\[1831] = Net_170[7]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\\D\[1832] = \M2QuadDec:Cnt16:CounterUDB:overflow\[1371]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\\D\[1833] = \M2QuadDec:Cnt16:CounterUDB:status_1\[1359]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:tc_reg_i\\D\[1834] = \M2QuadDec:Cnt16:CounterUDB:reload_tc\[1354]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:prevCompare\\D\[1835] = \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\[1378]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1836] = \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\[1378]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:count_stored_i\\D\[1837] = \M2QuadDec:Net_1203\[1384]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1845] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1846] = \Timer_1:TimerUDB:status_tc\[1554]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1847] = \Timer_1:TimerUDB:control_7\[1532]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1848] = \Timer_1:TimerUDB:capt_fifo_load\[1550]

------------------------------------------------------
Aliased 0 equations, 392 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_170' (cost = 0):
Net_170 <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:cmp1\' (cost = 0):
\PWM_M1:PWMUDB:cmp1\ <= (\PWM_M1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_M1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M1:PWMUDB:dith_count_1\ and \PWM_M1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:cmp1\' (cost = 0):
\PWM_M2:PWMUDB:cmp1\ <= (\PWM_M2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_M2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M2:PWMUDB:dith_count_1\ and \PWM_M2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\M1QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\M1QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\M1QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\M1QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\M1QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\M1QuadDec:Cnt16:CounterUDB:status_1\
	OR \M1QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\M1QuadDec:bQuadDec:A_j\' (cost = 1):
\M1QuadDec:bQuadDec:A_j\ <= ((\M1QuadDec:bQuadDec:quad_A_delayed_0\ and \M1QuadDec:bQuadDec:quad_A_delayed_1\ and \M1QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\M1QuadDec:bQuadDec:A_k\' (cost = 3):
\M1QuadDec:bQuadDec:A_k\ <= ((not \M1QuadDec:bQuadDec:quad_A_delayed_0\ and not \M1QuadDec:bQuadDec:quad_A_delayed_1\ and not \M1QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\M1QuadDec:bQuadDec:B_j\' (cost = 1):
\M1QuadDec:bQuadDec:B_j\ <= ((\M1QuadDec:bQuadDec:quad_B_delayed_0\ and \M1QuadDec:bQuadDec:quad_B_delayed_1\ and \M1QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\M1QuadDec:bQuadDec:B_k\' (cost = 3):
\M1QuadDec:bQuadDec:B_k\ <= ((not \M1QuadDec:bQuadDec:quad_B_delayed_0\ and not \M1QuadDec:bQuadDec:quad_B_delayed_1\ and not \M1QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\M1QuadDec:Net_1151\' (cost = 0):
\M1QuadDec:Net_1151\ <= (not \M1QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\M1QuadDec:Net_1287\' (cost = 0):
\M1QuadDec:Net_1287\ <= (not \M1QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\M2QuadDec:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\M2QuadDec:Cnt16:CounterUDB:capt_either_edge\ <= (\M2QuadDec:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\M2QuadDec:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\M2QuadDec:Cnt16:CounterUDB:reload_tc\ <= (\M2QuadDec:Cnt16:CounterUDB:status_1\
	OR \M2QuadDec:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\M2QuadDec:bQuadDec:A_j\' (cost = 1):
\M2QuadDec:bQuadDec:A_j\ <= ((\M2QuadDec:bQuadDec:quad_A_delayed_0\ and \M2QuadDec:bQuadDec:quad_A_delayed_1\ and \M2QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\M2QuadDec:bQuadDec:A_k\' (cost = 3):
\M2QuadDec:bQuadDec:A_k\ <= ((not \M2QuadDec:bQuadDec:quad_A_delayed_0\ and not \M2QuadDec:bQuadDec:quad_A_delayed_1\ and not \M2QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\M2QuadDec:bQuadDec:B_j\' (cost = 1):
\M2QuadDec:bQuadDec:B_j\ <= ((\M2QuadDec:bQuadDec:quad_B_delayed_0\ and \M2QuadDec:bQuadDec:quad_B_delayed_1\ and \M2QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\M2QuadDec:bQuadDec:B_k\' (cost = 3):
\M2QuadDec:bQuadDec:B_k\ <= ((not \M2QuadDec:bQuadDec:quad_B_delayed_0\ and not \M2QuadDec:bQuadDec:quad_B_delayed_1\ and not \M2QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\M2QuadDec:Net_1151\' (cost = 0):
\M2QuadDec:Net_1151\ <= (not \M2QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\M2QuadDec:Net_1287\' (cost = 0):
\M2QuadDec:Net_1287\ <= (not \M2QuadDec:Net_1264\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_M1:PWMUDB:dith_count_0\ and \PWM_M1:PWMUDB:dith_count_1\)
	OR (not \PWM_M1:PWMUDB:dith_count_1\ and \PWM_M1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_M2:PWMUDB:dith_count_0\ and \PWM_M2:PWMUDB:dith_count_1\)
	OR (not \PWM_M2:PWMUDB:dith_count_1\ and \PWM_M2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\M1QuadDec:Net_1248\' (cost = 2):
\M1QuadDec:Net_1248\ <= ((not \M1QuadDec:Net_1264\ and \M1QuadDec:Net_1275\));

Note:  Expanding virtual equation for '\M2QuadDec:Net_1248\' (cost = 2):
\M2QuadDec:Net_1248\ <= ((not \M2QuadDec:Net_1264\ and \M2QuadDec:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_217 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_217 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_217 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 101 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to Net_170
Aliasing \UART_1:BUART:rx_status_6\ to Net_170
Aliasing \PWM_M1:PWMUDB:final_capture\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_170
Aliasing \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_170
Aliasing \PWM_M2:PWMUDB:final_capture\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_170
Aliasing \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_170
Aliasing \M1QuadDec:Cnt16:CounterUDB:hwCapture\ to Net_170
Aliasing \M2QuadDec:Cnt16:CounterUDB:hwCapture\ to Net_170
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to Net_170
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to Net_170
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to Net_170
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to Net_170
Aliasing \PWM_M1:PWMUDB:final_kill_reg\\D\ to Net_170
Aliasing \PWM_M2:PWMUDB:final_kill_reg\\D\ to Net_170
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[94] = \UART_1:BUART:rx_bitclk\[142]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[193] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[202] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:final_capture\[387] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[648] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[658] = Net_170[7]
Removing Lhs of wire \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[668] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:final_capture\[781] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1042] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1052] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1062] = Net_170[7]
Removing Lhs of wire \M1QuadDec:Cnt16:CounterUDB:hwCapture\[1145] = Net_170[7]
Removing Lhs of wire \M2QuadDec:Cnt16:CounterUDB:hwCapture\[1351] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[1550] = Net_170[7]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[1564] = \Timer_1:TimerUDB:control_7\[1532]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1761] = \UART_1:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1773] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1774] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1776] = Net_170[7]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1777] = \UART_1:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1782] = \UART_1:BUART:rx_parity_bit\[212]
Removing Lhs of wire \PWM_M1:PWMUDB:runmode_enable\\D\[1786] = \PWM_M1:PWMUDB:control_7\[309]
Removing Lhs of wire \PWM_M1:PWMUDB:final_kill_reg\\D\[1794] = Net_170[7]
Removing Lhs of wire \PWM_M2:PWMUDB:runmode_enable\\D\[1802] = \PWM_M2:PWMUDB:control_7\[703]
Removing Lhs of wire \PWM_M2:PWMUDB:final_kill_reg\\D\[1810] = Net_170[7]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_217 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_217 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.785ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Thursday, 14 June 2018 16:43:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\GitHub\FYP_New_Test\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -d CY8C5888LTI-LP097 FreeRTOS_Demo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_170
    Removed wire end \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_170
    Removed wire end \PWM_M1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_170
    Removed wire end \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_170
    Removed wire end \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_170
    Removed wire end \PWM_M2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_170
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \M1QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \M2QuadDec:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'MClock'. Fanout=4, Signal=Net_732
    Digital Clock 1: Automatic-assigning  clock 'M1Clock'. Fanout=6, Signal=Net_4
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: MClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_M2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: MClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MClock, EnableOut: Constant 1
    UDB Clk/Enable \M1QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: M1Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: M1Clock, EnableOut: Constant 1
    UDB Clk/Enable \M1QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: M1Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: M1Clock, EnableOut: Constant 1
    UDB Clk/Enable \M1QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: M1Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: M1Clock, EnableOut: Constant 1
    UDB Clk/Enable \M2QuadDec:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: M1Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: M1Clock, EnableOut: Constant 1
    UDB Clk/Enable \M2QuadDec:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: M1Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: M1Clock, EnableOut: Constant 1
    UDB Clk/Enable \M2QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: M1Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: M1Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: MClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: MClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \M2QuadDec:Net_1264\, Duplicate of \M2QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\M2QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \M2QuadDec:Net_1264\ (fanout=2)

    Removing \M1QuadDec:Net_1264\, Duplicate of \M1QuadDec:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\M1QuadDec:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \M1QuadDec:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_217 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_213 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_FWD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_FWD(0)__PA ,
            pad => M1_FWD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_BWD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_BWD(0)__PA ,
            pad => M1_BWD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_FWD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_FWD(0)__PA ,
            pad => M2_FWD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_BWD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_BWD(0)__PA ,
            pad => M2_BWD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out_1(0)__PA ,
            input => Net_654 ,
            pad => PWM_Out_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out_2(0)__PA ,
            input => Net_135 ,
            pad => PWM_Out_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Standby(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Standby(0)__PA ,
            pad => Standby(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_Phase1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_Phase1(0)__PA ,
            fb => Net_370 ,
            pad => M1_Phase1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_Phase2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_Phase2(0)__PA ,
            fb => Net_371 ,
            pad => M1_Phase2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_Phase1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_Phase1(0)__PA ,
            fb => Net_375 ,
            pad => M2_Phase1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M2_Phase2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => M2_Phase2(0)__PA ,
            fb => Net_376 ,
            pad => M2_Phase2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\M2QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * \M2QuadDec:bQuadDec:quad_B_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=Net_213, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_213 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:tc_i\
        );
        Output = \PWM_M1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:tc_i\
        );
        Output = \PWM_M2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M1QuadDec:Net_1260\ * !\M1QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M1QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\M1QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\M1QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \M1QuadDec:Net_1203\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\M1QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Net_1275\ * \M1QuadDec:Net_1251\ * 
              !\M1QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M1QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Net_1275\ * !\M1QuadDec:Net_1251\ * 
              !\M1QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M1QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M2QuadDec:Net_1260\ * !\M2QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M2QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\M2QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\M2QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \M2QuadDec:Net_1203\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\M2QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Net_1275\ * \M2QuadDec:Net_1251\ * 
              !\M2QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M2QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Net_1275\ * !\M2QuadDec:Net_1251\ * 
              !\M2QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M2QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_370
        );
        Output = \M1QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \M1QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \M1QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371
        );
        Output = \M1QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \M1QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \M1QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_375
        );
        Output = \M2QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \M2QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \M2QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_376
        );
        Output = \M2QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \M2QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \M2QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:control_7\
        );
        Output = \PWM_M1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_M1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M1:PWMUDB:prevCompare1\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_654, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = Net_654 (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:control_7\
        );
        Output = \PWM_M2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_M2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M2:PWMUDB:prevCompare1\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\M2QuadDec:Net_1260\ * \M2QuadDec:Net_1203\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_135, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = Net_135 (fanout=1)

    MacroCell: Name=\M1QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              !\M1QuadDec:bQuadDec:quad_A_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              \M1QuadDec:bQuadDec:quad_A_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\
            + \M1QuadDec:Net_1251_split\
        );
        Output = \M1QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M1QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M1QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M1QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\M1QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * \M1QuadDec:bQuadDec:quad_B_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Net_1203\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\M1QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1203_split\
        );
        Output = \M1QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M1QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\M1QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\M1QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \M1QuadDec:bQuadDec:quad_A_filt\
            + \M1QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \M1QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \M1QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\M1QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \M1QuadDec:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M1QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\M1QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\M1QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\
            + \M1QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \M1QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \M1QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \M1QuadDec:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\M1QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:error\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\M1QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\M1QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * \M1QuadDec:bQuadDec:state_1\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\M1QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_B_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_B_filt\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\M2QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              !\M2QuadDec:bQuadDec:quad_A_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              \M2QuadDec:bQuadDec:quad_A_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\
            + \M2QuadDec:Net_1251_split\
        );
        Output = \M2QuadDec:Net_1251\ (fanout=6)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M2QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M2QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M2QuadDec:Net_1275\ (fanout=2)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\M1QuadDec:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\M1QuadDec:Net_1260\ * \M1QuadDec:Net_1203\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:Net_1203_split\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Net_1203\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\M2QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1203_split\
        );
        Output = \M2QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M2QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\M2QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\M2QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \M2QuadDec:bQuadDec:quad_A_filt\
            + \M2QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \M2QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \M2QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\M2QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \M2QuadDec:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M2QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\M2QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\M2QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\
            + \M2QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \M2QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \M2QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \M2QuadDec:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\M2QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:error\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\M2QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\M2QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * \M2QuadDec:bQuadDec:state_1\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\M2QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_B_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_B_filt\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:bQuadDec:state_0\ (fanout=8)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M1:PWMUDB:status_3\ ,
            chain_in => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_M2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_M2:PWMUDB:status_3\ ,
            chain_in => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \M1QuadDec:Net_1251\ ,
            cs_addr_1 => \M1QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \M1QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \M1QuadDec:Net_1251\ ,
            cs_addr_1 => \M1QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \M1QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \M1QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \M1QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \M1QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \M1QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \M2QuadDec:Net_1251\ ,
            cs_addr_1 => \M2QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \M2QuadDec:Cnt16:CounterUDB:reload\ ,
            chain_out => \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \M2QuadDec:Net_1251\ ,
            cs_addr_1 => \M2QuadDec:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \M2QuadDec:Cnt16:CounterUDB:reload\ ,
            z0_comb => \M2QuadDec:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \M2QuadDec:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \M2QuadDec:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \M2QuadDec:Cnt16:CounterUDB:status_5\ ,
            chain_in => \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_732 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_29 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_30 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_732 ,
            status_3 => \PWM_M1:PWMUDB:status_3\ ,
            status_2 => \PWM_M1:PWMUDB:status_2\ ,
            status_0 => \PWM_M1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_M2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_732 ,
            status_3 => \PWM_M2:PWMUDB:status_3\ ,
            status_2 => \PWM_M2:PWMUDB:status_2\ ,
            status_0 => \PWM_M2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \M1QuadDec:Net_1260\ ,
            clock => Net_4 ,
            status_6 => \M1QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \M1QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \M1QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \M1QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \M1QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \M1QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\M1QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_4 ,
            status_3 => \M1QuadDec:bQuadDec:error\ ,
            status_2 => \M1QuadDec:Net_1260\ ,
            status_1 => \M1QuadDec:Net_611\ ,
            status_0 => \M1QuadDec:Net_530\ ,
            interrupt => Net_373 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \M2QuadDec:Net_1260\ ,
            clock => Net_4 ,
            status_6 => \M2QuadDec:Cnt16:CounterUDB:status_6\ ,
            status_5 => \M2QuadDec:Cnt16:CounterUDB:status_5\ ,
            status_3 => \M2QuadDec:Cnt16:CounterUDB:status_3\ ,
            status_2 => \M2QuadDec:Cnt16:CounterUDB:status_2\ ,
            status_1 => \M2QuadDec:Cnt16:CounterUDB:status_1\ ,
            status_0 => \M2QuadDec:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\M2QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_4 ,
            status_3 => \M2QuadDec:bQuadDec:error\ ,
            status_2 => \M2QuadDec:Net_1260\ ,
            status_1 => \M2QuadDec:Net_611\ ,
            status_0 => \M2QuadDec:Net_530\ ,
            interrupt => Net_378 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_732 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_217 ,
            out => Net_217_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_M1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_732 ,
            control_7 => \PWM_M1:PWMUDB:control_7\ ,
            control_6 => \PWM_M1:PWMUDB:control_6\ ,
            control_5 => \PWM_M1:PWMUDB:control_5\ ,
            control_4 => \PWM_M1:PWMUDB:control_4\ ,
            control_3 => \PWM_M1:PWMUDB:control_3\ ,
            control_2 => \PWM_M1:PWMUDB:control_2\ ,
            control_1 => \PWM_M1:PWMUDB:control_1\ ,
            control_0 => \PWM_M1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_M2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_732 ,
            control_7 => \PWM_M2:PWMUDB:control_7\ ,
            control_6 => \PWM_M2:PWMUDB:control_6\ ,
            control_5 => \PWM_M2:PWMUDB:control_5\ ,
            control_4 => \PWM_M2:PWMUDB:control_4\ ,
            control_3 => \PWM_M2:PWMUDB:control_3\ ,
            control_2 => \PWM_M2:PWMUDB:control_2\ ,
            control_1 => \PWM_M2:PWMUDB:control_1\ ,
            control_0 => \PWM_M2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\M1QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_4 ,
            control_7 => \M1QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \M1QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \M1QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \M1QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \M1QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \M1QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \M1QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \M1QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\M2QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_4 ,
            control_7 => \M2QuadDec:Cnt16:CounterUDB:control_7\ ,
            control_6 => \M2QuadDec:Cnt16:CounterUDB:control_6\ ,
            control_5 => \M2QuadDec:Cnt16:CounterUDB:control_5\ ,
            control_4 => \M2QuadDec:Cnt16:CounterUDB:control_4\ ,
            control_3 => \M2QuadDec:Cnt16:CounterUDB:control_3\ ,
            control_2 => \M2QuadDec:Cnt16:CounterUDB:control_2\ ,
            control_1 => \M2QuadDec:Cnt16:CounterUDB:control_1\ ,
            control_0 => \M2QuadDec:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_732 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_UART1_TX_BYTE_COMPLETE
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =isr_UART1_RX_BYTE_RECEIVED
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\M1QuadDec:isr\
        PORT MAP (
            interrupt => Net_373 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\M2QuadDec:isr\
        PORT MAP (
            interrupt => Net_378 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   91 :  101 :  192 : 47.40 %
  Unique P-terms              :  161 :  223 :  384 : 41.93 %
  Total P-terms               :  182 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :    9 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.259ms
Tech Mapping phase: Elapsed time ==> 0s.393ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(0)][IoId=(5)] : M1_BWD(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : M1_FWD(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : M1_Phase1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : M1_Phase2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : M2_BWD(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : M2_FWD(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : M2_Phase1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : M2_Phase2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : PWM_Out_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PWM_Out_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Standby(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.30
                   Pterms :            4.14
               Macrocells :            2.07
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       8.55 :       4.14
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_213, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_213 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_29 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \M2QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \M2QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_217 ,
        out => Net_217_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_370
        );
        Output = \M1QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M1QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1203_split\
        );
        Output = \M1QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M2QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\M2QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\M2QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \M2QuadDec:bQuadDec:quad_A_filt\
            + \M2QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \M2QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \M2QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\M2QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \M2QuadDec:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\M1QuadDec:Net_1260\ * \M1QuadDec:Net_1203\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \M1QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M1QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\M1QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\M1QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \M1QuadDec:bQuadDec:quad_A_filt\
            + \M1QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \M1QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \M1QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\M1QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \M1QuadDec:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \M1QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \M1QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \M1QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_371
        );
        Output = \M1QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\M1QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M1QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\M1QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\M1QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\
            + \M1QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \M1QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \M1QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \M1QuadDec:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\M1QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \M1QuadDec:Net_1203\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Net_1203\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \M1QuadDec:Net_1251\ ,
        cs_addr_1 => \M1QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \M1QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\M1QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_4 ,
        control_7 => \M1QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \M1QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \M1QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \M1QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \M1QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \M1QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \M1QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \M1QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:error\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\M1QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_B_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_B_filt\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_217_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_217_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_30 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\M1QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Net_1275\ * !\M1QuadDec:Net_1251\ * 
              !\M1QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M1QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M1QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M1QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M1QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M1QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\M1QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Net_1275\ * \M1QuadDec:Net_1251\ * 
              !\M1QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M1QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\M1QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_4 ,
        status_3 => \M1QuadDec:bQuadDec:error\ ,
        status_2 => \M1QuadDec:Net_1260\ ,
        status_1 => \M1QuadDec:Net_611\ ,
        status_0 => \M1QuadDec:Net_530\ ,
        interrupt => Net_373 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M1QuadDec:Net_1260\ * !\M1QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M1QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\M1QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\M1QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\M1QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M1QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M1QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \M1QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \M1QuadDec:Net_1251\ ,
        cs_addr_1 => \M1QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \M1QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \M1QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \M1QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \M1QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \M1QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \M1QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \M1QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\M1QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \M1QuadDec:Net_1260\ ,
        clock => Net_4 ,
        status_6 => \M1QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \M1QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \M1QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \M1QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \M1QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \M1QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * \M1QuadDec:bQuadDec:quad_B_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              !\M1QuadDec:bQuadDec:quad_A_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              \M1QuadDec:bQuadDec:quad_A_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:Net_1251\ * !\M1QuadDec:Net_1260\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_1\
            + \M1QuadDec:Net_1251_split\
        );
        Output = \M1QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:control_7\ * 
              !\M2QuadDec:Cnt16:CounterUDB:count_stored_i\ * 
              \M2QuadDec:Net_1203\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\M2QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_4 ,
        control_7 => \M2QuadDec:Cnt16:CounterUDB:control_7\ ,
        control_6 => \M2QuadDec:Cnt16:CounterUDB:control_6\ ,
        control_5 => \M2QuadDec:Cnt16:CounterUDB:control_5\ ,
        control_4 => \M2QuadDec:Cnt16:CounterUDB:control_4\ ,
        control_3 => \M2QuadDec:Cnt16:CounterUDB:control_3\ ,
        control_2 => \M2QuadDec:Cnt16:CounterUDB:control_2\ ,
        control_1 => \M2QuadDec:Cnt16:CounterUDB:control_1\ ,
        control_0 => \M2QuadDec:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\M2QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_B_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_B_filt\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_375
        );
        Output = \M2QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * \M2QuadDec:bQuadDec:state_1\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_732 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M2QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\M2QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\M2QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\
            + \M2QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \M2QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \M2QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \M2QuadDec:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \M2QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M2QuadDec:Net_1260\ * !\M2QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M2QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \M2QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \M2QuadDec:Net_1251\ ,
        cs_addr_1 => \M2QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \M2QuadDec:Cnt16:CounterUDB:reload\ ,
        z0_comb => \M2QuadDec:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \M2QuadDec:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \M2QuadDec:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \M2QuadDec:Cnt16:CounterUDB:status_5\ ,
        chain_in => \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\M2QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \M2QuadDec:Net_1260\ ,
        clock => Net_4 ,
        status_6 => \M2QuadDec:Cnt16:CounterUDB:status_6\ ,
        status_5 => \M2QuadDec:Cnt16:CounterUDB:status_5\ ,
        status_3 => \M2QuadDec:Cnt16:CounterUDB:status_3\ ,
        status_2 => \M2QuadDec:Cnt16:CounterUDB:status_2\ ,
        status_1 => \M2QuadDec:Cnt16:CounterUDB:status_1\ ,
        status_0 => \M2QuadDec:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\M1QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              \M1QuadDec:bQuadDec:state_0\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:error\ * \M1QuadDec:bQuadDec:state_1\
            + !\M1QuadDec:Net_1260\ * \M1QuadDec:bQuadDec:quad_A_filt\ * 
              \M1QuadDec:bQuadDec:error\ * !\M1QuadDec:bQuadDec:state_1\ * 
              !\M1QuadDec:bQuadDec:state_0\
            + \M1QuadDec:bQuadDec:quad_A_filt\ * 
              !\M1QuadDec:bQuadDec:quad_B_filt\ * !\M1QuadDec:bQuadDec:error\ * 
              !\M1QuadDec:bQuadDec:state_1\ * !\M1QuadDec:bQuadDec:state_0\
        );
        Output = \M1QuadDec:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:Net_1275\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\M2QuadDec:Cnt16:CounterUDB:status_1\ * 
              !\M2QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M2QuadDec:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\ * 
              !\M2QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:overflow\ * 
              !\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:overflow\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Cnt16:CounterUDB:status_1\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:control_7\
        );
        Output = \PWM_M1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_M1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M1:PWMUDB:prevCompare1\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = \PWM_M1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_M1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:tc_i\
        );
        Output = \PWM_M1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M1:PWMUDB:status_3\ ,
        chain_in => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_M1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_732 ,
        status_3 => \PWM_M1:PWMUDB:status_3\ ,
        status_2 => \PWM_M1:PWMUDB:status_2\ ,
        status_0 => \PWM_M1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_732 ,
        control_7 => \PWM_M1:PWMUDB:control_7\ ,
        control_6 => \PWM_M1:PWMUDB:control_6\ ,
        control_5 => \PWM_M1:PWMUDB:control_5\ ,
        control_4 => \PWM_M1:PWMUDB:control_4\ ,
        control_3 => \PWM_M1:PWMUDB:control_3\ ,
        control_2 => \PWM_M1:PWMUDB:control_2\ ,
        control_1 => \PWM_M1:PWMUDB:control_1\ ,
        control_0 => \PWM_M1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\M2QuadDec:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Net_1203\
        );
        Output = \M2QuadDec:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1203_split\
        );
        Output = \M2QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\M2QuadDec:Net_1260\ * \M2QuadDec:Net_1203\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_732 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\M2QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              !\M2QuadDec:bQuadDec:quad_A_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              \M2QuadDec:bQuadDec:quad_A_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\
            + \M2QuadDec:Net_1251_split\
        );
        Output = \M2QuadDec:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\M2QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:Net_1260\ * 
              \M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:Net_1251\ * \M2QuadDec:bQuadDec:quad_B_filt\ * 
              !\M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:error\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:bQuadDec:error\ * !\M2QuadDec:bQuadDec:state_1\ * 
              !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\M2QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * !\M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              \M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
            + !\M2QuadDec:Net_1260\ * \M2QuadDec:bQuadDec:quad_A_filt\ * 
              !\M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * \M2QuadDec:bQuadDec:state_0\
            + \M2QuadDec:bQuadDec:quad_A_filt\ * 
              \M2QuadDec:bQuadDec:quad_B_filt\ * !\M2QuadDec:bQuadDec:error\ * 
              !\M2QuadDec:bQuadDec:state_1\ * !\M2QuadDec:bQuadDec:state_0\
        );
        Output = \M2QuadDec:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_376
        );
        Output = \M2QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \M2QuadDec:Net_1251\ ,
        cs_addr_1 => \M2QuadDec:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \M2QuadDec:Cnt16:CounterUDB:reload\ ,
        chain_out => \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \M2QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\M2QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Net_1275\ * \M2QuadDec:Net_1251\ * 
              !\M2QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M2QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_M2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\M2QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \M2QuadDec:Net_1275\ * !\M2QuadDec:Net_1251\ * 
              !\M2QuadDec:Cnt16:CounterUDB:prevCompare\
        );
        Output = \M2QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_M2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_2 => \PWM_M2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_M2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_M2:PWMUDB:status_3\ ,
        chain_in => \PWM_M2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_M2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\M2QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_4 ,
        status_3 => \M2QuadDec:bQuadDec:error\ ,
        status_2 => \M2QuadDec:Net_1260\ ,
        status_1 => \M2QuadDec:Net_611\ ,
        status_0 => \M2QuadDec:Net_530\ ,
        interrupt => Net_378 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:control_7\
        );
        Output = \PWM_M2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_135, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = Net_135 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_654, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M1:PWMUDB:runmode_enable\ * \PWM_M1:PWMUDB:cmp1_less\
        );
        Output = Net_654 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_M2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_732) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M2:PWMUDB:prevCompare1\ * \PWM_M2:PWMUDB:cmp1_less\
        );
        Output = \PWM_M2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_M2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M2:PWMUDB:runmode_enable\ * \PWM_M2:PWMUDB:tc_i\
        );
        Output = \PWM_M2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_M1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_732 ,
        cs_addr_2 => \PWM_M1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_M1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_M1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_M2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_732 ,
        status_3 => \PWM_M2:PWMUDB:status_3\ ,
        status_2 => \PWM_M2:PWMUDB:status_2\ ,
        status_0 => \PWM_M2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_M2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_732 ,
        control_7 => \PWM_M2:PWMUDB:control_7\ ,
        control_6 => \PWM_M2:PWMUDB:control_6\ ,
        control_5 => \PWM_M2:PWMUDB:control_5\ ,
        control_4 => \PWM_M2:PWMUDB:control_4\ ,
        control_3 => \PWM_M2:PWMUDB:control_3\ ,
        control_2 => \PWM_M2:PWMUDB:control_2\ ,
        control_1 => \PWM_M2:PWMUDB:control_1\ ,
        control_0 => \PWM_M2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\M1QuadDec:isr\
        PORT MAP (
            interrupt => Net_373 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\M2QuadDec:isr\
        PORT MAP (
            interrupt => Net_378 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_UART1_RX_BYTE_RECEIVED
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_UART1_TX_BYTE_COMPLETE
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_Out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out_2(0)__PA ,
        input => Net_135 ,
        pad => PWM_Out_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = M2_FWD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_FWD(0)__PA ,
        pad => M2_FWD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M2_BWD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_BWD(0)__PA ,
        pad => M2_BWD(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Standby(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Standby(0)__PA ,
        pad => Standby(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M1_FWD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_FWD(0)__PA ,
        pad => M1_FWD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1_BWD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_BWD(0)__PA ,
        pad => M1_BWD(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWM_Out_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out_1(0)__PA ,
        input => Net_654 ,
        pad => PWM_Out_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_217 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_213 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = M2_Phase1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_Phase1(0)__PA ,
        fb => Net_375 ,
        pad => M2_Phase1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = M2_Phase2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M2_Phase2(0)__PA ,
        fb => Net_376 ,
        pad => M2_Phase2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = M1_Phase1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_Phase1(0)__PA ,
        fb => Net_370 ,
        pad => M1_Phase1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = M1_Phase2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_Phase2(0)__PA ,
        fb => Net_371 ,
        pad => M1_Phase2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_732 ,
            dclk_0 => Net_732_local ,
            dclk_glb_1 => Net_4 ,
            dclk_1 => Net_4_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT | PWM_Out_2(0) | In(Net_135)
     |   1 |     * |      NONE |         CMOS_OUT |    M2_FWD(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    M2_BWD(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |   Standby(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    M1_FWD(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    M1_BWD(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | PWM_Out_1(0) | In(Net_654)
-----+-----+-------+-----------+------------------+--------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |      Rx_1(0) | FB(Net_217)
     |   7 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_213)
-----+-----+-------+-----------+------------------+--------------+------------
  15 |   2 |     * |      NONE |     HI_Z_DIGITAL | M2_Phase1(0) | FB(Net_375)
     |   3 |     * |      NONE |     HI_Z_DIGITAL | M2_Phase2(0) | FB(Net_376)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | M1_Phase1(0) | FB(Net_370)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | M1_Phase2(0) | FB(Net_371)
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.016ms
Digital Placement phase: Elapsed time ==> 2s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.255ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.301ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.072ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FreeRTOS_Demo_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.508ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.335ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.344ms
API generation phase: Elapsed time ==> 1s.234ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.000ms
