// Seed: 274904587
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6
);
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd93,
    parameter id_1  = 32'd78,
    parameter id_14 = 32'd97,
    parameter id_17 = 32'd55,
    parameter id_8  = 32'd72
) (
    input tri _id_0,
    output wand _id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output supply0 id_6,
    output wor id_7,
    input supply1 _id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    input uwire id_12,
    output wand id_13,
    input uwire _id_14,
    output tri0 id_15,
    input supply1 id_16,
    output wand _id_17,
    output wor id_18
);
  wire id_20[id_0 : id_14];
  assign id_4 = (id_14);
  wire [id_0 : 1] id_21;
  logic [1 : id_17] id_22;
  wire id_23;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_3,
      id_9,
      id_16,
      id_16,
      id_3
  );
  assign modCall_1.id_5 = 0;
  logic [id_8  ===  id_1 : -1 'b0 +  -1] id_24 = -1;
endmodule
