
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= ICache[addr]={1,rs,11,imm}                              Premise(F3)
	S3= GPR[rs]=a                                               Premise(F4)

IF	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>ICache.IEA                                      Premise(F9)
	S6= ICache.IEA=addr                                         Path(S4,S5)
	S7= ICache.Out={1,rs,11,imm}                                ICache-Search(S6,S2)
	S8= ICache.Out=>IR_ID.In                                    Premise(F13)
	S9= IR_ID.In={1,rs,11,imm}                                  Path(S7,S8)
	S10= CtrlCP0=0                                              Premise(F22)
	S11= CP0[ASID]=pid                                          CP0-Hold(S0,S10)
	S12= CtrlPC=0                                               Premise(F26)
	S13= CtrlPCInc=1                                            Premise(F27)
	S14= PC[Out]=addr+4                                         PC-Inc(S1,S12,S13)
	S15= CtrlIR_ID=1                                            Premise(F32)
	S16= [IR_ID]={1,rs,11,imm}                                  IR_ID-Write(S9,S15)
	S17= CtrlGPR=0                                              Premise(F35)
	S18= GPR[rs]=a                                              GPR-Hold(S3,S17)

ID	S19= IR_ID.Out25_21=rs                                      IR-Out(S16)
	S20= IR_ID.Out15_0=imm                                      IR-Out(S16)
	S21= IR_ID.Out25_21=>GPR.RReg1                              Premise(F87)
	S22= GPR.RReg1=rs                                           Path(S19,S21)
	S23= GPR.Rdata1=a                                           GPR-Read(S22,S18)
	S24= IR_ID.Out15_0=>IMMEXT.In                               Premise(F89)
	S25= IMMEXT.In=imm                                          Path(S20,S24)
	S26= IMMEXT.Out={16{imm[15]},imm}                           IMMEXT(S25)
	S27= GPR.Rdata1=>FU.InID1                                   Premise(F90)
	S28= FU.InID1=a                                             Path(S23,S27)
	S29= FU.OutID1=FU(a)                                        FU-Forward(S28)
	S30= FU.OutID1=>A_EX.In                                     Premise(F92)
	S31= A_EX.In=FU(a)                                          Path(S29,S30)
	S32= IMMEXT.Out=>B_EX.In                                    Premise(F93)
	S33= B_EX.In={16{imm[15]},imm}                              Path(S26,S32)
	S34= CtrlCP0=0                                              Premise(F99)
	S35= CP0[ASID]=pid                                          CP0-Hold(S11,S34)
	S36= CtrlPC=0                                               Premise(F103)
	S37= CtrlPCInc=0                                            Premise(F104)
	S38= PC[Out]=addr+4                                         PC-Hold(S14,S36,S37)
	S39= CtrlA_EX=1                                             Premise(F113)
	S40= [A_EX]=FU(a)                                           A_EX-Write(S31,S39)
	S41= CtrlB_EX=1                                             Premise(F114)
	S42= [B_EX]={16{imm[15]},imm}                               B_EX-Write(S33,S41)

EX	S43= A_EX.Out=FU(a)                                         A_EX-Out(S40)
	S44= B_EX.Out={16{imm[15]},imm}                             B_EX-Out(S42)
	S45= A_EX.Out=>CMPU.A                                       Premise(F134)
	S46= CMPU.A=FU(a)                                           Path(S43,S45)
	S47= B_EX.Out=>CMPU.B                                       Premise(F135)
	S48= CMPU.B={16{imm[15]},imm}                               Path(S44,S47)
	S49= CMPU.lt=CompareU(FU(a),{16{imm[15]},imm})              CMPU-CMPU(S46,S48)
	S50= CMPU.lt=>ConditionReg_MEM.In                           Premise(F137)
	S51= ConditionReg_MEM.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S49,S50)
	S52= CtrlCP0=0                                              Premise(F141)
	S53= CP0[ASID]=pid                                          CP0-Hold(S35,S52)
	S54= CtrlPC=0                                               Premise(F145)
	S55= CtrlPCInc=0                                            Premise(F146)
	S56= PC[Out]=addr+4                                         PC-Hold(S38,S54,S55)
	S57= CtrlConditionReg_MEM=1                                 Premise(F158)
	S58= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_MEM-Write(S51,S57)

MEM	S59= CP0.ASID=pid                                           CP0-Read-ASID(S53)
	S60= PC.Out=addr+4                                          PC-Out(S56)
	S61= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Out(S58)
	S62= PC.Out=>CP0.EPCIn                                      Premise(F178)
	S63= CP0.EPCIn=addr+4                                       Path(S60,S62)
	S64= CP0.ExCodeIn=5'h0d                                     Premise(F179)
	S65= CP0.ASID=>PIDReg.In                                    Premise(F181)
	S66= PIDReg.In=pid                                          Path(S59,S65)
	S67= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F187)
	S68= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S61,S67)
	S69= CtrlEPCIn=1                                            Premise(F194)
	S70= CP0[EPC]=addr+4                                        CP0-Write-EPC(S63,S69)
	S71= CtrlExCodeIn=1                                         Premise(F195)
	S72= CP0[ExCode]=5'h0d                                      CP0-Write-ExCode(S64,S71)
	S73= CtrlPIDReg=1                                           Premise(F212)
	S74= [PIDReg]=pid                                           PIDReg-Write(S66,S73)
	S75= CtrlConditionReg_DMMU1=1                               Premise(F219)
	S76= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_DMMU1-Write(S68,S75)

MEM(DMMU1)	S77= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S76)
	S78= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F232)
	S79= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S77,S78)
	S80= CtrlCP0=0                                              Premise(F235)
	S81= CP0[EPC]=addr+4                                        CP0-Hold(S70,S80)
	S82= CP0[ExCode]=5'h0d                                      CP0-Hold(S72,S80)
	S83= CtrlPIDReg=0                                           Premise(F254)
	S84= [PIDReg]=pid                                           PIDReg-Hold(S74,S83)
	S85= CtrlConditionReg_DMMU2=1                               Premise(F264)
	S86= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_DMMU2-Write(S79,S85)

MEM(DMMU2)	S87= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S86)
	S88= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F271)
	S89= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm})   Path(S87,S88)
	S90= CtrlCP0=0                                              Premise(F274)
	S91= CP0[EPC]=addr+4                                        CP0-Hold(S81,S90)
	S92= CP0[ExCode]=5'h0d                                      CP0-Hold(S82,S90)
	S93= CtrlPIDReg=0                                           Premise(F293)
	S94= [PIDReg]=pid                                           PIDReg-Hold(S84,S93)
	S95= CtrlConditionReg_WB=1                                  Premise(F301)
	S96= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})    ConditionReg_WB-Write(S89,S95)

WB	S97= CtrlCP0=0                                              Premise(F309)
	S98= CP0[EPC]=addr+4                                        CP0-Hold(S91,S97)
	S99= CP0[ExCode]=5'h0d                                      CP0-Hold(S92,S97)
	S100= CtrlPIDReg=0                                          Premise(F328)
	S101= [PIDReg]=pid                                          PIDReg-Hold(S94,S100)
	S102= CtrlConditionReg_WB=0                                 Premise(F336)
	S103= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S96,S102)

POST	S98= CP0[EPC]=addr+4                                        CP0-Hold(S91,S97)
	S99= CP0[ExCode]=5'h0d                                      CP0-Hold(S92,S97)
	S101= [PIDReg]=pid                                          PIDReg-Hold(S94,S100)
	S103= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S96,S102)

