Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 27 22:49:08 2024
| Host         : DESKTOP-3OAFHV8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (223)
5. checking no_input_delay (10)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 89 register/latch pins with no clock driven by root clock pin: ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (223)
--------------------------------------------------
 There are 223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.013      -49.782                    128                10337        0.020        0.000                      0                10337       -0.811       -3.390                       9                  3886  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
cam_pclk                  {0.000 6.944}        13.888          72.005          
clk_fpga_0                {0.000 3.333}        6.666           150.015         
sys_clk_50m               {0.000 10.000}       20.000          50.000          
  clk_hdmiX5_clk_wiz_0_1  {0.000 0.672}        1.345           743.750         
  clk_hdmi_clk_wiz_0_1    {0.000 3.361}        6.723           148.750         
  clk_sensor_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk                        8.400        0.000                      0                  291        0.063        0.000                      0                  291        5.964        0.000                       0                   156  
clk_fpga_0                     -0.893       -7.444                     27                 7693        0.020        0.000                      0                 7693        2.083        0.000                       0                  2664  
sys_clk_50m                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_hdmiX5_clk_wiz_0_1                                                                                                                                                   -0.811       -3.390                       9                    10  
  clk_hdmi_clk_wiz_0_1         -1.013      -42.337                    101                 1908        0.092        0.000                      0                 1908        2.381        0.000                       0                  1039  
  clk_sensor_clk_wiz_0_1       37.246        0.000                      0                   11        0.255        0.000                      0                   11       19.500        0.000                       0                    13  
  clkfbout_clk_wiz_0_1                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_fpga_0            clk_fpga_0                  2.802        0.000                      0                  348        0.395        0.000                      0                  348  
**async_default**     clk_hdmi_clk_wiz_0_1  clk_hdmi_clk_wiz_0_1        4.245        0.000                      0                   86        0.305        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk
  To Clock:  cam_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.400ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 0.934ns (18.680%)  route 4.066ns (81.320%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 18.771 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X19Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 f  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/Q
                         net (fo=9, routed)           1.104     6.913    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[1]
    SLICE_X18Y37         LUT4 (Prop_lut4_I0_O)        0.152     7.065 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.104     8.169    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.326     8.495 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          1.858    10.353    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X0Y7          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.546    18.771    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    19.232    
                         clock uncertainty           -0.035    19.196    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.753    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  8.400    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.934ns (19.170%)  route 3.938ns (80.830%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 18.762 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X19Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 f  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/Q
                         net (fo=9, routed)           1.104     6.913    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[1]
    SLICE_X18Y37         LUT4 (Prop_lut4_I0_O)        0.152     7.065 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.104     8.169    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.326     8.495 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          1.730    10.225    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.537    18.762    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    19.223    
                         clock uncertainty           -0.035    19.187    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.744    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  8.519    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.934ns (20.891%)  route 3.537ns (79.109%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 18.767 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X19Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 f  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]/Q
                         net (fo=9, routed)           1.104     6.913    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg_n_0_[1]
    SLICE_X18Y37         LUT4 (Prop_lut4_I0_O)        0.152     7.065 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/u_resize_fifo_i_1/O
                         net (fo=3, routed)           1.104     8.169    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.326     8.495 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=39, routed)          1.329     9.824    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.542    18.767    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    19.228    
                         clock uncertainty           -0.035    19.192    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.749    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.749    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             9.149ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.492ns (34.432%)  route 2.841ns (65.568%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 18.722 - 13.888 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.672     5.355    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y32         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     5.811 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/Q
                         net (fo=2, routed)           1.370     7.181    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/RD_PNTR_WR[5]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.124     7.305 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.305    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[2]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.703 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.703    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.860 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           1.088     8.949    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X14Y36         LUT5 (Prop_lut5_I0_O)        0.357     9.306 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.382     9.688    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X14Y36         FDSE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.496    18.722    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y36         FDSE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.460    19.182    
                         clock uncertainty           -0.035    19.147    
    SLICE_X14Y36         FDSE (Setup_fdse_C_D)       -0.310    18.837    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  9.149    

Slack (MET) :             9.511ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.580ns (15.420%)  route 3.181ns (84.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 18.725 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X18Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/Q
                         net (fo=6, routed)           1.300     7.109    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1/O
                         net (fo=17, routed)          1.881     9.114    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.499    18.725    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[12]/C
                         clock pessimism              0.460    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    18.626    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[12]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  9.511    

Slack (MET) :             9.511ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.580ns (15.420%)  route 3.181ns (84.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 18.725 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X18Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/Q
                         net (fo=6, routed)           1.300     7.109    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1/O
                         net (fo=17, routed)          1.881     9.114    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.499    18.725    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[13]/C
                         clock pessimism              0.460    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    18.626    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[13]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  9.511    

Slack (MET) :             9.511ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.580ns (15.420%)  route 3.181ns (84.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 18.725 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X18Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/Q
                         net (fo=6, routed)           1.300     7.109    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1/O
                         net (fo=17, routed)          1.881     9.114    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.499    18.725    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[14]/C
                         clock pessimism              0.460    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    18.626    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[14]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  9.511    

Slack (MET) :             9.511ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.580ns (15.420%)  route 3.181ns (84.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 18.725 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X18Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/Q
                         net (fo=6, routed)           1.300     7.109    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1/O
                         net (fo=17, routed)          1.881     9.114    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.499    18.725    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[15]/C
                         clock pessimism              0.460    19.185    
                         clock uncertainty           -0.035    19.150    
    SLICE_X6Y33          FDRE (Setup_fdre_C_R)       -0.524    18.626    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[15]
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  9.511    

Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.580ns (15.488%)  route 3.165ns (84.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 18.726 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X18Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/Q
                         net (fo=6, routed)           1.300     7.109    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1/O
                         net (fo=17, routed)          1.865     9.098    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.500    18.726    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X8Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[0]/C
                         clock pessimism              0.460    19.186    
                         clock uncertainty           -0.035    19.151    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    18.627    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[0]
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  9.529    

Slack (MET) :             9.529ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.888ns  (cam_pclk rise@13.888ns - cam_pclk rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.580ns (15.488%)  route 3.165ns (84.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 18.726 - 13.888 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           2.071     3.582    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.683 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.670     5.353    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X18Y37         FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.456     5.809 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1_reg/Q
                         net (fo=6, routed)           1.300     7.109    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_vsync_r1
    SLICE_X18Y38         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1/O
                         net (fo=17, routed)          1.865     9.098    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                     13.888    13.888 r  
    T15                                               0.000    13.888 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000    13.888    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         1.441    15.329 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.806    17.134    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    17.225 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.500    18.726    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X8Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[11]/C
                         clock pessimism              0.460    19.186    
                         clock uncertainty           -0.035    19.151    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    18.627    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[11]
  -------------------------------------------------------------------
                         required time                         18.627    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  9.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.801    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.965 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[13]/Q
                         net (fo=1, routed)           0.246     2.212    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.417    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.565     1.853    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.149    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.940%)  route 0.247ns (60.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.801    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.965 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[14]/Q
                         net (fo=1, routed)           0.247     2.212    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.417    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.565     1.853    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.149    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.843%)  route 0.248ns (60.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.801    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y33          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.965 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[12]/Q
                         net (fo=1, routed)           0.248     2.213    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.417    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.565     1.853    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.149    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.272%)  route 0.265ns (61.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.803    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y37          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.967 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[2]/Q
                         net (fo=2, routed)           0.265     2.232    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.869     2.422    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.565     1.858    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.154    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.467%)  route 0.286ns (63.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.803    ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/CLK
    SLICE_X6Y37          FDRE                                         r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.967 r  ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2_reg[4]/Q
                         net (fo=2, routed)           0.286     2.253    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.869     2.422    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.565     1.858    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.154    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.801    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.998    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.827     2.380    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.579     1.801    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.078     1.879    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.801    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.998    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.827     2.380    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.579     1.801    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.076     1.877    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.800    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.941 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.997    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X9Y32          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.826     2.379    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y32          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.579     1.800    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.076     1.876    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.801    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.998    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.827     2.380    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X11Y33         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.579     1.801    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.075     1.876    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk  {rise@0.000ns fall@6.944ns period=13.888ns})
  Path Group:             cam_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk rise@0.000ns - cam_pclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.215    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.241 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.802    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y36         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.943 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.999    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X13Y36         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk rise edge)
                                                      0.000     0.000 r  
    T15                                               0.000     0.000 r  cmos_pclk_i (IN)
                         net (fo=0)                   0.000     0.000    cmos_pclk_i
    T15                  IBUF (Prop_ibuf_I_O)         0.467     0.467 r  cmos_pclk_i_IBUF_inst/O
                         net (fo=1, routed)           1.057     1.524    cmos_pclk_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.553 r  cmos_pclk_i_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     2.382    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y36         FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.580     1.802    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.075     1.877    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk
Waveform(ns):       { 0.000 6.944 }
Period(ns):         13.888
Sources:            { cmos_pclk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.888      11.312     RAMB36_X0Y6    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.888      11.312     RAMB36_X0Y7    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.888      11.312     RAMB36_X0Y5    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.888      11.733     BUFGCTRL_X0Y3  cmos_pclk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X15Y35   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X15Y35   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         13.888      12.888     SLICE_X15Y36   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X20Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X20Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.888      12.888     SLICE_X21Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.944       5.964      SLICE_X16Y40   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.944       5.964      SLICE_X16Y40   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X14Y33   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.944       6.444      SLICE_X14Y33   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X14Y33   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X14Y33   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X15Y35   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X15Y35   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.944       6.444      SLICE_X15Y36   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X18Y38   ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_href_r1_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.944       5.964      SLICE_X16Y40   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.944       5.964      SLICE_X16Y40   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X15Y35   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X15Y35   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.944       6.444      SLICE_X15Y36   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X20Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X20Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X21Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X21Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.944       6.444      SLICE_X20Y37   ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           27  Failing Endpoints,  Worst Slack       -0.893ns,  Total Violation       -7.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.893ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.468ns (33.041%)  route 5.002ns (66.959%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.400 - 6.666 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.721     3.029    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     3.485 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.635     4.120    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_first_word[2]
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124     4.244 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2/O
                         net (fo=3, routed)           0.825     5.069    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.124     5.193 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.577     5.770    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.451     6.345    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.073    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.197 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.660    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.479    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.116 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.116    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.233 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.233    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.452 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.752    10.204    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[8]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.295    10.499 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[8]_i_1/O
                         net (fo=1, routed)           0.000    10.499    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[8]
    SLICE_X0Y14          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.542     9.401    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y14          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.230     9.631    
                         clock uncertainty           -0.106     9.525    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.081     9.606    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                 -0.893    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 2.549ns (34.365%)  route 4.869ns (65.635%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.406 - 6.666 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.716     3.024    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X0Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/Q
                         net (fo=6, routed)           0.695     4.237    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.361 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=1, routed)           0.716     5.077    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.201 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.303     5.504    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.628 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.734     6.362    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.486 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.090    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.214 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.677    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.801 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.496    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.133 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.133    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.448 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.658    10.107    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[7]
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.335    10.442 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[7]_i_1/O
                         net (fo=1, routed)           0.000    10.442    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[7]
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.547     9.406    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism              0.230     9.636    
                         clock uncertainty           -0.106     9.530    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.075     9.605    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.467ns (33.704%)  route 4.853ns (66.296%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.406 - 6.666 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.716     3.024    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X0Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/Q
                         net (fo=6, routed)           0.695     4.237    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.361 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=1, routed)           0.716     5.077    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.201 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.303     5.504    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.628 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.734     6.362    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.486 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.090    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.214 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.677    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.801 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.496    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.133 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.133    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.372 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.643    10.015    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[6]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.329    10.344 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[6]_i_1/O
                         net (fo=1, routed)           0.000    10.344    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[6]
    SLICE_X5Y11          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.548     9.406    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y11          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/C
                         clock pessimism              0.230     9.637    
                         clock uncertainty           -0.106     9.531    
    SLICE_X5Y11          FDCE (Setup_fdce_C_D)        0.075     9.606    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 2.576ns (35.441%)  route 4.692ns (64.559%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.400 - 6.666 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.721     3.029    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     3.485 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.635     4.120    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_first_word[2]
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124     4.244 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2/O
                         net (fo=3, routed)           0.825     5.069    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.124     5.193 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.577     5.770    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.451     6.345    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.073    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.197 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.660    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.479    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.116 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.116    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.233 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.233    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.556 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.442     9.998    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[9]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.299    10.297 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_2/O
                         net (fo=1, routed)           0.000    10.297    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[9]
    SLICE_X0Y14          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.542     9.401    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y14          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.230     9.631    
                         clock uncertainty           -0.106     9.525    
    SLICE_X0Y14          FDPE (Setup_fdpe_C_D)        0.118     9.643    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.646ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 2.413ns (33.591%)  route 4.771ns (66.409%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.406 - 6.666 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.716     3.024    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X0Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/Q
                         net (fo=6, routed)           0.695     4.237    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.361 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=1, routed)           0.716     5.077    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.201 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.303     5.504    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.628 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.734     6.362    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.486 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.090    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.214 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.677    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.801 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.496    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.133 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.133    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.352 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.560     9.913    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[4]
    SLICE_X5Y11          LUT3 (Prop_lut3_I2_O)        0.295    10.208 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[4]_i_1/O
                         net (fo=1, routed)           0.000    10.208    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[4]
    SLICE_X5Y11          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.548     9.406    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y11          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism              0.230     9.637    
                         clock uncertainty           -0.106     9.531    
    SLICE_X5Y11          FDCE (Setup_fdce_C_D)        0.031     9.562    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 -0.646    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 2.528ns (35.360%)  route 4.621ns (64.640%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.406 - 6.666 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.716     3.024    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X0Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/Q
                         net (fo=6, routed)           0.695     4.237    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.361 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=1, routed)           0.716     5.077    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.201 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.303     5.504    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.628 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.734     6.362    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.486 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.090    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.214 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.677    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.801 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.496    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.133 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.133    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.456 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.411     9.867    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[5]
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.306    10.173 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[5]_i_1/O
                         net (fo=1, routed)           0.000    10.173    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[5]
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.547     9.406    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism              0.230     9.636    
                         clock uncertainty           -0.106     9.530    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.031     9.561    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.535ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 2.327ns (32.701%)  route 4.789ns (67.299%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.406 - 6.666 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.716     3.024    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X0Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/Q
                         net (fo=6, routed)           0.695     4.237    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.361 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=1, routed)           0.716     5.077    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.201 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.303     5.504    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.628 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.734     6.362    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.486 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.090    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.214 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.677    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.801 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.496    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     9.228 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.579     9.807    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[3]
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.333    10.140 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[3]_i_1/O
                         net (fo=1, routed)           0.000    10.140    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[3]
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.547     9.406    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                         clock pessimism              0.230     9.636    
                         clock uncertainty           -0.106     9.530    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.075     9.605    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                 -0.535    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 2.231ns (32.580%)  route 4.617ns (67.420%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.406 - 6.666 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.716     3.024    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/out
    SLICE_X0Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]/Q
                         net (fo=6, routed)           0.695     4.237    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[2]
    SLICE_X0Y16          LUT3 (Prop_lut3_I2_O)        0.124     4.361 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10/O
                         net (fo=1, routed)           0.716     5.077    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_10_n_0
    SLICE_X0Y15          LUT5 (Prop_lut5_I1_O)        0.124     5.201 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=1, routed)           0.303     5.504    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.124     5.628 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.734     6.362    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[63]_1
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.486 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.090    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.214 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.677    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.801 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.496    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     9.164 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.407     9.571    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[2]
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.301     9.872 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[2]_i_1/O
                         net (fo=1, routed)           0.000     9.872    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[2]
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.547     9.406    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X5Y12          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/C
                         clock pessimism              0.230     9.636    
                         clock uncertainty           -0.106     9.530    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)        0.029     9.559    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]
  -------------------------------------------------------------------
                         required time                          9.559    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 1.871ns (27.282%)  route 4.987ns (72.718%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 9.403 - 6.666 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.721     3.029    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y15          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     3.485 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.635     4.120    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/USE_READ.rd_cmd_first_word[2]
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124     4.244 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2/O
                         net (fo=3, routed)           0.825     5.069    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_2_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I1_O)        0.124     5.193 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[2]_i_1/O
                         net (fo=2, routed)           0.577     5.770    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11][2]
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     5.894 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2/O
                         net (fo=1, routed)           0.451     6.345    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_2_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1/O
                         net (fo=7, routed)           0.603     7.073    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_1_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.197 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=13, routed)          0.463     7.660    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/i__carry_i_5/O
                         net (fo=1, routed)           0.695     8.479    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach_n_77
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     8.855 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.737     9.592    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/rd_fifo_free_space[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.295     9.887 r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[0]_i_1/O
                         net (fo=1, routed)           0.000     9.887    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/p_1_in[0]
    SLICE_X0Y11          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.544     9.403    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y11          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/C
                         clock pessimism              0.230     9.633    
                         clock uncertainty           -0.106     9.527    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.077     9.604    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.272ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 3.104ns (48.465%)  route 3.301ns (51.535%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 9.358 - 6.666 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.674     2.982    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/out
    SLICE_X34Y6          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.478     3.460 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=4, routed)           0.826     4.286    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_8_0[4]
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.301     4.587 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/last_incr_split0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.587    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_17
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.161 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/last_incr_split0_carry/CO[2]
                         net (fo=1, routed)           0.439     5.600    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/CO[0]
    SLICE_X33Y5          LUT2 (Prop_lut2_I0_O)        0.310     5.910 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_8/O
                         net (fo=3, routed)           0.424     6.333    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue_n_15
    SLICE_X33Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.457 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_10/O
                         net (fo=8, routed)           0.448     6.905    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_10_n_0
    SLICE_X33Y3          LUT2 (Prop_lut2_I0_O)        0.120     7.025 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_3/O
                         net (fo=2, routed)           0.507     7.533    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_3_n_0
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.327     7.860 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_7/O
                         net (fo=1, routed)           0.000     7.860    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_i_7_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.393 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry/CO[3]
                         net (fo=1, routed)           0.000     8.393    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.730 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_length_i_carry__0/O[1]
                         net (fo=3, routed)           0.657     9.387    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/DIB0
    SLICE_X30Y3          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.499     9.358    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/WCLK
    SLICE_X30Y3          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB/CLK
                         clock pessimism              0.230     9.588    
                         clock uncertainty           -0.106     9.482    
    SLICE_X30Y3          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.367     9.115    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                 -0.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.560     0.901    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y12         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.134    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X16Y12         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.827     1.197    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y12         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X16Y12         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.114    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.560     0.901    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y12         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y12         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.092     1.134    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X16Y12         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.827     1.197    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X16Y12         RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X16Y12         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.114    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMD32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.590     0.931    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y5          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     1.072 r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.164    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X38Y5          RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.859     1.229    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y5          RAMS32                                       r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.144    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X0Y1   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB36_X0Y1   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB18_X2Y2   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB18_X2Y2   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y2   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.666       3.722      RAMB36_X2Y2   u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X0Y3   ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.666       4.090      RAMB36_X0Y2   ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X1Y2   ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.666       4.090      RAMB36_X1Y1   ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y0   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y2   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X30Y2   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X6Y12   u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y12  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X10Y12  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_50m
  To Clock:  sys_clk_50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk_50m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmiX5_clk_wiz_0_1
  To Clock:  clk_hdmiX5_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.811ns,  Total Violation       -3.390ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmiX5_clk_wiz_0_1
Waveform(ns):       { 0.000 0.672 }
Period(ns):         1.345
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.345       -0.811     BUFGCTRL_X0Y2    hdmi_clk/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y80     hdmi_out/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y79     hdmi_out/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y56     hdmi_out/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y55     hdmi_out/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y54     hdmi_out/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y53     hdmi_out/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y78     hdmi_out/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.345       -0.322     OLOGIC_X0Y77     hdmi_out/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1.345       0.096      MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1.345       212.015    MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_clk_wiz_0_1
  To Clock:  clk_hdmi_clk_wiz_0_1

Setup :          101  Failing Endpoints,  Worst Slack       -1.013ns,  Total Violation      -42.337ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/coeff101/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 2.934ns (39.354%)  route 4.521ns (60.646%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 5.400 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.750    -0.584    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X1Y8           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff101/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.150 r  ikun_video_scale/u_video_scale/coeff101/P[11]
                         net (fo=25, routed)          0.829     0.678    ikun_video_scale/u_video_scale/coeff101_n_94
    SLICE_X27Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12/O
                         net (fo=33, routed)          1.063     1.866    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.990 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11/O
                         net (fo=2, routed)           0.530     2.520    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11_n_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15/O
                         net (fo=1, routed)           0.000     2.644    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.157 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.157    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.480 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16/O[1]
                         net (fo=3, routed)           0.835     4.315    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16_n_6
    SLICE_X13Y23         LUT5 (Prop_lut5_I4_O)        0.306     4.621 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11/O
                         net (fo=2, routed)           0.415     5.036    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2/O
                         net (fo=2, routed)           0.840     6.000    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6/O
                         net (fo=1, routed)           0.000     6.124    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.525 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.639 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.648    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_1_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.871 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.871    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg0[15]
    SLICE_X14Y25         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.484     5.400    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X14Y25         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[15]/C
                         clock pessimism              0.488     5.887    
                         clock uncertainty           -0.091     5.796    
    SLICE_X14Y25         FDCE (Setup_fdce_C_D)        0.062     5.858    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[15]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/coeff101/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 2.931ns (39.378%)  route 4.512ns (60.622%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 5.400 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.750    -0.584    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X1Y8           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff101/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.150 r  ikun_video_scale/u_video_scale/coeff101/P[11]
                         net (fo=25, routed)          0.829     0.678    ikun_video_scale/u_video_scale/coeff101_n_94
    SLICE_X27Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12/O
                         net (fo=33, routed)          1.063     1.866    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.990 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11/O
                         net (fo=2, routed)           0.530     2.520    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11_n_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15/O
                         net (fo=1, routed)           0.000     2.644    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.157 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.157    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.480 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16/O[1]
                         net (fo=3, routed)           0.835     4.315    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16_n_6
    SLICE_X13Y23         LUT5 (Prop_lut5_I4_O)        0.306     4.621 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11/O
                         net (fo=2, routed)           0.415     5.036    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2/O
                         net (fo=2, routed)           0.840     6.000    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6/O
                         net (fo=1, routed)           0.000     6.124    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.525 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.859 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.859    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg0[12]
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.484     5.400    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[12]/C
                         clock pessimism              0.488     5.887    
                         clock uncertainty           -0.091     5.796    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.062     5.858    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[12]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/coeff101/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 2.910ns (39.206%)  route 4.512ns (60.794%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 5.400 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.750    -0.584    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X1Y8           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff101/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.150 r  ikun_video_scale/u_video_scale/coeff101/P[11]
                         net (fo=25, routed)          0.829     0.678    ikun_video_scale/u_video_scale/coeff101_n_94
    SLICE_X27Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12/O
                         net (fo=33, routed)          1.063     1.866    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.990 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11/O
                         net (fo=2, routed)           0.530     2.520    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11_n_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15/O
                         net (fo=1, routed)           0.000     2.644    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.157 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.157    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.480 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16/O[1]
                         net (fo=3, routed)           0.835     4.315    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16_n_6
    SLICE_X13Y23         LUT5 (Prop_lut5_I4_O)        0.306     4.621 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11/O
                         net (fo=2, routed)           0.415     5.036    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2/O
                         net (fo=2, routed)           0.840     6.000    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6/O
                         net (fo=1, routed)           0.000     6.124    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.525 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.838 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.838    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg0[14]
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.484     5.400    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]/C
                         clock pessimism              0.488     5.887    
                         clock uncertainty           -0.091     5.796    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.062     5.858    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/coeff101/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 2.836ns (38.594%)  route 4.512ns (61.406%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 5.400 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.750    -0.584    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X1Y8           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff101/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.150 r  ikun_video_scale/u_video_scale/coeff101/P[11]
                         net (fo=25, routed)          0.829     0.678    ikun_video_scale/u_video_scale/coeff101_n_94
    SLICE_X27Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12/O
                         net (fo=33, routed)          1.063     1.866    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.990 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11/O
                         net (fo=2, routed)           0.530     2.520    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11_n_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15/O
                         net (fo=1, routed)           0.000     2.644    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.157 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.157    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.480 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16/O[1]
                         net (fo=3, routed)           0.835     4.315    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16_n_6
    SLICE_X13Y23         LUT5 (Prop_lut5_I4_O)        0.306     4.621 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11/O
                         net (fo=2, routed)           0.415     5.036    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2/O
                         net (fo=2, routed)           0.840     6.000    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6/O
                         net (fo=1, routed)           0.000     6.124    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.525 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.764 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.764    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg0[13]
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.484     5.400    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[13]/C
                         clock pessimism              0.488     5.887    
                         clock uncertainty           -0.091     5.796    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.062     5.858    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[13]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/coeff101/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 2.820ns (38.460%)  route 4.512ns (61.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 5.400 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.750    -0.584    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X1Y8           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff101/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.150 r  ikun_video_scale/u_video_scale/coeff101/P[11]
                         net (fo=25, routed)          0.829     0.678    ikun_video_scale/u_video_scale/coeff101_n_94
    SLICE_X27Y22         LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12/O
                         net (fo=33, routed)          1.063     1.866    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_12_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.990 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11/O
                         net (fo=2, routed)           0.530     2.520    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_11_n_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15/O
                         net (fo=1, routed)           0.000     2.644    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[6]_i_15_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.157 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.157    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[6]_i_3_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.480 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16/O[1]
                         net (fo=3, routed)           0.835     4.315    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_16_n_6
    SLICE_X13Y23         LUT5 (Prop_lut5_I4_O)        0.306     4.621 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11/O
                         net (fo=2, routed)           0.415     5.036    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_11_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.160 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2/O
                         net (fo=2, routed)           0.840     6.000    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_2_n_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.124 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6/O
                         net (fo=1, routed)           0.000     6.124    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10[10]_i_6_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.525 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[10]_i_1_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.748 r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.748    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg0[11]
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.484     5.400    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X14Y24         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[11]/C
                         clock pessimism              0.488     5.887    
                         clock uncertainty           -0.091     5.796    
    SLICE_X14Y24         FDCE (Setup_fdce_C_D)        0.062     5.858    ikun_video_scale/u_video_scale/blend_mult_generate[0].product10_reg[11]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff01_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 3.683ns (49.176%)  route 3.806ns (50.824%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 5.405 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.669    -0.665    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X26Y12         FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.246 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/Q
                         net (fo=43, routed)          0.970     0.724    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[8]
    SLICE_X29Y13         LUT6 (Prop_lut6_I4_O)        0.297     1.021 r  ikun_video_scale/u_video_scale/coeff01[8]_i_45/O
                         net (fo=16, routed)          0.693     1.714    ikun_video_scale/u_video_scale/coeff01[8]_i_45_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.838 r  ikun_video_scale/u_video_scale/coeff01[4]_i_30/O
                         net (fo=1, routed)           0.190     2.028    ikun_video_scale/u_video_scale/coeff01[4]_i_30_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     2.475 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13/O[3]
                         net (fo=2, routed)           0.889     3.364    ikun_video_scale_n_10
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.332     3.696 r  coeff01[4]_i_6/O
                         net (fo=2, routed)           0.633     4.328    coeff01[4]_i_6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.873     5.201 r  coeff01_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.432     5.633    ikun_video_scale/u_video_scale/coeff01_reg[8]_0[7]
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857     6.490 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    ikun_video_scale/u_video_scale/coeff01_reg[4]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.824 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.824    ikun_video_scale/u_video_scale/coeff011[14]
    SLICE_X29Y18         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.489     5.405    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X29Y18         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[6]/C
                         clock pessimism              0.588     5.993    
                         clock uncertainty           -0.091     5.901    
    SLICE_X29Y18         FDCE (Setup_fdce_C_D)        0.062     5.963    ikun_video_scale/u_video_scale/coeff01_reg[6]
  -------------------------------------------------------------------
                         required time                          5.963    
                         arrival time                          -6.824    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.840ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff01_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.662ns (49.034%)  route 3.806ns (50.966%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 5.405 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.669    -0.665    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X26Y12         FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.246 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/Q
                         net (fo=43, routed)          0.970     0.724    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[8]
    SLICE_X29Y13         LUT6 (Prop_lut6_I4_O)        0.297     1.021 r  ikun_video_scale/u_video_scale/coeff01[8]_i_45/O
                         net (fo=16, routed)          0.693     1.714    ikun_video_scale/u_video_scale/coeff01[8]_i_45_n_0
    SLICE_X29Y12         LUT4 (Prop_lut4_I3_O)        0.124     1.838 r  ikun_video_scale/u_video_scale/coeff01[4]_i_30/O
                         net (fo=1, routed)           0.190     2.028    ikun_video_scale/u_video_scale/coeff01[4]_i_30_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     2.475 r  ikun_video_scale/u_video_scale/coeff01_reg[4]_i_13/O[3]
                         net (fo=2, routed)           0.889     3.364    ikun_video_scale_n_10
    SLICE_X28Y15         LUT3 (Prop_lut3_I2_O)        0.332     3.696 r  coeff01[4]_i_6/O
                         net (fo=2, routed)           0.633     4.328    coeff01[4]_i_6_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.109 r  coeff01_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.109    coeff01_reg[4]_i_2_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.424 r  coeff01_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.432     5.856    ikun_video_scale/u_video_scale/coeff01_reg[8]_0[11]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.947     6.803 r  ikun_video_scale/u_video_scale/coeff01_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.803    ikun_video_scale/u_video_scale/coeff011[16]
    SLICE_X29Y18         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.489     5.405    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X29Y18         FDCE                                         r  ikun_video_scale/u_video_scale/coeff01_reg[8]/C
                         clock pessimism              0.588     5.993    
                         clock uncertainty           -0.091     5.901    
    SLICE_X29Y18         FDCE (Setup_fdce_C_D)        0.062     5.963    ikun_video_scale/u_video_scale/coeff01_reg[8]
  -------------------------------------------------------------------
                         required time                          5.963    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 -0.840    

Slack (VIOLATED) :        -0.830ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff001/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.840ns (21.759%)  route 3.020ns (78.241%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 5.505 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.669    -0.665    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X26Y12         FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.246 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/Q
                         net (fo=43, routed)          0.979     0.733    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[8]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.297     1.030 r  ikun_video_scale/u_video_scale/coeff001_i_9/O
                         net (fo=6, routed)           1.059     2.089    ikun_video_scale/u_video_scale/coeff001_i_9_n_0
    SLICE_X20Y16         LUT3 (Prop_lut3_I2_O)        0.124     2.213 r  ikun_video_scale/u_video_scale/coeff001_i_2/O
                         net (fo=1, routed)           0.982     3.196    ikun_video_scale/u_video_scale/coeff001_i_2_n_0
    DSP48_X0Y6           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff001/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.590     5.505    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X0Y6           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff001/CLK
                         clock pessimism              0.488     5.993    
                         clock uncertainty           -0.091     5.901    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536     2.365    ikun_video_scale/u_video_scale/coeff001
  -------------------------------------------------------------------
                         required time                          2.365    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                 -0.830    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff11_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 3.480ns (46.790%)  route 3.958ns (53.210%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 5.401 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.669    -0.665    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X26Y12         FDCE                                         r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.246 r  ikun_video_scale/u_video_scale/yScaleAmount_reg[8]/Q
                         net (fo=43, routed)          1.272     1.027    ikun_video_scale/u_video_scale/yScaleAmount_reg_n_0_[8]
    SLICE_X23Y13         LUT6 (Prop_lut6_I0_O)        0.297     1.324 r  ikun_video_scale/u_video_scale/coeff11[0]_i_24/O
                         net (fo=2, routed)           0.635     1.958    ikun_video_scale/u_video_scale/coeff11[0]_i_24_n_0
    SLICE_X25Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.343 r  ikun_video_scale/u_video_scale/coeff11_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.343    ikun_video_scale/u_video_scale/coeff11_reg[0]_i_12_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.571 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_28/CO[2]
                         net (fo=2, routed)           0.714     3.286    ikun_video_scale/u_video_scale/coeff11_reg[8]_i_28_n_1
    SLICE_X27Y18         LUT4 (Prop_lut4_I1_O)        0.313     3.599 f  ikun_video_scale/u_video_scale/coeff11[8]_i_17/O
                         net (fo=2, routed)           0.360     3.958    ikun_video_scale/u_video_scale/coeff11[8]_i_17_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.082 r  ikun_video_scale/u_video_scale/coeff11[8]_i_8/O
                         net (fo=2, routed)           0.541     4.623    ikun_video_scale/u_video_scale/coeff11[8]_i_8_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.747 r  ikun_video_scale/u_video_scale/coeff11[8]_i_12/O
                         net (fo=1, routed)           0.000     4.747    ikun_video_scale/u_video_scale/coeff11[8]_i_12_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.390 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.436     5.826    ikun_video_scale/u_video_scale/coeff112[14]
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.947     6.773 r  ikun_video_scale/u_video_scale/coeff11_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.773    ikun_video_scale/u_video_scale/coeff111[16]
    SLICE_X25Y18         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.485     5.401    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X25Y18         FDCE                                         r  ikun_video_scale/u_video_scale/coeff11_reg[8]/C
                         clock pessimism              0.588     5.989    
                         clock uncertainty           -0.091     5.897    
    SLICE_X25Y18         FDCE (Setup_fdce_C_D)        0.062     5.959    ikun_video_scale/u_video_scale/coeff11_reg[8]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                 -0.813    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 ikun_video_scale/u_video_scale/xBlend_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/coeff001/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.704ns (19.406%)  route 2.924ns (80.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.218ns = ( 5.505 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.669    -0.665    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X27Y12         FDCE                                         r  ikun_video_scale/u_video_scale/xBlend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.209 r  ikun_video_scale/u_video_scale/xBlend_reg[1]/Q
                         net (fo=42, routed)          1.185     0.977    ikun_video_scale/u_video_scale/xBlend[1]
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.124     1.101 r  ikun_video_scale/u_video_scale/coeff101_i_9/O
                         net (fo=3, routed)           0.579     1.679    ikun_video_scale/u_video_scale/coeff101_i_9_n_0
    SLICE_X24Y14         LUT2 (Prop_lut2_I1_O)        0.124     1.803 r  ikun_video_scale/u_video_scale/coeff101_i_3/O
                         net (fo=2, routed)           1.159     2.963    ikun_video_scale/u_video_scale/coeff0030_in[6]
    DSP48_X0Y6           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff001/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.590     5.505    ikun_video_scale/u_video_scale/clk_hdmi
    DSP48_X0Y6           DSP48E1                                      r  ikun_video_scale/u_video_scale/coeff001/CLK
                         clock pessimism              0.488     5.993    
                         clock uncertainty           -0.091     5.901    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722     2.179    ikun_video_scale/u_video_scale/coeff001
  -------------------------------------------------------------------
                         required time                          2.179    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 -0.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.599%)  route 0.250ns (52.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.558    -0.468    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y11         FDRE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.340 r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/Q
                         net (fo=1, routed)           0.250    -0.090    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][0]
    SLICE_X24Y11         LUT4 (Prop_lut4_I0_O)        0.099     0.009 r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     0.009    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X24Y11         FDRE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y11         FDRE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.496    -0.205    
    SLICE_X24Y11         FDRE (Hold_fdre_C_D)         0.121    -0.084    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_video_scale/blend_mult_generate[2].o_vout_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.280%)  route 0.341ns (70.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.554    -0.472    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X31Y20         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[2].o_vout_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].o_vout_data_reg[21]/Q
                         net (fo=1, routed)           0.341     0.009    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X1Y1          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.873    -0.654    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y1          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.386    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    -0.090    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.553%)  route 0.273ns (62.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.556    -0.470    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y14         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.306 r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=3, routed)           0.273    -0.034    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[0]
    SLICE_X23Y11         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDCE (Hold_fdce_C_D)         0.071    -0.134    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_video_scale/blend_mult_generate[1].product01_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.249ns (51.888%)  route 0.231ns (48.112%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.551    -0.475    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X23Y29         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[1].product01_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  ikun_video_scale/u_video_scale/blend_mult_generate[1].product01_reg[27]/Q
                         net (fo=3, routed)           0.231    -0.103    ikun_video_scale/u_video_scale/blend_mult_generate[1].product01_reg[10]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.058 r  ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data[11]_i_7/O
                         net (fo=1, routed)           0.000    -0.058    ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data[11]_i_7_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.005 r  ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.005    ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg1[11]
    SLICE_X17Y29         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.820    -0.707    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X17Y29         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[11]/C
                         clock pessimism              0.496    -0.211    
    SLICE_X17Y29         FDCE (Hold_fdce_C_D)         0.105    -0.106    ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.562    -0.464    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y9          FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.214    -0.109    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram_1[0]
    RAMB36_X1Y2          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.871    -0.656    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y2          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.407    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.224    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_video_scale/blend_mult_generate[2].o_vout_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.277%)  route 0.358ns (71.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.554    -0.472    ikun_video_scale/u_video_scale/clk_hdmi
    SLICE_X31Y20         FDCE                                         r  ikun_video_scale/u_video_scale/blend_mult_generate[2].o_vout_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  ikun_video_scale/u_video_scale/blend_mult_generate[2].o_vout_data_reg[20]/Q
                         net (fo=1, routed)           0.358     0.026    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X1Y1          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.873    -0.654    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y1          RAMB36E1                                     r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.386    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.090    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.135%)  route 0.176ns (57.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.562    -0.464    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y34          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]/Q
                         net (fo=6, routed)           0.176    -0.161    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[11]
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.867    -0.660    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.411    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.130    -0.281    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.553    -0.473    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.276    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X7Y24          FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.818    -0.709    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.236    -0.473    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.076    -0.397    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.270    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X7Y31          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.825    -0.702    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y31          FDRE                                         r  ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.235    -0.467    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.075    -0.392    ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             clk_hdmi_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.553    -0.473    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.276    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X7Y24          FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.818    -0.709    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y24          FDRE                                         r  ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.236    -0.473    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.075    -0.398    ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_clk_wiz_0_1
Waveform(ns):       { 0.000 3.361 }
Period(ns):         6.723
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.723       4.147      RAMB36_X1Y5      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.723       4.147      RAMB36_X1Y5      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.723       4.147      RAMB18_X2Y8      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.723       4.147      RAMB18_X2Y8      ikun_video_scale/u_video_scale/ramRB/ram_generate[0].ram_inst_i/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.723       4.147      RAMB36_X1Y6      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.723       4.147      RAMB36_X1Y6      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.723       4.147      RAMB18_X2Y9      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.723       4.147      RAMB18_X2Y9      ikun_video_scale/u_video_scale/ramRB/ram_generate[1].ram_inst_i/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.723       4.147      RAMB36_X2Y6      ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.723       4.147      RAMB36_X2Y6      ikun_video_scale/u_video_scale/ramRB/ram_generate[2].ram_inst_i/ram_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.723       206.637    MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X8Y28      ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X8Y28      ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X20Y39     ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X20Y39     ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X15Y29     ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X14Y29     ikun_video_scale/u_video_scale/blend_mult_generate[0].product11_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X29Y29     ikun_video_scale/u_video_scale/blend_mult_generate[0].readData01Reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X17Y29     ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X17Y29     ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X17Y29     ikun_video_scale/u_video_scale/blend_mult_generate[1].o_vout_data_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X8Y28      ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X8Y28      ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X20Y39     ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.361       2.381      SLICE_X20Y39     ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X14Y31     ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.361       2.861      SLICE_X15Y31     ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X33Y17     ikun_video_scale/u_video_scale/xScaleAmount_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X32Y17     ikun_video_scale/u_video_scale/xScaleAmount_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X33Y17     ikun_video_scale/u_video_scale/xScaleAmount_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.361       2.861      SLICE_X38Y17     ikun_video_scale/u_video_scale/yScaleAmount_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sensor_clk_wiz_0_1
  To Clock:  clk_sensor_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.246ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.704ns (26.689%)  route 1.934ns (73.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           1.118     0.914    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X27Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.038 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2/O
                         net (fo=3, routed)           0.815     1.853    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2_n_0
    SLICE_X27Y46         LUT5 (Prop_lut5_I0_O)        0.124     1.977 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.977    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[2]
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y46         FDCE (Setup_fdce_C_D)        0.031    39.223    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                 37.246    

Slack (MET) :             37.260ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.734ns (27.513%)  route 1.934ns (72.487%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           1.118     0.914    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X27Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.038 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2/O
                         net (fo=3, routed)           0.815     1.853    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2_n_0
    SLICE_X27Y46         LUT5 (Prop_lut5_I1_O)        0.154     2.007 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.007    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[3]
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y46         FDCE (Setup_fdce_C_D)        0.075    39.267    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.267    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 37.260    

Slack (MET) :             37.392ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.743ns (33.692%)  route 1.462ns (66.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.242 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.987     0.745    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.324     1.069 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.475     1.544    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[4]
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)       -0.255    38.937    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                 37.392    

Slack (MET) :             37.471ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.842ns (34.900%)  route 1.571ns (65.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.242 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.904     0.662    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]
    SLICE_X27Y45         LUT6 (Prop_lut6_I0_O)        0.299     0.961 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2/O
                         net (fo=3, routed)           0.667     1.628    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2_n_0
    SLICE_X27Y45         LUT3 (Prop_lut3_I1_O)        0.124     1.752 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.752    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[7]
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y45         FDCE (Setup_fdce_C_D)        0.031    39.223    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 37.471    

Slack (MET) :             37.478ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.842ns (35.028%)  route 1.562ns (64.972%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.242 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.904     0.662    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]
    SLICE_X27Y45         LUT6 (Prop_lut6_I0_O)        0.299     0.961 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2/O
                         net (fo=3, routed)           0.658     1.619    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2_n_0
    SLICE_X27Y45         LUT4 (Prop_lut4_I1_O)        0.124     1.743 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.743    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[8]
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y45         FDCE (Setup_fdce_C_D)        0.029    39.221    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         39.221    
                         arrival time                          -1.743    
  -------------------------------------------------------------------
                         slack                                 37.478    

Slack (MET) :             37.498ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.868ns (35.723%)  route 1.562ns (64.277%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.242 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.904     0.662    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]
    SLICE_X27Y45         LUT6 (Prop_lut6_I0_O)        0.299     0.961 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2/O
                         net (fo=3, routed)           0.658     1.619    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_2_n_0
    SLICE_X27Y45         LUT5 (Prop_lut5_I2_O)        0.150     1.769 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.769    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[9]
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y45         FDCE (Setup_fdce_C_D)        0.075    39.267    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         39.267    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                 37.498    

Slack (MET) :             37.622ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.839ns (37.136%)  route 1.420ns (62.864%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.242 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.987     0.745    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X27Y44         LUT2 (Prop_lut2_I1_O)        0.296     1.041 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_2/O
                         net (fo=1, routed)           0.433     1.474    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_2_n_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.598    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[6]
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.029    39.221    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         39.221    
                         arrival time                          -1.598    
  -------------------------------------------------------------------
                         slack                                 37.622    

Slack (MET) :             37.759ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.704ns (33.117%)  route 1.422ns (66.883%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.205 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           1.118     0.914    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X27Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.038 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2/O
                         net (fo=3, routed)           0.303     1.341    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_2_n_0
    SLICE_X27Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.465 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.465    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_i_1_n_0
    SLICE_X27Y46         FDPE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDPE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y46         FDPE (Setup_fdpe_C_D)        0.032    39.224    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         39.224    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 37.759    

Slack (MET) :             38.013ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.715ns (38.228%)  route 1.155ns (61.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.242 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           1.155     0.913    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X27Y44         LUT6 (Prop_lut6_I3_O)        0.296     1.209 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.209    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[5]
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
                         clock pessimism              0.622    39.314    
                         clock uncertainty           -0.123    39.192    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)        0.031    39.223    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 38.013    

Slack (MET) :             38.494ns  (required time - arrival time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_sensor_clk_wiz_0_1 rise@40.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.743ns (50.943%)  route 0.715ns (49.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.673    -0.661    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.419    -0.242 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.715     0.474    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X27Y46         LUT2 (Prop_lut2_I1_O)        0.324     0.798 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.798    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[1]
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000    40.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    41.459 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.621    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    35.502 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.102    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.193 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          1.499    38.692    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                         clock pessimism              0.647    39.339    
                         clock uncertainty           -0.123    39.217    
    SLICE_X27Y46         FDCE (Setup_fdce_C_D)        0.075    39.292    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         39.292    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                 38.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.335 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.130    -0.205    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X27Y46         LUT5 (Prop_lut5_I4_O)        0.104    -0.101 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[3]
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y46         FDCE (Hold_fdce_C_D)         0.107    -0.356    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.335 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.130    -0.205    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X27Y46         LUT5 (Prop_lut5_I2_O)        0.098    -0.107 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[2]
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y46         FDCE (Hold_fdce_C_D)         0.092    -0.371    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.335 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.130    -0.205    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]
    SLICE_X27Y46         LUT6 (Prop_lut6_I3_O)        0.098    -0.107 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_i_1_n_0
    SLICE_X27Y46         FDPE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDPE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y46         FDPE (Hold_fdpe_C_D)         0.092    -0.371    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/dri_clk_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.180    -0.142    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X27Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.097 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[6]
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.091    -0.372    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.335 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.160    -0.175    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.102    -0.073 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[9]
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y45         FDCE (Hold_fdce_C_D)         0.107    -0.356    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.513%)  route 0.168ns (42.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.128    -0.335 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.168    -0.168    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[4]
    SLICE_X27Y44         LUT6 (Prop_lut6_I0_O)        0.099    -0.069 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[5]
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.092    -0.371    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.242    -0.080    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]
    SLICE_X27Y46         LUT2 (Prop_lut2_I0_O)        0.043    -0.037 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[1]
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y46         FDCE (Hold_fdce_C_D)         0.107    -0.356    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.211%)  route 0.244ns (56.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.244    -0.078    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X27Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.033 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.033    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[8]
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
                         clock pessimism              0.249    -0.447    
    SLICE_X27Y45         FDCE (Hold_fdce_C_D)         0.091    -0.356    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.011%)  route 0.246ns (56.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y44         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/Q
                         net (fo=5, routed)           0.246    -0.076    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[6]
    SLICE_X27Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.031 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[7]
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y45         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
                         clock pessimism              0.249    -0.447    
    SLICE_X27Y45         FDCE (Hold_fdce_C_D)         0.092    -0.355    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sensor_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sensor_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sensor_clk_wiz_0_1 rise@0.000ns - clk_sensor_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.563    -0.463    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.322 f  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.242    -0.080    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]
    SLICE_X27Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.035 r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_1[0]
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sensor_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_sensor_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    -0.696    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_sensor
    SLICE_X27Y46         FDCE                                         r  ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
                         clock pessimism              0.233    -0.463    
    SLICE_X27Y46         FDCE (Hold_fdce_C_D)         0.092    -0.371    ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sensor_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    hdmi_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y45     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y45     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y45     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y45     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y46     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y44     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y45     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y45     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y45     ikun_sensor/ikun_ov5640_rx/u_i2c_driver/clk_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hdmi_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y6    hdmi_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  hdmi_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.718ns (20.982%)  route 2.704ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.400 - 6.666 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.674     2.982    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y9          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.851     4.252    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2
    SLICE_X16Y8          LUT3 (Prop_lut3_I2_O)        0.299     4.551 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          1.853     6.404    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X0Y14          FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.542     9.401    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y14          FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.230     9.631    
                         clock uncertainty           -0.106     9.525    
    SLICE_X0Y14          FDCE (Recov_fdce_C_CLR)     -0.319     9.206    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.718ns (20.982%)  route 2.704ns (79.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 9.400 - 6.666 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.674     2.982    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y9          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.851     4.252    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2
    SLICE_X16Y8          LUT3 (Prop_lut3_I2_O)        0.299     4.551 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space[9]_i_3/O
                         net (fo=10, routed)          1.853     6.404    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset_sync_cc
    SLICE_X0Y14          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.542     9.401    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X0Y14          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.230     9.631    
                         clock uncertainty           -0.106     9.525    
    SLICE_X0Y14          FDPE (Recov_fdpe_C_PRE)     -0.319     9.206    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.580ns (17.594%)  route 2.717ns (82.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.403     6.350    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.580ns (17.594%)  route 2.717ns (82.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.403     6.350    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.580ns (17.594%)  route 2.717ns (82.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.403     6.350    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.580ns (17.594%)  route 2.717ns (82.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.403     6.350    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.580ns (17.594%)  route 2.717ns (82.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.403     6.350    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.580ns (17.594%)  route 2.717ns (82.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.403     6.350    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.580ns (17.617%)  route 2.712ns (82.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.398     6.345    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X37Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X37Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_0 rise@6.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.580ns (17.617%)  route 2.712ns (82.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 9.428 - 6.666 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.745     3.053    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y15         FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.314     4.823    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.398     6.345    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X37Y13         FDCE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.767    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.858 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        1.570     9.428    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X37Y13         FDCE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.267     9.696    
                         clock uncertainty           -0.106     9.590    
    SLICE_X37Y13         FDCE (Recov_fdce_C_CLR)     -0.405     9.185    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  2.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.564     0.905    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X15Y1          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.166    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X15Y2          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.832     1.202    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X15Y2          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.281     0.921    
    SLICE_X15Y2          FDPE (Remov_fdpe_C_PRE)     -0.149     0.772    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.936%)  route 0.134ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.564     0.905    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X15Y1          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.134     1.166    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X15Y2          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.832     1.202    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X15Y2          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.281     0.921    
    SLICE_X15Y2          FDPE (Remov_fdpe_C_PRE)     -0.149     0.772    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.908%)  route 0.210ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.567     0.908    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y1           FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.210     1.245    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y1           FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.835     1.205    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X8Y1           FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.262     0.943    
    SLICE_X8Y1           FDPE (Remov_fdpe_C_PRE)     -0.125     0.818    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.908%)  route 0.210ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.567     0.908    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y1           FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.210     1.245    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y1           FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.835     1.205    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X8Y1           FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.262     0.943    
    SLICE_X8Y1           FDPE (Remov_fdpe_C_PRE)     -0.125     0.818    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.908%)  route 0.210ns (62.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.567     0.908    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y1           FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDPE (Prop_fdpe_C_Q)         0.128     1.036 f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.210     1.245    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y1           FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.835     1.205    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X8Y1           FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.262     0.943    
    SLICE_X8Y1           FDPE (Remov_fdpe_C_PRE)     -0.125     0.818    u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.589     0.930    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y7          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.071 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.119     1.190    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.164     1.399    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y6          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.861     1.231    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y6          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.262     0.969    
    SLICE_X41Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     0.874    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.589     0.930    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y7          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.071 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.119     1.190    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.164     1.399    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y6          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.861     1.231    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y6          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.262     0.969    
    SLICE_X41Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     0.874    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.589     0.930    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y7          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.071 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.119     1.190    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.164     1.399    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y6          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.861     1.231    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y6          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.262     0.969    
    SLICE_X41Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     0.874    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.589     0.930    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y7          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.071 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.119     1.190    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.164     1.399    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y6          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.861     1.231    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y6          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.262     0.969    
    SLICE_X41Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     0.874    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.589     0.930    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y7          FDRE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     1.071 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.119     1.190    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.235 f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.164     1.399    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X41Y6          FDPE                                         f  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_design_1/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    u_design_1/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  u_design_1/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2664, routed)        0.861     1.231    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y6          FDPE                                         r  u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.262     0.969    
    SLICE_X41Y6          FDPE (Remov_fdpe_C_PRE)     -0.095     0.874    u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_clk_wiz_0_1
  To Clock:  clk_hdmi_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.456ns (24.753%)  route 1.386ns (75.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 5.416 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.754    -0.580    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.456    -0.124 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.386     1.262    hdmi_out/encoder_g/AR[0]
    SLICE_X29Y47         FDCE                                         f  hdmi_out/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.500     5.416    hdmi_out/encoder_g/clk_hdmi
    SLICE_X29Y47         FDCE                                         r  hdmi_out/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.588     6.004    
                         clock uncertainty           -0.091     5.912    
    SLICE_X29Y47         FDCE (Recov_fdce_C_CLR)     -0.405     5.507    hdmi_out/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.507    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.456ns (25.198%)  route 1.354ns (74.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 5.415 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.754    -0.580    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.456    -0.124 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.354     1.230    hdmi_out/encoder_g/AR[0]
    SLICE_X29Y46         FDCE                                         f  hdmi_out/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.499     5.415    hdmi_out/encoder_g/clk_hdmi
    SLICE_X29Y46         FDCE                                         r  hdmi_out/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.588     6.003    
                         clock uncertainty           -0.091     5.911    
    SLICE_X29Y46         FDCE (Recov_fdce_C_CLR)     -0.405     5.506    hdmi_out/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.506    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.456ns (25.198%)  route 1.354ns (74.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 5.415 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.754    -0.580    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.456    -0.124 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.354     1.230    hdmi_out/encoder_g/AR[0]
    SLICE_X28Y46         FDCE                                         f  hdmi_out/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.499     5.415    hdmi_out/encoder_g/clk_hdmi
    SLICE_X28Y46         FDCE                                         r  hdmi_out/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.588     6.003    
                         clock uncertainty           -0.091     5.911    
    SLICE_X28Y46         FDCE (Recov_fdce_C_CLR)     -0.319     5.592    hdmi_out/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.592    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.981%)  route 1.117ns (71.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 5.417 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.754    -0.580    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.456    -0.124 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.117     0.994    hdmi_out/encoder_g/AR[0]
    SLICE_X32Y48         FDCE                                         f  hdmi_out/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.501     5.417    hdmi_out/encoder_g/clk_hdmi
    SLICE_X32Y48         FDCE                                         r  hdmi_out/encoder_g/dout_reg[0]/C
                         clock pessimism              0.588     6.005    
                         clock uncertainty           -0.091     5.913    
    SLICE_X32Y48         FDCE (Recov_fdce_C_CLR)     -0.319     5.594    hdmi_out/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.981%)  route 1.117ns (71.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 5.417 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.754    -0.580    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.456    -0.124 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.117     0.994    hdmi_out/encoder_g/AR[0]
    SLICE_X32Y48         FDCE                                         f  hdmi_out/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.501     5.417    hdmi_out/encoder_g/clk_hdmi
    SLICE_X32Y48         FDCE                                         r  hdmi_out/encoder_g/dout_reg[1]/C
                         clock pessimism              0.588     6.005    
                         clock uncertainty           -0.091     5.913    
    SLICE_X32Y48         FDCE (Recov_fdce_C_CLR)     -0.319     5.594    hdmi_out/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.981%)  route 1.117ns (71.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 5.417 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.754    -0.580    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.456    -0.124 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.117     0.994    hdmi_out/encoder_g/AR[0]
    SLICE_X32Y48         FDCE                                         f  hdmi_out/encoder_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.501     5.417    hdmi_out/encoder_g/clk_hdmi
    SLICE_X32Y48         FDCE                                         r  hdmi_out/encoder_g/dout_reg[3]/C
                         clock pessimism              0.588     6.005    
                         clock uncertainty           -0.091     5.913    
    SLICE_X32Y48         FDCE (Recov_fdce_C_CLR)     -0.319     5.594    hdmi_out/encoder_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_g/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.456ns (28.981%)  route 1.117ns (71.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 5.417 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.754    -0.580    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.456    -0.124 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.117     0.994    hdmi_out/encoder_g/AR[0]
    SLICE_X32Y48         FDCE                                         f  hdmi_out/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.501     5.417    hdmi_out/encoder_g/clk_hdmi
    SLICE_X32Y48         FDCE                                         r  hdmi_out/encoder_g/dout_reg[6]/C
                         clock pessimism              0.588     6.005    
                         clock uncertainty           -0.091     5.913    
    SLICE_X32Y48         FDCE (Recov_fdce_C_CLR)     -0.319     5.594    hdmi_out/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          5.594    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.719%)  route 1.078ns (70.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 5.413 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.666    -0.668    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.078     0.866    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y10         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.497     5.413    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y10         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.588     6.001    
                         clock uncertainty           -0.091     5.909    
    SLICE_X27Y10         FDCE (Recov_fdce_C_CLR)     -0.405     5.504    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          5.504    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.719%)  route 1.078ns (70.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 5.413 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.666    -0.668    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.078     0.866    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y10         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.497     5.413    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y10         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.588     6.001    
                         clock uncertainty           -0.091     5.909    
    SLICE_X27Y10         FDCE (Recov_fdce_C_CLR)     -0.405     5.504    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.504    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.723ns  (clk_hdmi_clk_wiz_0_1 rise@6.723ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.456ns (29.719%)  route 1.078ns (70.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 5.413 - 6.723 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.195 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.435    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.666    -0.668    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          1.078     0.866    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y10         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      6.723     6.723 r  
    U18                                               0.000     6.723 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     6.723    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.182 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.344    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118     2.225 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.824    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.915 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        1.497     5.413    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y10         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism              0.588     6.001    
                         clock uncertainty           -0.091     5.909    
    SLICE_X27Y10         FDCE (Recov_fdce_C_CLR)     -0.405     5.504    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.504    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.351    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.351    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDCE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDCE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDCE (Remov_fdce_C_CLR)     -0.146    -0.351    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDPE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.354    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDPE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.354    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDPE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.354    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDPE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.354    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.387%)  route 0.293ns (69.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.559    -0.467    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y14         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDPE (Prop_fdpe_C_Q)         0.128    -0.339 f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.293    -0.046    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y11         FDPE                                         f  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.826    -0.701    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y11         FDPE                                         r  ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.496    -0.205    
    SLICE_X23Y11         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.354    ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_r/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.014%)  route 0.220ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.592    -0.434    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.220    -0.073    hdmi_out/encoder_r/AR[0]
    SLICE_X38Y43         FDCE                                         f  hdmi_out/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.859    -0.668    hdmi_out/encoder_r/clk_hdmi
    SLICE_X38Y43         FDCE                                         r  hdmi_out/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.268    -0.400    
    SLICE_X38Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    hdmi_out/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 hdmi_out/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Destination:            hdmi_out/encoder_r/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_hdmi_clk_wiz_0_1  {rise@0.000ns fall@3.361ns period=6.723ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_clk_wiz_0_1 rise@0.000ns - clk_hdmi_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.014%)  route 0.220ns (60.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.534 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.052    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.592    -0.434    hdmi_out/reset_syn/clk_hdmi
    SLICE_X40Y45         FDPE                                         r  hdmi_out/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 f  hdmi_out/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.220    -0.073    hdmi_out/encoder_r/AR[0]
    SLICE_X38Y43         FDCE                                         f  hdmi_out/encoder_r/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  i_clk_50m (IN)
                         net (fo=0)                   0.000     0.000    hdmi_clk/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  hdmi_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    hdmi_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.084 r  hdmi_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.556    hdmi_clk/inst/clk_hdmi_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  hdmi_clk/inst/clkout2_buf/O
                         net (fo=1037, routed)        0.859    -0.668    hdmi_out/encoder_r/clk_hdmi
    SLICE_X38Y43         FDCE                                         r  hdmi_out/encoder_r/dout_reg[4]/C
                         clock pessimism              0.268    -0.400    
    SLICE_X38Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.467    hdmi_out/encoder_r/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.394    





