{"vcs1":{"timestamp_begin":1677613663.749795552, "rt":0.37, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1677613664.184661159, "rt":0.42, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1677613664.658535753, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677613663.436566626}
{"VCS_COMP_START_TIME": 1677613663.436566626}
{"VCS_COMP_END_TIME": 1677613664.927010669}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338076}}
{"stitch_vcselab": {"peak_mem": 238952}}
