{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511032132394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511032132400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 21:08:52 2017 " "Processing started: Sat Nov 18 21:08:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511032132400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032132400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032132400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511032132853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511032132853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_2 " "Found entity 1: Lab3_2" {  } { { "Lab3_2.bdf" "" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032146581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032146581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec32.v 1 1 " "Found 1 design units, including 1 entities, in source file dec32.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEC32 " "Found entity 1: DEC32" {  } { { "DEC32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/DEC32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032146584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032146584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.sv" "" { Text "D:/QuartusLab/Lab3/Lab3_2/reg32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032146585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032146585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/mux32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032146587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032146587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg32_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_32 " "Found entity 1: reg32_32" {  } { { "reg32_32.sv" "" { Text "D:/QuartusLab/Lab3/Lab3_2/reg32_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032146588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032146588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_2 " "Elaborating entity \"Lab3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511032146624 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "sel\[4..0\] mux32 inst \"RA\" " "Width mismatch in port \"sel\[4..0\]\" of instance \"inst\" and type mux32 -- source is \"\"RA\"\"" {  } { { "Lab3_2.bdf" "" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { { 648 1064 1064 656 "" "" } { 656 1064 1184 656 "" "" } { -1568 1184 1184 656 "" "" } { -1568 -24 1184 -1568 "" "" } { -1576 -192 -24 -1560 "RA" "" } { 88 992 1136 648 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032146690 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "sel\[4..0\] mux32 inst3 \"RB\" " "Width mismatch in port \"sel\[4..0\]\" of instance \"inst3\" and type mux32 -- source is \"\"RB\"\"" {  } { { "Lab3_2.bdf" "" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { { 1240 1064 1064 2272 "" "" } { 2272 96 1064 2272 "" "" } { 2264 -72 96 2280 "RB" "" } { 680 992 1136 1240 "inst3" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032146690 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511032146692 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511032146818 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 18 21:09:06 2017 " "Processing ended: Sat Nov 18 21:09:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511032146818 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511032146818 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511032146818 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032146818 ""}
