# compile vhdl design source files
vhdl xil_defaultlib  "../../../../P2.srcs/sim_1/imports/vhdl_P2/top_circuit_tb.vhd"

# Do not sort compile order
nosort
