/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:1.1-17.14" *)
module helloworldfpga(X, Y, Z, F);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:7.17-7.18" *)
  output F;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:3.17-3.18" *)
  input X;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:4.17-4.18" *)
  input Y;
  (* src = "/data/data/com.termux/files/home/fpga/codes/helloworldfpga.v:5.17-5.18" *)
  input Z;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(_0_),
    .P(F)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(X),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(Y),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .P(Z),
    .Q(_3_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) F_LUT3_O (
    .I0(_2_),
    .I1(_1_),
    .I2(_3_),
    .O(_0_)
  );
endmodule
