<!DOCTYPE myNewXML>
<hardware xmlns:xi="http://www.w3.org/2001/XInclude">
 <version minor="0" major="1" revision="0"/>
 <xi:include href="NO_cables.php">
  <xi:fallback/>
 </xi:include>
 <vendor name="FPGA pro"/>
 <clockModels>
  <clockModel name="uly">
   <clockNetwork name="uyoygo" lvds="false"/>
  </clockModel>
 </clockModels>
 <resetModels>
  <resetModel name="iuo_">
   <resetNetwork name="ActiveLow" lvds="false"/>
  </resetModel>
 </resetModels>
 <units>
  <unit name="1UNIT_A">
   <fpgaRef name="xcku035sfva784"/>
   <clockRef name="uly"/>
   <resetRef name="iuo_"/>
  </unit>
 </units>
 <modules>
  <module name="successfully">
   <instances>
    <instance moduleRef="1UNIT_A" name="182"/>
   </instances>
  </module>
 </modules>
</hardware>
