# testlist generated on 2023-11-01 10:21 GMT
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode01.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode01
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode02.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode02
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode03.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode03
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode04.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode04
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode05.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode05
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode06.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode06
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode07.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode07
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode07.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode08.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode08
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode08.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode09.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/Smode_pages_in_Smode/Smode_pages_in_Smode09.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - Smode_page_in_Smode09
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/Smode_pages_in_Smode/Smode_pages_in_Smode09.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit07.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit07
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit07.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit08.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit08
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit08.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit09.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit09.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit09
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit09.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit10.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit10.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit10
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit10.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit11.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit11.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit11
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit11.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit12.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/access_bit/access_bit12.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - access_bit12
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/access_bit/access_bit12.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - dirty_bit01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - dirty_bit02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - dirty_bit03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - dirty_bit04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - dirty_bit05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/dirty_bit/dirty_bit06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - dirty_bit06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/dirty_bit/dirty_bit06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte01.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte02.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte03.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte04.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte05.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte06.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte07.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE07
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte07.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte08.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE08
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte08.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte09.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte09.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE09
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte09.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte10.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte10.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE10
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte10.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte11.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte11.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE11
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte11.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte12.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/invalid_pte/invalid_pte12.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - invalid_PTE12
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/invalid_pte/invalid_pte12.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage01.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage01
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage02.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage02
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage03.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage03
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage04.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage04
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage05.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage05
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage06.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage06
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage07.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage07
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage07.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage08.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/misaligned_superpage/misaligned_superpage08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - misaligned_superpage08
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/misaligned_superpage/misaligned_superpage08.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_set01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_set02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_set03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_set04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_set05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_set/mxr_set06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_set06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_set/mxr_set06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_unset01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_unset02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_unset03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_unset04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_unset05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/mxr_unset/mxr_unset06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - mxr_unset06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/mxr_unset/mxr_unset06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte01.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - nonleaf_pte01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte02.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - nonleaf_pte02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte03.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/non_leaf_pte/non_leaf_pte03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - nonleaf_pte03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/non_leaf_pte/non_leaf_pte03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa01.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pa01
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa02.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pa02
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa03.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pa03
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa04.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pa04
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa05.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pa05
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa06.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_physical_address/pmp_pa06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pa06
  test_path: 
    /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_physical_address/pmp_pa06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte07.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte07
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte07.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte08.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte08
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte08.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte09.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte09.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte09
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte09.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte10.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte10.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte10
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte10.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte11.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte11.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte11
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte11.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte12.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/pmp_pte/pmp_pte12.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - pmp_pte12
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/pmp_pte/pmp_pte12.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx01.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx02.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx03.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx04.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx05.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx06.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx07.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx07
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx07.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx08.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx08
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx08.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx09.S:
  commit_id: '-'
  work_dir: 
    /home/ammar/Documents/my-github/riscv-ctg/riscof_work/reserved_rwx/reserved_rwx09.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - reserved_rwx09
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/reserved_rwx/reserved_rwx09.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_set01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_set02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_set03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_set04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_set05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_set/sum_set06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_set06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_set/sum_set06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_unset01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_unset02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_unset03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_unset04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_unset05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/sum_unset/sum_unset06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sum_unset06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/sum_unset/sum_unset06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_set01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_set02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_set03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_set04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_set05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_set/ubit_set06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_set06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_set/ubit_set06.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_unset01
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset01.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_unset02
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset02.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_unset03
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset03.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_unset04
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset04.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_unset05
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset05.S
/home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/my-github/riscv-ctg/riscof_work/ubit_unset/ubit_unset06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - ubit_unset06
  test_path: /home/ammar/Documents/my-github/riscv-ctg/vm_sv39/ubit_unset/ubit_unset06.S
