
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29786
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.840 ; gain = 0.000 ; free physical = 1566 ; free virtual = 5932
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/aj/Desktop/RISCV-pipelined/src_files/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (1#1) [/home/aj/Desktop/RISCV-pipelined/src_files/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:185]
WARNING: [Synth 8-567] referenced signal 'opcode' should be on the sensitivity list [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:63]
WARNING: [Synth 8-567] referenced signal 'funct3' should be on the sensitivity list [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:63]
WARNING: [Synth 8-567] referenced signal 'funct7' should be on the sensitivity list [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:63]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:7]
WARNING: [Synth 8-7071] port 'ld' of module 'control' is unconnected for instance 'c0' [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:243]
WARNING: [Synth 8-7023] instance 'c0' of module 'control' has 13 connections declared, but only 12 given [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:243]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/aj/Desktop/RISCV-pipelined/src_files/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [/home/aj/Desktop/RISCV-pipelined/src_files/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [/home/aj/Desktop/RISCV-pipelined/src_files/ID_EX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (4#1) [/home/aj/Desktop/RISCV-pipelined/src_files/ID_EX.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/aj/Desktop/RISCV-pipelined/src_files/ALU.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aj/Desktop/RISCV-pipelined/src_files/ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [/home/aj/Desktop/RISCV-pipelined/src_files/ALU.v:12]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [/home/aj/Desktop/RISCV-pipelined/src_files/EX_MEM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (6#1) [/home/aj/Desktop/RISCV-pipelined/src_files/EX_MEM.v:4]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [/home/aj/Desktop/RISCV-pipelined/src_files/MEM_WB.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (7#1) [/home/aj/Desktop/RISCV-pipelined/src_files/MEM_WB.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'memtoreg_o' does not match port width (3) of module 'MEM_WB' [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:484]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:503]
INFO: [Synth 8-6155] done synthesizing module 'processor' (8#1) [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2287.840 ; gain = 0.000 ; free physical = 1599 ; free virtual = 5966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2287.840 ; gain = 0.000 ; free physical = 1599 ; free virtual = 5966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1598 ; free virtual = 5965
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_o_reg' [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'wmask_o_reg' [/home/aj/Desktop/RISCV-pipelined/src_files/control.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'res_o_reg' [/home/aj/Desktop/RISCV-pipelined/src_files/ALU.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'reg_wrdata_reg' [/home/aj/Desktop/RISCV-pipelined/src_files/processor.v:273]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1516 ; free virtual = 5884
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 40    
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 61    
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1332 ; free virtual = 5705
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1333 ; free virtual = 5706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1337 ; free virtual = 5710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1358 ; free virtual = 5730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1358 ; free virtual = 5730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1358 ; free virtual = 5730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1358 ; free virtual = 5730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1358 ; free virtual = 5730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1358 ; free virtual = 5730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   160|
|3     |LUT1   |   159|
|4     |LUT2   |    69|
|5     |LUT3   |   179|
|6     |LUT4   |   286|
|7     |LUT5   |   316|
|8     |LUT6   |  1845|
|9     |MUXF7  |   827|
|10    |MUXF8  |   128|
|11    |FDRE   |  2726|
|12    |LD     |   134|
|13    |IBUF   |    98|
|14    |OBUF   |   266|
|15    |OBUFT  |   128|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  7324|
|2     |  r0     |regfile |  4609|
|3     |  a0     |ALU     |   153|
|4     |  c0     |control |     6|
|5     |  pr1    |IF_ID   |   100|
|6     |  r1     |ID_EX   |  1307|
|7     |  r2     |EX_MEM  |   175|
|8     |  r3     |MEM_WB  |   374|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1358 ; free virtual = 5730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.758 ; gain = 7.918 ; free physical = 1359 ; free virtual = 5731
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2295.766 ; gain = 7.918 ; free physical = 1359 ; free virtual = 5731
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2295.766 ; gain = 0.000 ; free physical = 1441 ; free virtual = 5814
INFO: [Netlist 29-17] Analyzing 1249 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2319.770 ; gain = 0.000 ; free physical = 1369 ; free virtual = 5742
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  LD => LDCE: 134 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:44 . Memory (MB): peak = 2319.770 ; gain = 32.016 ; free physical = 1515 ; free virtual = 5888
INFO: [Common 17-1381] The checkpoint '/home/aj/Desktop/RISCV-pipelined/MP2/MP2.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 20 13:44:23 2021...
