digraph "CFG for '_Z10stencil_1dPiS_i' function" {
	label="CFG for '_Z10stencil_1dPiS_i' function";

	Node0x616de70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = add nuw nsw i32 %4, 3\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !7\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = mul i32 %14, %10\l  %16 = add i32 %15, %4\l  %17 = udiv i32 %13, %10\l  %18 = mul i32 %17, %10\l  %19 = icmp ugt i32 %13, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %10\l  %23 = add i32 %10, %2\l  %24 = icmp ult i32 %16, %23\l  br i1 %24, label %25, label %83\l|{<s0>T|<s1>F}}"];
	Node0x616de70:s0 -> Node0x6170540;
	Node0x616de70:s1 -> Node0x61705d0;
	Node0x6170540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%25:\l25:                                               \l  %26 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %5\l  %27 = icmp ult i32 %4, 3\l  %28 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %4\l  %29 = add nuw nsw i32 %5, %10\l  %30 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %29\l  %31 = add nuw nsw i32 %4, 6\l  %32 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %31\l  %33 = add nuw nsw i32 %4, 5\l  %34 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %33\l  %35 = add nuw nsw i32 %4, 4\l  %36 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %35\l  %37 = add nuw nsw i32 %4, 2\l  %38 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %37\l  %39 = add nuw nsw i32 %4, 1\l  %40 = getelementptr inbounds [262 x i32], [262 x i32] addrspace(3)*\l... @_ZZ10stencil_1dPiS_iE4temp, i32 0, i32 %39\l  br label %41\l}"];
	Node0x6170540 -> Node0x6171350;
	Node0x6171350 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%41:\l41:                                               \l  %42 = phi i32 [ %16, %25 ], [ %81, %80 ]\l  store i32 0, i32 addrspace(3)* %26, align 4, !tbaa !16\l  %43 = icmp slt i32 %42, %2\l  br i1 %43, label %44, label %48\l|{<s0>T|<s1>F}}"];
	Node0x6171350:s0 -> Node0x6171810;
	Node0x6171350:s1 -> Node0x61718a0;
	Node0x6171810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%44:\l44:                                               \l  %45 = sext i32 %42 to i64\l  %46 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %45\l  %47 = load i32, i32 addrspace(1)* %46, align 4, !tbaa !16\l  store i32 %47, i32 addrspace(3)* %26, align 4, !tbaa !16\l  br label %48\l}"];
	Node0x6171810 -> Node0x61718a0;
	Node0x61718a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  br i1 %27, label %49, label %63\l|{<s0>T|<s1>F}}"];
	Node0x61718a0:s0 -> Node0x6172270;
	Node0x61718a0:s1 -> Node0x61722c0;
	Node0x6172270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%49:\l49:                                               \l  store i32 0, i32 addrspace(3)* %28, align 4, !tbaa !16\l  %50 = icmp sgt i32 %42, 2\l  br i1 %50, label %51, label %56\l|{<s0>T|<s1>F}}"];
	Node0x6172270:s0 -> Node0x61724e0;
	Node0x6172270:s1 -> Node0x6172530;
	Node0x61724e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%51:\l51:                                               \l  %52 = add nsw i32 %42, -3\l  %53 = zext i32 %52 to i64\l  %54 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %53\l  %55 = load i32, i32 addrspace(1)* %54, align 4, !tbaa !16\l  store i32 %55, i32 addrspace(3)* %28, align 4, !tbaa !16\l  br label %56\l}"];
	Node0x61724e0 -> Node0x6172530;
	Node0x6172530 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%56:\l56:                                               \l  store i32 0, i32 addrspace(3)* %30, align 4, !tbaa !16\l  %57 = add i32 %42, %10\l  %58 = icmp slt i32 %57, %2\l  br i1 %58, label %59, label %63\l|{<s0>T|<s1>F}}"];
	Node0x6172530:s0 -> Node0x6172b60;
	Node0x6172530:s1 -> Node0x61722c0;
	Node0x6172b60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%59:\l59:                                               \l  %60 = sext i32 %57 to i64\l  %61 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %60\l  %62 = load i32, i32 addrspace(1)* %61, align 4, !tbaa !16\l  store i32 %62, i32 addrspace(3)* %30, align 4, !tbaa !16\l  br label %63\l}"];
	Node0x6172b60 -> Node0x61722c0;
	Node0x61722c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %43, label %64, label %80\l|{<s0>T|<s1>F}}"];
	Node0x61722c0:s0 -> Node0x6173170;
	Node0x61722c0:s1 -> Node0x6171440;
	Node0x6173170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%64:\l64:                                               \l  %65 = load i32, i32 addrspace(3)* %32, align 4, !tbaa !16\l  %66 = load i32, i32 addrspace(3)* %34, align 4, !tbaa !16\l  %67 = load i32, i32 addrspace(3)* %36, align 4, !tbaa !16\l  %68 = load i32, i32 addrspace(3)* %26, align 4, !tbaa !16\l  %69 = load i32, i32 addrspace(3)* %38, align 4, !tbaa !16\l  %70 = load i32, i32 addrspace(3)* %40, align 4, !tbaa !16\l  %71 = load i32, i32 addrspace(3)* %28, align 4, !tbaa !16\l  %72 = add nsw i32 %70, %71\l  %73 = add nsw i32 %69, %72\l  %74 = add nsw i32 %68, %73\l  %75 = add nsw i32 %67, %74\l  %76 = add nsw i32 %66, %75\l  %77 = add nsw i32 %65, %76\l  %78 = sext i32 %42 to i64\l  %79 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %78\l  store i32 %77, i32 addrspace(1)* %79, align 4, !tbaa !16\l  br label %80\l}"];
	Node0x6173170 -> Node0x6171440;
	Node0x6171440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%80:\l80:                                               \l  %81 = add nsw i32 %42, %22\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %82 = icmp ult i32 %81, %23\l  br i1 %82, label %41, label %83, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x6171440:s0 -> Node0x6171350;
	Node0x6171440:s1 -> Node0x61705d0;
	Node0x61705d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%83:\l83:                                               \l  ret void\l}"];
}
