vendor_name = ModelSim
source_file = 1, /home/iamprasann/Desktop/ENDSEM/DUT.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/Testbench.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/Gates.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/AND_3.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/AND_4.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/OR_5.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/AND_5.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/D_FF.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/Sequence.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/iamprasann/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/iamprasann/Desktop/ENDSEM/db/DUT.cbx.xml
design_name = DUT
instance = comp, \input_vector[0]~I , input_vector[0], DUT, 1
instance = comp, \input_vector[1]~I , input_vector[1], DUT, 1
instance = comp, \input_vector[2]~I , input_vector[2], DUT, 1
instance = comp, \add_instance|FF0|y , add_instance|FF0|y, DUT, 1
instance = comp, \add_instance|N1_out|or_final|Y~0 , add_instance|N1_out|or_final|Y~0, DUT, 1
instance = comp, \add_instance|FF1|y , add_instance|FF1|y, DUT, 1
instance = comp, \add_instance|N2_out|or_final|Y~0 , add_instance|N2_out|or_final|Y~0, DUT, 1
instance = comp, \add_instance|FF2|y , add_instance|FF2|y, DUT, 1
instance = comp, \add_instance|N0_out|or_final|Y~0 , add_instance|N0_out|or_final|Y~0, DUT, 1
instance = comp, \output_vector[0]~I , output_vector[0], DUT, 1
instance = comp, \output_vector[1]~I , output_vector[1], DUT, 1
instance = comp, \output_vector[2]~I , output_vector[2], DUT, 1
