#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep 12 15:19:54 2025
# Process ID         : 81781
# Current directory  : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1
# Command line       : vivado -log soc_intc_stopwatch_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_intc_stopwatch_wrapper.tcl -notrace
# Log file           : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper.vdi
# Journal file       : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.321 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 13811 MB
#-----------------------------------------------------------
source soc_intc_stopwatch_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_pwm_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_pwm_4096step_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_stop_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_keypad_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_ultrasonic_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user16/workspace_vivado/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user16/Tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_intc_stopwatch_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1479.973 ; gain = 0.000 ; free physical = 2938 ; free virtual = 12822
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_proc_sys_reset_0_0/soc_intc_stopwatch_proc_sys_reset_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_proc_sys_reset_0_0/soc_intc_stopwatch_proc_sys_reset_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_proc_sys_reset_0_0/soc_intc_stopwatch_proc_sys_reset_0_0.xdc] for cell 'soc_intc_stopwatch_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_proc_sys_reset_0_0/soc_intc_stopwatch_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_proc_sys_reset_0_0/soc_intc_stopwatch_proc_sys_reset_0_0.xdc] for cell 'soc_intc_stopwatch_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_clk_wiz_0/soc_intc_stopwatch_clk_wiz_0_board.xdc] for cell 'soc_intc_stopwatch_i/clk_wiz/inst'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_clk_wiz_0/soc_intc_stopwatch_clk_wiz_0_board.xdc] for cell 'soc_intc_stopwatch_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_clk_wiz_0/soc_intc_stopwatch_clk_wiz_0.xdc] for cell 'soc_intc_stopwatch_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_clk_wiz_0/soc_intc_stopwatch_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_clk_wiz_0/soc_intc_stopwatch_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2161.312 ; gain = 481.766 ; free physical = 2288 ; free virtual = 12189
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_clk_wiz_0/soc_intc_stopwatch_clk_wiz_0.xdc] for cell 'soc_intc_stopwatch_i/clk_wiz/inst'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_microblaze_riscv_0_0/soc_intc_stopwatch_microblaze_riscv_0_0.xdc] for cell 'soc_intc_stopwatch_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_microblaze_riscv_0_0/soc_intc_stopwatch_microblaze_riscv_0_0.xdc] for cell 'soc_intc_stopwatch_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0.xdc] for cell 'soc_intc_stopwatch_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0.xdc] for cell 'soc_intc_stopwatch_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_uartlite_0_0/soc_intc_stopwatch_axi_uartlite_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_uartlite_0_0/soc_intc_stopwatch_axi_uartlite_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_uartlite_0_0/soc_intc_stopwatch_axi_uartlite_0_0.xdc] for cell 'soc_intc_stopwatch_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_uartlite_0_0/soc_intc_stopwatch_axi_uartlite_0_0.xdc] for cell 'soc_intc_stopwatch_i/axi_uartlite_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_gpio_0_0/soc_intc_stopwatch_axi_gpio_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/axi_btn_gpio_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_gpio_0_0/soc_intc_stopwatch_axi_gpio_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/axi_btn_gpio_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_gpio_0_0/soc_intc_stopwatch_axi_gpio_0_0.xdc] for cell 'soc_intc_stopwatch_i/axi_btn_gpio_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_gpio_0_0/soc_intc_stopwatch_axi_gpio_0_0.xdc] for cell 'soc_intc_stopwatch_i/axi_btn_gpio_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_iic_0_0/soc_intc_stopwatch_axi_iic_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_axi_iic_0_0/soc_intc_stopwatch_axi_iic_0_0_board.xdc] for cell 'soc_intc_stopwatch_i/axi_iic_0/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.srcs/constrs_1/imports/workspace_vivado/Basys-3-Master.xdc]
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0_clocks.xdc] for cell 'soc_intc_stopwatch_i/microblaze_riscv_0_axi_intc/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0/soc_intc_stopwatch_microblaze_riscv_0_axi_intc_0_clocks.xdc] for cell 'soc_intc_stopwatch_i/microblaze_riscv_0_axi_intc/U0'
Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_mdm_1_0/soc_intc_stopwatch_mdm_1_0.xdc] for cell 'soc_intc_stopwatch_i/mdm_1/U0'
Finished Parsing XDC File [/home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_mdm_1_0/soc_intc_stopwatch_mdm_1_0.xdc] for cell 'soc_intc_stopwatch_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_intc_stopwatch_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ip/soc_intc_stopwatch_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.312 ; gain = 0.000 ; free physical = 2312 ; free virtual = 12148
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2161.312 ; gain = 718.996 ; free physical = 2312 ; free virtual = 12148
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2181.125 ; gain = 19.812 ; free physical = 2250 ; free virtual = 12095

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20803ae88

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2199.969 ; gain = 18.844 ; free physical = 2250 ; free virtual = 12093

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20803ae88

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11794

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20803ae88

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11794
Phase 1 Initialization | Checksum: 20803ae88

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11794

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20803ae88

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11794

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20803ae88

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11794
Phase 2 Timer Update And Timing Data Collection | Checksum: 20803ae88

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11794

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 51 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cb64d0e3

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1977 ; free virtual = 11799
Retarget | Checksum: 1cb64d0e3
INFO: [Opt 31-389] Phase Retarget created 82 cells and removed 194 cells
INFO: [Opt 31-1021] In phase Retarget, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e8e28659

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1953 ; free virtual = 11776
Constant propagation | Checksum: 1e8e28659
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1938 ; free virtual = 11761
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1938 ; free virtual = 11761
Phase 5 Sweep | Checksum: 22602988e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2530.953 ; gain = 0.000 ; free physical = 1938 ; free virtual = 11761
Sweep | Checksum: 22602988e
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 22602988e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2562.969 ; gain = 32.016 ; free physical = 1933 ; free virtual = 11755
BUFG optimization | Checksum: 22602988e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22602988e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2562.969 ; gain = 32.016 ; free physical = 1929 ; free virtual = 11752
Shift Register Optimization | Checksum: 22602988e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 22602988e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2562.969 ; gain = 32.016 ; free physical = 1910 ; free virtual = 11732
Post Processing Netlist | Checksum: 22602988e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2c3da166f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2562.969 ; gain = 32.016 ; free physical = 1910 ; free virtual = 11732

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2562.969 ; gain = 0.000 ; free physical = 1910 ; free virtual = 11732
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2c3da166f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2562.969 ; gain = 32.016 ; free physical = 1910 ; free virtual = 11732
Phase 9 Finalization | Checksum: 2c3da166f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2562.969 ; gain = 32.016 ; free physical = 1910 ; free virtual = 11732
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              82  |             194  |                                              7  |
|  Constant propagation         |              10  |              10  |                                              1  |
|  Sweep                        |               2  |              25  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2c3da166f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2562.969 ; gain = 32.016 ; free physical = 1910 ; free virtual = 11732

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 2c3da166f

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1836 ; free virtual = 11657
Ending Power Optimization Task | Checksum: 2c3da166f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2735.812 ; gain = 172.844 ; free physical = 1836 ; free virtual = 11657

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c3da166f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1836 ; free virtual = 11657

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1836 ; free virtual = 11657
Ending Netlist Obfuscation Task | Checksum: 2c3da166f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1836 ; free virtual = 11657
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2735.812 ; gain = 574.500 ; free physical = 1836 ; free virtual = 11657
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_intc_stopwatch_wrapper_drc_opted.rpt -pb soc_intc_stopwatch_wrapper_drc_opted.pb -rpx soc_intc_stopwatch_wrapper_drc_opted.rpx
Command: report_drc -file soc_intc_stopwatch_wrapper_drc_opted.rpt -pb soc_intc_stopwatch_wrapper_drc_opted.pb -rpx soc_intc_stopwatch_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1949 ; free virtual = 11771
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1949 ; free virtual = 11771
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1954 ; free virtual = 11777
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1954 ; free virtual = 11777
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1954 ; free virtual = 11777
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1954 ; free virtual = 11778
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1954 ; free virtual = 11778
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1744 ; free virtual = 11567
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c9e6a31a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1744 ; free virtual = 11567
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1744 ; free virtual = 11567

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18593498f

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1722 ; free virtual = 11544

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2498cf0f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1630 ; free virtual = 11452

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2498cf0f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1630 ; free virtual = 11452
Phase 1 Placer Initialization | Checksum: 2498cf0f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1630 ; free virtual = 11452

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e4d75168

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1553 ; free virtual = 11375

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 272d18038

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1510 ; free virtual = 11333

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 272d18038

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1510 ; free virtual = 11333

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21592bb4b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11211

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1cc5091e9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1383 ; free virtual = 11208

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 19 LUTNM shape to break, 210 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 16, two critical 3, total 19, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 104 nets or LUTs. Breaked 19 LUTs, combined 85 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11204

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           19  |             85  |                   104  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           19  |             85  |                   104  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1e51fbb61

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11211
Phase 2.5 Global Place Phase2 | Checksum: 211442d79

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11211
Phase 2 Global Placement | Checksum: 211442d79

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11211

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 246fe916a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11215

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2cb9ecbb6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11216

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 321a3dc3a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11216

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2d644190c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11216

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 245f7879a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11210

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2da4aab3c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1393 ; free virtual = 11212

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 270909e02

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1393 ; free virtual = 11212

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 28c40901a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1393 ; free virtual = 11214
Phase 3 Detail Placement | Checksum: 28c40901a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1393 ; free virtual = 11214

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1daaf60df

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.939 | TNS=-10.318 |
Phase 1 Physical Synthesis Initialization | Checksum: 22b1ea5c6

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1392 ; free virtual = 11213
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 248729383

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1392 ; free virtual = 11213
Phase 4.1.1.1 BUFG Insertion | Checksum: 1daaf60df

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1392 ; free virtual = 11213

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 274cca64f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140
Phase 4.1 Post Commit Optimization | Checksum: 274cca64f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 274cca64f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 274cca64f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140
Phase 4.3 Placer Reporting | Checksum: 274cca64f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24abeb53e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140
Ending Placer Task | Checksum: 18314b278

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1313 ; free virtual = 11140
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_intc_stopwatch_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1309 ; free virtual = 11136
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_intc_stopwatch_wrapper_utilization_placed.rpt -pb soc_intc_stopwatch_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_intc_stopwatch_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1294 ; free virtual = 11120
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1842 ; free virtual = 11669
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1879 ; free virtual = 11710
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1879 ; free virtual = 11710
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1879 ; free virtual = 11711
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1879 ; free virtual = 11711
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1879 ; free virtual = 11712
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1879 ; free virtual = 11712
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1867 ; free virtual = 11693
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.502 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1867 ; free virtual = 11694
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1840 ; free virtual = 11673
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1840 ; free virtual = 11673
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1840 ; free virtual = 11673
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1840 ; free virtual = 11674
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1840 ; free virtual = 11674
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1840 ; free virtual = 11674
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 67a65572 ConstDB: 0 ShapeSum: 7aed00af RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 1944b158 | NumContArr: 9c801489 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23b16bb1b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1501 ; free virtual = 11329

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23b16bb1b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1501 ; free virtual = 11329

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23b16bb1b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.812 ; gain = 0.000 ; free physical = 1501 ; free virtual = 11329
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dac00c19

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2742.863 ; gain = 7.051 ; free physical = 1443 ; free virtual = 11274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.745  | TNS=0.000  | WHS=-0.143 | THS=-47.262|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00661724 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5655
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5655
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23b88cadb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2742.863 ; gain = 7.051 ; free physical = 1443 ; free virtual = 11274

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23b88cadb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2742.863 ; gain = 7.051 ; free physical = 1443 ; free virtual = 11274

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20a3cf52a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2767.863 ; gain = 32.051 ; free physical = 1413 ; free virtual = 11237
Phase 4 Initial Routing | Checksum: 20a3cf52a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2767.863 ; gain = 32.051 ; free physical = 1413 ; free virtual = 11237

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1450
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.019  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21422cd3f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1316 ; free virtual = 11148

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.087 | TNS=-0.087 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1ea062bd8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524
Phase 5 Rip-up And Reroute | Checksum: 1ea062bd8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14723efd2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.099  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 14723efd2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 14723efd2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524
Phase 6 Delay and Skew Optimization | Checksum: 14723efd2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.099  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 19a486274

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524
Phase 7 Post Hold Fix | Checksum: 19a486274

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.5879 %
  Global Horizontal Routing Utilization  = 2.95172 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19a486274

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19a486274

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1693 ; free virtual = 11524

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 21aecbf6e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1701 ; free virtual = 11526

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 21aecbf6e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1701 ; free virtual = 11526

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.099  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 21aecbf6e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1701 ; free virtual = 11526
Total Elapsed time in route_design: 38.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d03671e6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1701 ; free virtual = 11526
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d03671e6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1701 ; free virtual = 11526

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2783.863 ; gain = 48.051 ; free physical = 1708 ; free virtual = 11533
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_intc_stopwatch_wrapper_drc_routed.rpt -pb soc_intc_stopwatch_wrapper_drc_routed.pb -rpx soc_intc_stopwatch_wrapper_drc_routed.rpx
Command: report_drc -file soc_intc_stopwatch_wrapper_drc_routed.rpt -pb soc_intc_stopwatch_wrapper_drc_routed.pb -rpx soc_intc_stopwatch_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_intc_stopwatch_wrapper_methodology_drc_routed.rpt -pb soc_intc_stopwatch_wrapper_methodology_drc_routed.pb -rpx soc_intc_stopwatch_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_intc_stopwatch_wrapper_methodology_drc_routed.rpt -pb soc_intc_stopwatch_wrapper_methodology_drc_routed.pb -rpx soc_intc_stopwatch_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_intc_stopwatch_wrapper_timing_summary_routed.rpt -pb soc_intc_stopwatch_wrapper_timing_summary_routed.pb -rpx soc_intc_stopwatch_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_intc_stopwatch_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_intc_stopwatch_wrapper_route_status.rpt -pb soc_intc_stopwatch_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_intc_stopwatch_wrapper_bus_skew_routed.rpt -pb soc_intc_stopwatch_wrapper_bus_skew_routed.pb -rpx soc_intc_stopwatch_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_intc_stopwatch_wrapper_power_routed.rpt -pb soc_intc_stopwatch_wrapper_power_summary_routed.pb -rpx soc_intc_stopwatch_wrapper_power_routed.rpx
Command: report_power -file soc_intc_stopwatch_wrapper_power_routed.rpt -pb soc_intc_stopwatch_wrapper_power_summary_routed.pb -rpx soc_intc_stopwatch_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_intc_stopwatch_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2856.406 ; gain = 72.543 ; free physical = 1818 ; free virtual = 11650
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2856.406 ; gain = 0.000 ; free physical = 1817 ; free virtual = 11650
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2856.406 ; gain = 0.000 ; free physical = 1814 ; free virtual = 11654
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.406 ; gain = 0.000 ; free physical = 1814 ; free virtual = 11654
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2856.406 ; gain = 0.000 ; free physical = 1813 ; free virtual = 11654
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.406 ; gain = 0.000 ; free physical = 1813 ; free virtual = 11654
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2856.406 ; gain = 0.000 ; free physical = 1813 ; free virtual = 11655
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2856.406 ; gain = 0.000 ; free physical = 1813 ; free virtual = 11655
INFO: [Common 17-1381] The checkpoint '/home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 12 15:21:41 2025...
#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep 12 15:21:50 2025
# Process ID         : 83864
# Current directory  : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1
# Command line       : vivado -log soc_intc_stopwatch_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_intc_stopwatch_wrapper.tcl -notrace
# Log file           : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/soc_intc_stopwatch_wrapper.vdi
# Journal file       : /home/user16/workspace_vivado/basys3_exam/basys3_exam.runs/impl_1/vivado.jou
# Running On         : user16-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.041 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16648 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20943 MB
# Available Virtual  : 12314 MB
#-----------------------------------------------------------
source soc_intc_stopwatch_wrapper.tcl -notrace
Command: open_checkpoint soc_intc_stopwatch_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1442.293 ; gain = 0.000 ; free physical = 3223 ; free virtual = 13058
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1445.289 ; gain = 0.000 ; free physical = 3232 ; free virtual = 13070
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1524.070 ; gain = 2.000 ; free physical = 3116 ; free virtual = 12957
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.906 ; gain = 0.000 ; free physical = 2489 ; free virtual = 12328
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2104.906 ; gain = 0.000 ; free physical = 2489 ; free virtual = 12328
Read PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2104.906 ; gain = 0.000 ; free physical = 2488 ; free virtual = 12327
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.906 ; gain = 0.000 ; free physical = 2488 ; free virtual = 12327
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2104.906 ; gain = 0.000 ; free physical = 2488 ; free virtual = 12326
Read Physdb Files: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2104.906 ; gain = 0.000 ; free physical = 2488 ; free virtual = 12326
Restored from archive | CPU: 0.510000 secs | Memory: 8.686783 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2104.906 ; gain = 6.938 ; free physical = 2488 ; free virtual = 12326
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.906 ; gain = 0.000 ; free physical = 2488 ; free virtual = 12326
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 78 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2104.906 ; gain = 662.613 ; free physical = 2488 ; free virtual = 12326
Command: write_bitstream -force soc_intc_stopwatch_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user16/Tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10003392 bits.
Writing bitstream ./soc_intc_stopwatch_wrapper.bit...
Writing bitstream ./soc_intc_stopwatch_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2618.832 ; gain = 513.926 ; free physical = 1840 ; free virtual = 11677
INFO: [Common 17-206] Exiting Vivado at Fri Sep 12 15:22:36 2025...
