#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Oct  1 22:37:49 2024
# Process ID: 2152055
# Current directory: /home/sg05060/VPU_Design/VPU/RTL/Header
# Command line: vivado -mode tcl -source /home/sg05060/VPU_Design/sim.tcl
# Log file: /home/sg05060/VPU_Design/VPU/RTL/Header/vivado.log
# Journal file: /home/sg05060/VPU_Design/VPU/RTL/Header/vivado.jou
# Running On        :SALfpga
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 9 3900X 12-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :135006 MB
# Swap memory       :2147 MB
# Total Virtual     :137153 MB
# Available Virtual :128471 MB
#-----------------------------------------------------------
source /home/sg05060/VPU_Design/sim.tcl
# global env_map
# proc get_filename_arr {filelists env} {
#     global search_path
#     global defines 
#     set results {}
# 
#     foreach filelist $filelists {
#         set fp [open $filelist r]
#         set lines [split [read $fp] "\n"]
#         foreach line $lines {
#             set line2 [string map $env $line]
#             if {[string first "+incdir" $line] != -1} {
#                 # incdir
#                 set words [split $line2 "+"]
#                 set inc_path [lindex $words 2]
#                 lappend search_path $inc_path
#             } elseif {[string first "+define" $line] != -1} {
#                 # define
#                 set words [split $line2 "+"]
#                 lappend defines [lindex $words 2]
#             } elseif {[string first ".sv" $line2] != -1} {
#                 # SystemVerilog
#                 lappend results $line2
#             } elseif {[string first ".v" $line2] != -1} {
#                 # Verilog
#                 lappend results $line2
#             }
#         }
#     }
#     return $results
# }
# create_project -force sim $env(VPU_HOME)/vivado/sim_project -part xcvh1582-vsva3697-2MP-e-S
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.805 ; gain = 19.867 ; free physical = 19636 ; free virtual = 122151
# set_property board_part xilinx.com:vhk158:part0:1.1 [current_project]
# set env_map {}
# lappend env_map "\${VPU_HOME}"         $env(VPU_HOME)
# lappend env_map "\${VPU_SIM_HOME}"     $env(VPU_HOME)/SIM2
# set design_filelists "$env(VPU_HOME)/RTL/filelist.f"
# set sim_filelists "$env(VPU_HOME)/SIM2/TB/filelist.f"
# add_files -fileset sources_1 [get_filename_arr $design_filelists $env_map]
# update_compile_order -fileset sources_1
# add_files -fileset sim_1 [get_filename_arr $sim_filelists $env_map]
# update_compile_order -fileset sim_1 
# set_property SOURCE_SET sources_1 [get_filesets sim_1]
# set_property include_dirs $search_path [get_filesets sim_1]
# set_property top top [get_filesets sim_1]
# set_property -name {xsim.compile.xvlog.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
INFO: [Vivado 12-13303] Checking logical NoC and simulation wrapper generation status...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L uvm -prj top_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/FP_ADD_SUB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_ADD_SUB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/FP_MUL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_MUL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_CNTR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_CNTR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_CONTROLLER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_CONTROLLER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_DECODER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_EXEC_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_EXEC_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/VPU_FP_ADD_SUB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_ADD_SUB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/VPU_FP_MAX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_MAX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/VPU_FP_MUL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_MUL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_IF.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_LANE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_LANE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_REDUCTION_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_REDUCTION_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_SRC_PORT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_SRC_PORT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_SRC_PORT_CONTROLLER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_SRC_PORT_CONTROLLER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/SIM2/TB/VPU_TOP_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_TOP_TB
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/sg05060/VPU_Design/VPU/SIM2/TB/VPU_TOP_TB.sv:123]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_WB_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_WB_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_break.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_break
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_combine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_combine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_native_lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_naive_lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_swap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_swap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log -L uvm
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 8 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.top in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1433.766 ; gain = 5.938 ; free physical = 19614 ; free virtual = 122129
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "/home/sg05060/VPU_Design/sim.tcl" line 78)
q
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 22:40:44 2024...
