// Seed: 2293801681
module module_0 (
    id_1,
    id_2
);
  inout uwire id_2;
  inout wire id_1;
  assign id_2 = id_1 == id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd35
) (
    input tri0 _id_0,
    input tri1 id_1,
    output supply1 id_2
    , id_5,
    output wand id_3
);
  wire [1 'h0 : id_0] id_6;
  nor primCall (id_3, id_1, id_6);
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input uwire id_9,
    output wand id_10,
    input tri0 id_11,
    output tri id_12,
    output tri0 id_13
);
  logic id_15;
  ;
  assign id_3 = id_5;
  xnor primCall (id_6, id_2, id_15, id_9, id_0, id_1, id_8, id_5, id_4, id_7);
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
