#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0xd3bc70 .scope module, "zap_test" "zap_test" 2 1;
 .timescale 0 0;
P_0xdc3cc0 .param/l "AL" 0 3 16, C4<1110>;
P_0xdc3d00 .param/l "ALU_OPS" 0 2 4, +C4<00000000000000000000000000100000>;
P_0xdc3d40 .param/l "ARCH_REGS" 0 2 6, +C4<00000000000000000000000000100000>;
P_0xdc3d80 .param/l "CC" 0 3 5, C4<0011>;
P_0xdc3dc0 .param/l "CS" 0 3 4, C4<0010>;
P_0xdc3e00 .param/l "EQ" 0 3 2, C4<0000>;
P_0xdc3e40 .param/l "GE" 0 3 12, C4<1010>;
P_0xdc3e80 .param/l "GT" 0 3 14, C4<1100>;
P_0xdc3ec0 .param/l "HI" 0 3 10, C4<1000>;
P_0xdc3f00 .param/l "LE" 0 3 15, C4<1101>;
P_0xdc3f40 .param/l "LS" 0 3 11, C4<1001>;
P_0xdc3f80 .param/l "LT" 0 3 13, C4<1011>;
P_0xdc3fc0 .param/l "MI" 0 3 6, C4<0100>;
P_0xdc4000 .param/l "NE" 0 3 3, C4<0001>;
P_0xdc4040 .param/l "NV" 0 3 17, C4<1111>;
P_0xdc4080 .param/l "PHY_REGS" 0 2 3, +C4<00000000000000000000000000101110>;
P_0xdc40c0 .param/l "PL" 0 3 7, C4<0101>;
P_0xdc4100 .param/l "SHIFT_OPS" 0 2 5, +C4<00000000000000000000000000000101>;
P_0xdc4140 .param/l "VC" 0 3 9, C4<0111>;
P_0xdc4180 .param/l "VS" 0 3 8, C4<0110>;
v0xbe28b0_0 .net/2u *"_s0", 31 0, L_0xe25c80;  1 drivers
v0xe11840_0 .net/2u *"_s14", 31 0, L_0xe26150;  1 drivers
v0xe118e0_0 .net/2u *"_s16", 0 0, L_0xe261f0;  1 drivers
v0xe11980_0 .net/2u *"_s18", 0 0, L_0xe26290;  1 drivers
v0xe11a70_0 .net/2u *"_s4", 0 0, L_0xe25db0;  1 drivers
v0xe11bb0_0 .net/2u *"_s6", 0 0, L_0xe25ee0;  1 drivers
v0xe11ca0_0 .var/2u "i_clk", 0 0;
v0xe11d40_0 .net/2u "i_data_abort", 0 0, L_0xe26290;  alias, 1 drivers
v0xe11de0_0 .net/2u "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xe11f10_0 .var/2u "i_fiq", 0 0;
v0xe11fb0_0 .net/2u "i_instr_abort", 0 0, L_0xe25ee0;  alias, 1 drivers
v0xe12050_0 .net/2u "i_instruction", 31 0, L_0xe25c80;  alias, 1 drivers
v0xe120f0_0 .net "i_instruction_address", 31 0, v0xbfb090_0;  1 drivers
v0xe12190_0 .var/2u "i_irq", 0 0;
v0xe12230_0 .net/2u "i_rd_data", 31 0, L_0xe26150;  alias, 1 drivers
v0xe12360_0 .var/2u "i_reset", 0 0;
v0xe12400_0 .net/2u "i_valid", 0 0, L_0xe25db0;  alias, 1 drivers
v0xe125b0_0 .net "o_address", 31 0, v0xc37fb0_0;  1 drivers
v0xe12650_0 .net "o_cpsr", 31 0, v0xdfe3c0_0;  1 drivers
v0xe126f0_0 .net "o_fiq_ack", 0 0, v0xdfd7e0_0;  1 drivers
v0xe12790_0 .net "o_irq_ack", 0 0, v0xdfe690_0;  1 drivers
v0xe12830_0 .net "o_mem_reset", 0 0, L_0xe13050;  1 drivers
v0xe128d0_0 .net "o_mem_translate", 0 0, v0xc80d00_0;  1 drivers
v0xe129c0_0 .net "o_pc", 31 0, v0xdfe750_0;  1 drivers
v0xe12a60_0 .net "o_read_en", 0 0, L_0xe25af0;  1 drivers
v0xe12b50_0 .net "o_signed_byte_en", 0 0, v0xc52530_0;  1 drivers
v0xe12c40_0 .net "o_signed_halfword_en", 0 0, v0xc525f0_0;  1 drivers
v0xe12d30_0 .net "o_unsigned_byte_en", 0 0, v0xc80da0_0;  1 drivers
v0xe12e20_0 .net "o_unsigned_halfword_en", 0 0, v0xc80e40_0;  1 drivers
v0xe12f10_0 .net "o_wr_data", 31 0, v0xc52790_0;  1 drivers
v0xe12fb0_0 .net "o_write_en", 0 0, v0xc52850_0;  1 drivers
E_0xb85260 .event negedge, v0xd9ef80_0;
L_0xe25c80 .cast/2 32, v0xb92820_0;
L_0xe25db0 .cast/2 1, v0xb63f40_0;
L_0xe25ee0 .cast/2 1, v0xbfaa30_0;
L_0xe26150 .cast/2 32, v0xd83630_0;
L_0xe261f0 .cast/2 1, v0xdc30d0_0;
L_0xe26290 .cast/2 1, v0xdb4040_0;
S_0xdb1e10 .scope module, "u_d_cache" "cache" 2 118, 4 1 0, S_0xd3bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0xdbc9a0_0 .net "i_address", 31 0, v0xc37fb0_0;  alias, 1 drivers
v0xd9ef80_0 .net "i_clk", 0 0, v0xe11ca0_0;  1 drivers
v0xd46bb0_0 .net "i_data", 31 0, v0xc52790_0;  alias, 1 drivers
v0xd43cd0_0 .net "i_rd_en", 0 0, L_0xe25af0;  alias, 1 drivers
v0xd6af30_0 .net "i_recover", 0 0, L_0xe13050;  alias, 1 drivers
v0xd2e490_0 .net "i_reset", 0 0, v0xe12360_0;  1 drivers
v0xd77f80_0 .net "i_wr_en", 0 0, v0xc52850_0;  alias, 1 drivers
v0xda69c0 .array/2u "mem", 0 65535, 7 0;
v0xdb4040_0 .var "o_abort", 0 0;
v0xda7b30_0 .var "o_address", 31 0;
v0xd83630_0 .var "o_data", 31 0;
v0xd8db90_0 .var "o_hit", 0 0;
v0xdc30d0_0 .var "o_miss", 0 0;
E_0xb7d990 .event posedge, v0xd9ef80_0;
S_0xdb1b90 .scope module, "u_i_cache" "cache" 2 101, 4 1 0, S_0xd3bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_address"
    .port_info 3 /OUTPUT 32 "o_data"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 1 "o_hit"
    .port_info 6 /OUTPUT 1 "o_miss"
    .port_info 7 /OUTPUT 1 "o_abort"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /INPUT 1 "i_rd_en"
    .port_info 10 /INPUT 1 "i_wr_en"
    .port_info 11 /INPUT 1 "i_recover"
v0xb03e50_0 .net "i_address", 31 0, v0xdfe750_0;  alias, 1 drivers
v0xb044d0_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
L_0x7fd6e4da6408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb04080_0 .net "i_data", 31 0, L_0x7fd6e4da6408;  1 drivers
L_0x7fd6e4da6450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc811e0_0 .net "i_rd_en", 0 0, L_0x7fd6e4da6450;  1 drivers
L_0x7fd6e4da64e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xc52a70_0 .net "i_recover", 0 0, L_0x7fd6e4da64e0;  1 drivers
v0xc41dc0_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
L_0x7fd6e4da6498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xc30320_0 .net "i_wr_en", 0 0, L_0x7fd6e4da6498;  1 drivers
v0xbe7880 .array/2u "mem", 0 65535, 7 0;
v0xbfaa30_0 .var "o_abort", 0 0;
v0xbfb090_0 .var "o_address", 31 0;
v0xb92820_0 .var "o_data", 31 0;
v0xb63f40_0 .var "o_hit", 0 0;
v0xb76a10_0 .var "o_miss", 0 0;
S_0xdb41d0 .scope module, "u_zap_top" "zap_top" 2 71, 5 31 0, S_0xd3bc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_instr_abort"
    .port_info 5 /INPUT 32 "i_instruction_address"
    .port_info 6 /OUTPUT 1 "o_read_en"
    .port_info 7 /OUTPUT 1 "o_write_en"
    .port_info 8 /OUTPUT 32 "o_address"
    .port_info 9 /OUTPUT 1 "o_unsigned_byte_en"
    .port_info 10 /OUTPUT 1 "o_signed_byte_en"
    .port_info 11 /OUTPUT 1 "o_unsigned_halfword_en"
    .port_info 12 /OUTPUT 1 "o_signed_halfword_en"
    .port_info 13 /OUTPUT 1 "o_mem_translate"
    .port_info 14 /INPUT 1 "i_data_stall"
    .port_info 15 /INPUT 1 "i_data_abort"
    .port_info 16 /INPUT 32 "i_rd_data"
    .port_info 17 /OUTPUT 32 "o_wr_data"
    .port_info 18 /INPUT 1 "i_fiq"
    .port_info 19 /INPUT 1 "i_irq"
    .port_info 20 /OUTPUT 1 "o_fiq_ack"
    .port_info 21 /OUTPUT 1 "o_irq_ack"
    .port_info 22 /OUTPUT 32 "o_pc"
    .port_info 23 /OUTPUT 32 "o_cpsr"
    .port_info 24 /OUTPUT 1 "o_mem_reset"
P_0xc5da20 .param/l "ALU_OPS" 0 5 38, +C4<00000000000000000000000000100000>;
P_0xc5da60 .param/l "ARCH_REGS" 0 5 34, +C4<00000000000000000000000000100000>;
P_0xc5daa0 .param/l "DATA_ABORT_VECTOR" 0 5 49, +C4<00000000000000000000000000000000>;
P_0xc5dae0 .param/l "FIQ_VECTOR" 0 5 50, +C4<00000000000000000000000000000100>;
P_0xc5db20 .param/l "INSTRUCTION_ABORT_VECTOR" 0 5 52, +C4<00000000000000000000000000001100>;
P_0xc5db60 .param/l "IRQ_VECTOR" 0 5 51, +C4<00000000000000000000000000001000>;
P_0xc5dba0 .param/l "PHY_REGS" 0 5 46, +C4<00000000000000000000000000101110>;
P_0xc5dbe0 .param/l "SHIFT_OPS" 0 5 42, +C4<00000000000000000000000000000101>;
P_0xc5dc20 .param/l "SWI_VECTOR" 0 5 53, +C4<00000000000000000000000000010000>;
P_0xc5dc60 .param/l "UND_VECTOR" 0 5 54, +C4<00000000000000000000000000010100>;
L_0xe13050 .functor BUFZ 1, v0xdfe320_0, C4<0>, C4<0>, C4<0>;
L_0xe25af0 .functor BUFZ 1, v0xc38070_0, C4<0>, C4<0>, C4<0>;
v0xe02170_0 .net "alu_abt_ff", 0 0, v0xc299d0_0;  1 drivers
v0xe02280_0 .net "alu_alu_result_ff", 31 0, v0xc29a90_0;  1 drivers
v0xe098f0_0 .net "alu_alu_result_nxt", 31 0, v0xb8b080_0;  1 drivers
v0xe099b0_0 .net "alu_dav_ff", 0 0, v0xc29bf0_0;  1 drivers
v0xe09a50_0 .net "alu_dav_nxt", 0 0, v0xc203b0_0;  1 drivers
v0xe09b90_0 .net "alu_destination_index_ff", 5 0, v0xc20470_0;  1 drivers
v0xe09c50_0 .net "alu_fiq_ff", 0 0, v0xc37d50_0;  1 drivers
v0xe09d40_0 .net "alu_flags_ff", 3 0, v0xc37e10_0;  1 drivers
v0xe09e50_0 .net "alu_irq_ff", 0 0, v0xc37ef0_0;  1 drivers
v0xe09f80_0 .net "alu_mem_load_ff", 0 0, v0xc38070_0;  1 drivers
v0xe0a020_0 .net "alu_mem_srcdest_index_ff", 5 0, v0xc526b0_0;  1 drivers
v0xe0a0e0_0 .net "alu_pc_plus_8_ff", 31 0, v0xc80fe0_0;  1 drivers
v0xe0a1f0_0 .net "alu_swi_ff", 0 0, v0xc741b0_0;  1 drivers
v0xe0a2e0_0 .net "clear_from_alu", 0 0, v0xc29b30_0;  1 drivers
v0xe0a490_0 .net "clear_from_writeback", 0 0, v0xdfe320_0;  1 drivers
v0xe0a530_0 .net "decode_abt_ff", 0 0, v0xde1cb0_0;  1 drivers
v0xe0a5d0_0 .net "decode_alu_operation_ff", 4 0, v0xde1df0_0;  1 drivers
v0xe0a780_0 .net "decode_alu_source_ff", 32 0, v0xde1f90_0;  1 drivers
v0xe0a870_0 .net "decode_condition_code", 3 0, v0xde2130_0;  1 drivers
v0xe0a960_0 .net "decode_destination_index", 5 0, v0xde22d0_0;  1 drivers
v0xe0aa50_0 .net "decode_fiq_ff", 0 0, v0xde2470_0;  1 drivers
v0xe0ab40_0 .net "decode_flag_update_ff", 0 0, v0xde25d0_0;  1 drivers
v0xe0ac30_0 .net "decode_irq_ff", 0 0, v0xde0e10_0;  1 drivers
v0xe0ad20_0 .net "decode_mem_load_ff", 0 0, v0xde2b20_0;  1 drivers
v0xe0ae10_0 .net "decode_mem_pre_index_ff", 0 0, v0xde2c60_0;  1 drivers
v0xe0af00_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0xde2da0_0;  1 drivers
v0xe0aff0_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0xde2f10_0;  1 drivers
v0xe0b0e0_0 .net "decode_mem_srcdest_index_ff", 5 0, v0xde3080_0;  1 drivers
v0xe0b1f0_0 .net "decode_mem_store_ff", 0 0, v0xde3220_0;  1 drivers
v0xe0b2e0_0 .net "decode_mem_translate_ff", 0 0, v0xde33b0_0;  1 drivers
v0xe0b3d0_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0xde3520_0;  1 drivers
v0xe0b4c0_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0xde3690_0;  1 drivers
v0xe0b5b0_0 .net "decode_pc_plus_8_ff", 31 0, v0xde3800_0;  1 drivers
v0xe0a6e0_0 .net "decode_shift_length_ff", 32 0, v0xde38c0_0;  1 drivers
v0xe0b8d0_0 .net "decode_shift_operation_ff", 2 0, v0xde3a80_0;  1 drivers
v0xe0b9e0_0 .net "decode_shift_source_ff", 32 0, v0xde3c50_0;  1 drivers
v0xe0baf0_0 .net "decode_swi_ff", 0 0, v0xde3ed0_0;  1 drivers
v0xe0bbe0_0 .net "fetch_instr_abort", 0 0, v0xde5610_0;  1 drivers
v0xe0bcd0_0 .net "fetch_instruction", 31 0, v0xde56e0_0;  1 drivers
v0xe0bd90_0 .net "fetch_pc_plus_8_ff", 31 0, v0xde5780_0;  1 drivers
v0xe0bea0_0 .net "fetch_valid", 0 0, v0xde5820_0;  1 drivers
v0xe0bf40_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xe0bfe0_0 .net "i_data_abort", 0 0, L_0xe26290;  alias, 1 drivers
v0xe0c080_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xe0c120_0 .net "i_fiq", 0 0, v0xe11f10_0;  1 drivers
v0xe0c210_0 .net "i_instr_abort", 0 0, L_0xe25ee0;  alias, 1 drivers
v0xe0c2b0_0 .net "i_instruction", 31 0, L_0xe25c80;  alias, 1 drivers
v0xe0c350_0 .net "i_instruction_address", 31 0, v0xbfb090_0;  alias, 1 drivers
v0xe0c440_0 .net "i_irq", 0 0, v0xe12190_0;  1 drivers
v0xe0c530_0 .net "i_rd_data", 31 0, L_0xe26150;  alias, 1 drivers
v0xe0c620_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xe0c6c0_0 .net "i_valid", 0 0, L_0xe25db0;  alias, 1 drivers
v0xe0c760_0 .net "issue_abt_ff", 0 0, v0xdf0330_0;  1 drivers
v0xe0c850_0 .net "issue_alu_operation_ff", 4 0, v0xdf03d0_0;  1 drivers
v0xe0c940_0 .net "issue_alu_source_ff", 32 0, v0xdf04b0_0;  1 drivers
v0xe0ca50_0 .net "issue_alu_source_value_ff", 31 0, v0xdf0590_0;  1 drivers
v0xe0cb10_0 .net "issue_condition_code_ff", 3 0, v0xdf0750_0;  1 drivers
v0xe0cc20_0 .net "issue_destination_index_ff", 5 0, v0xdf0830_0;  1 drivers
v0xe0cd30_0 .net "issue_fiq_ff", 0 0, v0xdf0910_0;  1 drivers
v0xe0ce20_0 .net "issue_flag_update_ff", 0 0, v0xdf09d0_0;  1 drivers
v0xe0cf10_0 .net "issue_irq_ff", 0 0, v0xdf0a90_0;  1 drivers
v0xe0d000_0 .net "issue_mem_load_ff", 0 0, v0xdf0b50_0;  1 drivers
v0xe0d0f0_0 .net "issue_mem_pre_index_ff", 0 0, v0xdf0c10_0;  1 drivers
v0xe0d1e0_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0xdf0cd0_0;  1 drivers
v0xe0d2d0_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0xdf0d90_0;  1 drivers
v0xdee290_0 .net "issue_mem_srcdest_index_ff", 5 0, v0xdf0e50_0;  1 drivers
v0xe0b650_0 .net "issue_mem_srcdest_value_ff", 31 0, v0xdef5e0_0;  1 drivers
v0xe0b760_0 .net "issue_mem_store_ff", 0 0, v0xdf1300_0;  1 drivers
v0xe0d780_0 .net "issue_mem_translate_ff", 0 0, v0xdf13c0_0;  1 drivers
v0xe0d870_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0xdf1480_0;  1 drivers
v0xe0d960_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0xdf1540_0;  1 drivers
v0xe0da50_0 .net "issue_pc_plus_8_ff", 31 0, v0xdf1600_0;  1 drivers
v0xe0db40_0 .net "issue_shift_length_ff", 32 0, v0xdf1a60_0;  1 drivers
v0xe0dc30_0 .net "issue_shift_length_value_ff", 31 0, v0xdf1b40_0;  1 drivers
v0xe0dcd0_0 .net "issue_shift_operation_ff", 2 0, v0xdf1d00_0;  1 drivers
v0xe0dd70_0 .net "issue_shift_source_ff", 32 0, v0xdf1de0_0;  1 drivers
v0xe0de60_0 .net "issue_shift_source_value_ff", 31 0, v0xdf1ec0_0;  1 drivers
v0xe0df90_0 .net "issue_shifter_disable_ff", 0 0, v0xdf2080_0;  1 drivers
v0xe0e030_0 .net "issue_swi_ff", 0 0, v0xdf2330_0;  1 drivers
v0xe0e120_0 .net "memory_alu_result_ff", 31 0, v0xdf72b0_0;  1 drivers
v0xe0e1c0_0 .net "memory_dav_ff", 0 0, v0xdf7350_0;  1 drivers
v0xe0e260_0 .net "memory_destination_index_ff", 5 0, v0xdf7500_0;  1 drivers
v0xe0e300_0 .net "memory_fiq_ff", 0 0, v0xdf75a0_0;  1 drivers
v0xe0e3f0_0 .net "memory_flags_ff", 3 0, v0xdf7640_0;  1 drivers
v0xe0e4e0_0 .net "memory_instr_abort_ff", 0 0, v0xdf76e0_0;  1 drivers
v0xe0e5d0_0 .net "memory_irq_ff", 0 0, v0xdf7780_0;  1 drivers
v0xe0e6c0_0 .net "memory_mem_load_ff", 0 0, v0xdf7820_0;  1 drivers
v0xe0e7b0_0 .net "memory_mem_srcdest_index_ff", 5 0, v0xdf78c0_0;  1 drivers
v0xe0e850_0 .net "memory_pc_plus_8_ff", 31 0, v0xdf7960_0;  1 drivers
v0xe0e940_0 .net "memory_swi_ff", 0 0, v0xdf7a00_0;  1 drivers
v0xe0ea30_0 .net "o_address", 31 0, v0xc37fb0_0;  alias, 1 drivers
v0xe0eb20_0 .net "o_cpsr", 31 0, v0xdfe3c0_0;  alias, 1 drivers
v0xe0ebc0_0 .net "o_fiq_ack", 0 0, v0xdfd7e0_0;  alias, 1 drivers
v0xe0ec60_0 .net "o_irq_ack", 0 0, v0xdfe690_0;  alias, 1 drivers
v0xe0ed00_0 .net "o_mem_reset", 0 0, L_0xe13050;  alias, 1 drivers
v0xe0eda0_0 .net "o_mem_translate", 0 0, v0xc80d00_0;  alias, 1 drivers
v0xe0ee40_0 .net "o_pc", 31 0, v0xdfe750_0;  alias, 1 drivers
v0xe0ef30_0 .net "o_read_en", 0 0, L_0xe25af0;  alias, 1 drivers
v0xe0efd0_0 .net "o_signed_byte_en", 0 0, v0xc52530_0;  alias, 1 drivers
v0xe0f070_0 .net "o_signed_halfword_en", 0 0, v0xc525f0_0;  alias, 1 drivers
v0xe0f110_0 .net "o_unsigned_byte_en", 0 0, v0xc80da0_0;  alias, 1 drivers
v0xe0f1b0_0 .net "o_unsigned_halfword_en", 0 0, v0xc80e40_0;  alias, 1 drivers
v0xe0f250_0 .net "o_wr_data", 31 0, v0xc52790_0;  alias, 1 drivers
v0xe0f340_0 .net "o_write_en", 0 0, v0xc52850_0;  alias, 1 drivers
v0xe0f430_0 .net "pc_from_alu", 31 0, v0xc80f00_0;  1 drivers
v0xe0f520_0 .net "rd_data_0", 31 0, v0xdfe810_0;  1 drivers
v0xe0f610_0 .net "rd_data_1", 31 0, v0xdfe8b0_0;  1 drivers
v0xe0f700_0 .net "rd_data_2", 31 0, v0xdfe950_0;  1 drivers
v0xe0f7f0_0 .net "rd_data_3", 31 0, v0xdfe9f0_0;  1 drivers
v0xe0f8e0_0 .net "rd_index_0", 5 0, v0xdf16e0_0;  1 drivers
v0xe0f9d0_0 .net "rd_index_1", 5 0, v0xdf17c0_0;  1 drivers
v0xe0fac0_0 .net "rd_index_2", 5 0, v0xdf18a0_0;  1 drivers
v0xe0fbb0_0 .net "rd_index_3", 5 0, v0xdf1980_0;  1 drivers
v0xe0fca0_0 .net "shifter_abt_ff", 0 0, v0xe07890_0;  1 drivers
v0xe0fd90_0 .net "shifter_alu_operation_ff", 4 0, v0xe07930_0;  1 drivers
v0xe0fe80_0 .net "shifter_alu_source_value_ff", 31 0, v0xe07a00_0;  1 drivers
v0xe0ff70_0 .net "shifter_condition_code_ff", 3 0, v0xe07ad0_0;  1 drivers
v0xe10060_0 .net "shifter_destination_index_ff", 5 0, v0xe07ba0_0;  1 drivers
v0xe10100_0 .net "shifter_fiq_ff", 0 0, v0xe07c90_0;  1 drivers
v0xe101f0_0 .net "shifter_flag_update_ff", 0 0, v0xe07d30_0;  1 drivers
v0xe102e0_0 .net "shifter_irq_ff", 0 0, v0xe07e00_0;  1 drivers
v0xe103d0_0 .net "shifter_mem_load_ff", 0 0, v0xe07ed0_0;  1 drivers
v0xe10470_0 .net "shifter_mem_pre_index_ff", 0 0, v0xe07fc0_0;  1 drivers
v0xe10560_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0xe08060_0;  1 drivers
v0xe10650_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0xe08100_0;  1 drivers
v0xe10740_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0xe081d0_0;  1 drivers
v0xe107e0_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0xe082c0_0;  1 drivers
v0xe108d0_0 .net "shifter_mem_store_ff", 0 0, v0xe08360_0;  1 drivers
v0xe109c0_0 .net "shifter_mem_translate_ff", 0 0, v0xe08430_0;  1 drivers
v0xe0d370_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0xe08500_0;  1 drivers
v0xe0d460_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0xe085d0_0;  1 drivers
v0xe0d550_0 .net "shifter_pc_plus_8_ff", 31 0, v0xe086a0_0;  1 drivers
v0xe0d660_0 .net "shifter_rrx_ff", 0 0, v0xe08770_0;  1 drivers
v0xe11270_0 .net "shifter_shift_carry_ff", 0 0, v0xe08840_0;  1 drivers
v0xe11310_0 .net "shifter_shift_operation_ff", 2 0, v0xe08910_0;  1 drivers
v0xe113b0_0 .net "shifter_shifted_source_value_ff", 31 0, v0xe089b0_0;  1 drivers
v0xe11450_0 .net "shifter_swi_ff", 0 0, v0xe08b20_0;  1 drivers
v0xe11540_0 .net "stall_from_decode", 0 0, v0xde3e10_0;  1 drivers
v0xe115e0_0 .net "stall_from_issue", 0 0, v0xdf2200_0;  1 drivers
v0xe11680_0 .net "stall_from_shifter", 0 0, v0xe04d00_0;  1 drivers
S_0xd1e310 .scope module, "u_zap_alu_main" "zap_alu_main" 5 517, 6 24 0, S_0xdb41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /INPUT 1 "i_clear_from_writeback"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 6 /INPUT 32 "i_alu_source_value_ff"
    .port_info 7 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 8 /INPUT 1 "i_shift_carry_ff"
    .port_info 9 /INPUT 1 "i_rrx_ff"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 1 "i_abt_ff"
    .port_info 12 /INPUT 1 "i_irq_ff"
    .port_info 13 /INPUT 1 "i_fiq_ff"
    .port_info 14 /INPUT 1 "i_swi_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 4 "i_condition_code_ff"
    .port_info 25 /INPUT 6 "i_destination_index_ff"
    .port_info 26 /INPUT 5 "i_alu_operation_ff"
    .port_info 27 /INPUT 1 "i_flag_update_ff"
    .port_info 28 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 29 /OUTPUT 32 "o_alu_result_ff"
    .port_info 30 /OUTPUT 1 "o_abt_ff"
    .port_info 31 /OUTPUT 1 "o_irq_ff"
    .port_info 32 /OUTPUT 1 "o_fiq_ff"
    .port_info 33 /OUTPUT 1 "o_swi_ff"
    .port_info 34 /OUTPUT 1 "o_dav_ff"
    .port_info 35 /OUTPUT 1 "o_dav_nxt"
    .port_info 36 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 37 /OUTPUT 32 "o_mem_address_ff"
    .port_info 38 /OUTPUT 1 "o_clear_from_alu"
    .port_info 39 /OUTPUT 32 "o_pc_from_alu"
    .port_info 40 /OUTPUT 6 "o_destination_index_ff"
    .port_info 41 /OUTPUT 4 "o_flags_ff"
    .port_info 42 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 43 /OUTPUT 1 "o_mem_load_ff"
    .port_info 44 /OUTPUT 1 "o_mem_store_ff"
    .port_info 45 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 46 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 47 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 49 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 50 /OUTPUT 1 "o_mem_translate_ff"
P_0xdc41d0 .param/l "ADC" 0 7 7, C4<0101>;
P_0xdc4210 .param/l "ADD" 0 7 6, C4<0100>;
P_0xdc4250 .param/l "AL" 0 3 16, C4<1110>;
P_0xdc4290 .param/l "ALU_OPS" 0 6 27, +C4<00000000000000000000000000100000>;
P_0xdc42d0 .param/l "AND" 0 7 2, C4<0000>;
P_0xdc4310 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xdc4350 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xdc4390 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xdc43d0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xdc4410 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xdc4450 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xdc4490 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xdc44d0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xdc4510 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xdc4550 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xdc4590 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xdc45d0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xdc4610 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xdc4650 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xdc4690 .param/l "BIC" 0 7 16, C4<1110>;
P_0xdc46d0 .param/l "C" 1 6 103, +C4<00000000000000000000000000000001>;
P_0xdc4710 .param/l "CC" 0 3 5, C4<0011>;
P_0xdc4750 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xdc4790 .param/l "CMN" 0 7 13, C4<1011>;
P_0xdc47d0 .param/l "CMP" 0 7 12, C4<1010>;
P_0xdc4810 .param/l "CS" 0 3 4, C4<0010>;
P_0xdc4850 .param/l "EOR" 0 7 3, C4<0001>;
P_0xdc4890 .param/l "EQ" 0 3 2, C4<0000>;
P_0xdc48d0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xdc4910 .param/l "GE" 0 3 12, C4<1010>;
P_0xdc4950 .param/l "GT" 0 3 14, C4<1100>;
P_0xdc4990 .param/l "HI" 0 3 10, C4<1000>;
P_0xdc49d0 .param/l "LE" 0 3 15, C4<1101>;
P_0xdc4a10 .param/l "LS" 0 3 11, C4<1001>;
P_0xdc4a50 .param/l "LT" 0 3 13, C4<1011>;
P_0xdc4a90 .param/l "MI" 0 3 6, C4<0100>;
P_0xdc4ad0 .param/l "MLA" 0 7 19, C4<10001>;
P_0xdc4b10 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xdc4b50 .param/l "MOV" 0 7 15, C4<1101>;
P_0xdc4b90 .param/l "MUL" 0 7 18, C4<10000>;
P_0xdc4bd0 .param/l "MVN" 0 7 17, C4<1111>;
P_0xdc4c10 .param/l "N" 1 6 101, +C4<00000000000000000000000000000011>;
P_0xdc4c50 .param/l "NE" 0 3 3, C4<0001>;
P_0xdc4c90 .param/l "NV" 0 3 17, C4<1111>;
P_0xdc4cd0 .param/l "ORR" 0 7 14, C4<1100>;
P_0xdc4d10 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xdc4d50 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xdc4d90 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xdc4dd0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xdc4e10 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xdc4e50 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xdc4e90 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xdc4ed0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xdc4f10 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xdc4f50 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xdc4f90 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xdc4fd0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xdc5010 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xdc5050 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xdc5090 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xdc50d0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xdc5110 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xdc5150 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xdc5190 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xdc51d0 .param/l "PHY_REGS" 0 6 25, +C4<00000000000000000000000000101110>;
P_0xdc5210 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xdc5250 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xdc5290 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xdc52d0 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xdc5310 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xdc5350 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xdc5390 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xdc53d0 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xdc5410 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xdc5450 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xdc5490 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xdc54d0 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xdc5510 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xdc5550 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xdc5590 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xdc55d0 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xdc5610 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xdc5650 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xdc5690 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xdc56d0 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xdc5710 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xdc5750 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xdc5790 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xdc57d0 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xdc5810 .param/l "PL" 0 3 7, C4<0101>;
P_0xdc5850 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xdc5890 .param/l "RSB" 0 7 5, C4<0011>;
P_0xdc58d0 .param/l "RSC" 0 7 9, C4<0111>;
P_0xdc5910 .param/l "SBC" 0 7 8, C4<0110>;
P_0xdc5950 .param/l "SHIFT_OPS" 0 6 26, +C4<00000000000000000000000000000101>;
P_0xdc5990 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xdc59d0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xdc5a10 .param/l "SUB" 0 7 4, C4<0010>;
P_0xdc5a50 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xdc5a90 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xdc5ad0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xdc5b10 .param/l "TST" 0 7 10, C4<1000>;
P_0xdc5b50 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xdc5b90 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xdc5bd0 .param/l "V" 1 6 104, +C4<00000000000000000000000000000000>;
P_0xdc5c10 .param/l "VC" 0 3 9, C4<0111>;
P_0xdc5c50 .param/l "VS" 0 3 8, C4<0110>;
P_0xdc5c90 .param/l "Z" 1 6 102, +C4<00000000000000000000000000000010>;
v0xb2a3a0_0 .var "flags_ff", 3 0;
v0xb2a4a0_0 .var "flags_nxt", 3 0;
v0xb2a580_0 .net "i_abt_ff", 0 0, v0xe07890_0;  alias, 1 drivers
v0xb2a620_0 .net "i_alu_operation_ff", 4 0, v0xe07930_0;  alias, 1 drivers
v0xbadf80_0 .net "i_alu_source_value_ff", 31 0, v0xe07a00_0;  alias, 1 drivers
v0xbae0b0_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xbae170_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xbae260_0 .net "i_condition_code_ff", 3 0, v0xe07ad0_0;  alias, 1 drivers
v0xb5cef0_0 .net "i_cpsr_ff", 31 0, v0xdfe3c0_0;  alias, 1 drivers
v0xb5d060_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xb5d120_0 .net "i_destination_index_ff", 5 0, v0xe07ba0_0;  alias, 1 drivers
v0xb5d200_0 .net "i_fiq_ff", 0 0, v0xe07c90_0;  alias, 1 drivers
v0xb639d0_0 .net "i_flag_update_ff", 0 0, v0xe07d30_0;  alias, 1 drivers
v0xb63a70_0 .net "i_irq_ff", 0 0, v0xe07e00_0;  alias, 1 drivers
v0xb63b30_0 .net "i_mem_load_ff", 0 0, v0xe07ed0_0;  alias, 1 drivers
v0xb63bf0_0 .net "i_mem_pre_index_ff", 0 0, v0xe07fc0_0;  alias, 1 drivers
v0xb63cb0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0xe08060_0;  alias, 1 drivers
v0xb8b190_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0xe08100_0;  alias, 1 drivers
v0xb8b230_0 .net "i_mem_srcdest_index_ff", 5 0, v0xe081d0_0;  alias, 1 drivers
v0xb8b310_0 .net "i_mem_srcdest_value_ff", 31 0, v0xe082c0_0;  alias, 1 drivers
v0xbdffa0_0 .net "i_mem_store_ff", 0 0, v0xe08360_0;  alias, 1 drivers
v0xbe0060_0 .net "i_mem_translate_ff", 0 0, v0xe08430_0;  alias, 1 drivers
v0xbe0120_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0xe08500_0;  alias, 1 drivers
v0xbe01e0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0xe085d0_0;  alias, 1 drivers
v0xbe02a0_0 .net "i_pc_plus_8_ff", 31 0, v0xe086a0_0;  alias, 1 drivers
v0xbe7380_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xbe7420_0 .net "i_rrx_ff", 0 0, v0xe08770_0;  alias, 1 drivers
v0xbe74c0_0 .net "i_shift_carry_ff", 0 0, v0xe08840_0;  alias, 1 drivers
v0xbe7580_0 .net "i_shifted_source_value_ff", 31 0, v0xe089b0_0;  alias, 1 drivers
v0xbe7660_0 .net "i_swi_ff", 0 0, v0xe08b20_0;  alias, 1 drivers
v0xc29910_0 .var "mem_address_nxt", 31 0;
v0xc299d0_0 .var "o_abt_ff", 0 0;
v0xc29a90_0 .var "o_alu_result_ff", 31 0;
v0xb8b080_0 .var "o_alu_result_nxt", 31 0;
v0xc29b30_0 .var "o_clear_from_alu", 0 0;
v0xc29bf0_0 .var "o_dav_ff", 0 0;
v0xc203b0_0 .var "o_dav_nxt", 0 0;
v0xc20470_0 .var "o_destination_index_ff", 5 0;
v0xc37d50_0 .var "o_fiq_ff", 0 0;
v0xc37e10_0 .var "o_flags_ff", 3 0;
v0xc37ef0_0 .var "o_irq_ff", 0 0;
v0xc37fb0_0 .var "o_mem_address_ff", 31 0;
v0xc38070_0 .var "o_mem_load_ff", 0 0;
v0xc52530_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xc525f0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xc526b0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xc52790_0 .var "o_mem_srcdest_value_ff", 31 0;
v0xc52850_0 .var "o_mem_store_ff", 0 0;
v0xc80d00_0 .var "o_mem_translate_ff", 0 0;
v0xc80da0_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xc80e40_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xc80f00_0 .var "o_pc_from_alu", 31 0;
v0xc80fe0_0 .var "o_pc_plus_8_ff", 31 0;
v0xc741b0_0 .var "o_swi_ff", 0 0;
v0xc74270_0 .var "rm", 31 0;
v0xc74350_0 .var "rn", 31 0;
E_0xd3ca70/0 .event edge, v0xb2a620_0, v0xbae260_0, v0xb2a3a0_0, v0xd35890_0;
E_0xd3ca70/1 .event edge, v0xc74350_0, v0xc74270_0, v0xbe7420_0, v0xb639d0_0;
E_0xd3ca70/2 .event edge, v0xb5cef0_0, v0xd866d0_0, v0xdb63a0_0, v0xb63bf0_0;
E_0xd3ca70/3 .event edge, v0xd35970_0;
E_0xd3ca70 .event/or E_0xd3ca70/0, E_0xd3ca70/1, E_0xd3ca70/2, E_0xd3ca70/3;
E_0xd3c9b0 .event edge, v0xbae260_0, v0xb2a3a0_0;
E_0xcd3ec0 .event edge, v0xb5d120_0, v0xb8b080_0;
E_0xd1e1d0 .event edge, v0xbe7580_0, v0xbadf80_0, v0xb2a3a0_0;
S_0xdb6660 .scope begin, "blk1" "blk1" 6 218, 6 218 0, S_0xd1e310;
 .timescale 0 0;
v0xd35890_0 .var "opcode", 4 0;
v0xd35970_0 .var "rd", 31 0;
S_0xd2bce0 .scope begin, "blk2" "blk2" 6 236, 6 236 0, S_0xdb6660;
 .timescale 0 0;
v0xdb63a0_0 .var "exp_mask", 31 0;
v0xd866d0_0 .var/i "i", 31 0;
S_0xd47760 .scope begin, "blk3" "blk3" 6 256, 6 256 0, S_0xdb6660;
 .timescale 0 0;
S_0xd3ef30 .scope function, "is_cc_satisfied" "is_cc_satisfied" 6 357, 6 357 0, S_0xd1e310;
 .timescale 0 0;
v0xd3e250_0 .var "c", 0 0;
v0xd3e2f0_0 .var "cc", 3 0;
v0xdb21a0_0 .var "fl", 3 0;
v0xdb2270_0 .var "is_cc_satisfied", 0 0;
v0xcdbbd0_0 .var "n", 0 0;
v0xcdbcc0_0 .var "ok", 0 0;
v0xceb0e0_0 .var "v", 0 0;
v0xceb1a0_0 .var "z", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied ;
    %load/vec4 v0xdb21a0_0;
    %split/vec4 1;
    %store/vec4 v0xceb0e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xd3e250_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xceb1a0_0, 0, 1;
    %store/vec4 v0xcdbbd0_0, 0, 1;
    %load/vec4 v0xd3e2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %load/vec4 v0xceb1a0_0;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.1 ;
    %load/vec4 v0xceb1a0_0;
    %nor/r;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.2 ;
    %load/vec4 v0xd3e250_0;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.3 ;
    %load/vec4 v0xd3e250_0;
    %nor/r;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.4 ;
    %load/vec4 v0xcdbbd0_0;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.5 ;
    %load/vec4 v0xcdbbd0_0;
    %nor/r;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.6 ;
    %load/vec4 v0xceb0e0_0;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.7 ;
    %load/vec4 v0xceb0e0_0;
    %nor/r;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v0xd3e250_0;
    %load/vec4 v0xceb1a0_0;
    %nor/r;
    %and;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v0xd3e250_0;
    %nor/r;
    %load/vec4 v0xceb1a0_0;
    %or;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v0xcdbbd0_0;
    %load/vec4 v0xceb0e0_0;
    %xor;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v0xcdbbd0_0;
    %load/vec4 v0xceb0e0_0;
    %xor;
    %nor/r;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v0xcdbbd0_0;
    %load/vec4 v0xceb0e0_0;
    %xor;
    %load/vec4 v0xceb1a0_0;
    %nor/r;
    %and;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v0xcdbbd0_0;
    %load/vec4 v0xceb0e0_0;
    %xor;
    %nor/r;
    %load/vec4 v0xceb1a0_0;
    %or;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcdbcc0_0, 0, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0xcdbcc0_0;
    %store/vec4 v0xdb2270_0, 0, 1;
    %end;
S_0xda3af0 .scope function, "process_arithmetic_instructions" "process_arithmetic_instructions" 6 313, 6 313 0, S_0xd1e310;
 .timescale 0 0;
v0xd49d70_0 .var "flags", 3 0;
v0xd3cdd0_0 .var "i_flag_upd", 0 0;
v0xd3ce90_0 .var "op", 4 0;
v0xd3dd30_0 .var "process_arithmetic_instructions", 35 0;
v0xd3de10_0 .var "rm", 31 0;
v0xd3d810_0 .var "rn", 31 0;
v0xd3d8f0_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions ;
    %fork t_1, S_0xd4e8b0;
    %jmp t_0;
    .scope S_0xd4e8b0;
t_1 ;
    %load/vec4 v0xd3d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0xd49d70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xd3de10_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd3de10_0, 0, 32;
T_1.17 ;
    %load/vec4 v0xd3ce90_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %jmp T_1.27;
T_1.19 ;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %add;
    %load/vec4 v0xd49d70_0;
    %parti/s 1, 1, 2;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0xd49d70_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0xd49d70_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0xd3de10_0;
    %pad/u 33;
    %load/vec4 v0xd3d810_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0xd49c60_0, 0, 32;
    %store/vec4 v0xd4c2b0_0, 0, 1;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %load/vec4 v0xd49d70_0;
    %store/vec4 v0xd4c390_0, 0, 4;
    %load/vec4 v0xd3cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.28, 8;
    %load/vec4 v0xd49c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4c390_0, 4, 1;
T_1.30 ;
    %load/vec4 v0xd49c60_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.32, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4c390_0, 4, 1;
T_1.32 ;
    %load/vec4 v0xd4c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.34, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4c390_0, 4, 1;
T_1.34 ;
    %load/vec4 v0xd3d810_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xd3de10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xd49c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xd3d810_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd4c390_0, 4, 1;
T_1.36 ;
T_1.28 ;
    %load/vec4 v0xd4c390_0;
    %load/vec4 v0xd49c60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd3dd30_0, 0, 36;
    %end;
    .scope S_0xda3af0;
t_0 %join;
    %end;
S_0xd4e8b0 .scope begin, "blk3" "blk3" 6 315, 6 315 0, S_0xda3af0;
 .timescale 0 0;
v0xd4c2b0_0 .var "c", 0 0;
v0xd4c390_0 .var "flags_out", 3 0;
v0xd49c60_0 .var "rd", 31 0;
S_0xd3d2f0 .scope function, "process_logical_instructions" "process_logical_instructions" 6 271, 6 271 0, S_0xd1e310;
 .timescale 0 0;
v0xcdc030_0 .var "flags", 3 0;
v0xcdc110_0 .var "i_flag_upd", 0 0;
v0xc79070_0 .var "op", 4 0;
v0xc79160_0 .var "process_logical_instructions", 35 0;
v0xc79240_0 .var "rm", 31 0;
v0xc79370_0 .var "rn", 31 0;
v0xb2a300_0 .var "rrx", 0 0;
TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions ;
    %fork t_3, S_0xb33a50;
    %jmp t_2;
    .scope S_0xb33a50;
t_3 ;
    %load/vec4 v0xb2a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %load/vec4 v0xcdc030_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xc79240_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xc79240_0, 0, 32;
    %load/vec4 v0xc79240_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xcdbf90_0, 0, 1;
T_2.38 ;
    %load/vec4 v0xc79070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %jmp T_2.48;
T_2.40 ;
    %load/vec4 v0xc79370_0;
    %load/vec4 v0xc79240_0;
    %and;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.41 ;
    %load/vec4 v0xc79370_0;
    %load/vec4 v0xc79240_0;
    %xor;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.42 ;
    %load/vec4 v0xc79370_0;
    %load/vec4 v0xc79240_0;
    %inv;
    %and;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.43 ;
    %load/vec4 v0xc79240_0;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.44 ;
    %load/vec4 v0xc79240_0;
    %inv;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.45 ;
    %load/vec4 v0xc79370_0;
    %load/vec4 v0xc79240_0;
    %or;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.46 ;
    %load/vec4 v0xc79370_0;
    %load/vec4 v0xc79240_0;
    %and;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %load/vec4 v0xc79370_0;
    %load/vec4 v0xc79370_0;
    %xor;
    %store/vec4 v0xc40790_0, 0, 32;
    %jmp T_2.48;
T_2.48 ;
    %pop/vec4 1;
    %load/vec4 v0xcdc030_0;
    %store/vec4 v0xc40690_0, 0, 4;
    %load/vec4 v0xb2a300_0;
    %load/vec4 v0xcdc110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.49, 8;
    %load/vec4 v0xcdbf90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc40690_0, 4, 1;
T_2.49 ;
    %load/vec4 v0xc40790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xcdc110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.51, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc40690_0, 4, 1;
T_2.51 ;
    %load/vec4 v0xc40790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xcdc110_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.53, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc40690_0, 4, 1;
T_2.53 ;
    %load/vec4 v0xc40690_0;
    %load/vec4 v0xc40790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xc79160_0, 0, 36;
    %end;
    .scope S_0xd3d2f0;
t_2 %join;
    %end;
S_0xb33a50 .scope begin, "blk2" "blk2" 6 273, 6 273 0, S_0xd3d2f0;
 .timescale 0 0;
v0xc40690_0 .var "flags_out", 3 0;
v0xc40790_0 .var "rd", 31 0;
v0xcdbf90_0 .var "tmp_carry", 0 0;
S_0xdb6930 .scope module, "u_zap_decode_main" "zap_decode_main" 5 284, 9 25 0, S_0xdb41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_irq"
    .port_info 8 /INPUT 1 "i_fiq"
    .port_info 9 /INPUT 1 "i_abt"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 32 "i_cpu_mode"
    .port_info 12 /INPUT 32 "i_instruction"
    .port_info 13 /INPUT 1 "i_instruction_valid"
    .port_info 14 /OUTPUT 4 "o_condition_code_ff"
    .port_info 15 /OUTPUT 6 "o_destination_index_ff"
    .port_info 16 /OUTPUT 33 "o_alu_source_ff"
    .port_info 17 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 18 /OUTPUT 33 "o_shift_source_ff"
    .port_info 19 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 20 /OUTPUT 33 "o_shift_length_ff"
    .port_info 21 /OUTPUT 1 "o_flag_update_ff"
    .port_info 22 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 23 /OUTPUT 1 "o_mem_load_ff"
    .port_info 24 /OUTPUT 1 "o_mem_store_ff"
    .port_info 25 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 26 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 27 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 28 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 29 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 30 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 31 /OUTPUT 1 "o_stall_from_decode"
    .port_info 32 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 33 /OUTPUT 1 "o_irq_ff"
    .port_info 34 /OUTPUT 1 "o_fiq_ff"
    .port_info 35 /OUTPUT 1 "o_abt_ff"
    .port_info 36 /OUTPUT 1 "o_swi_ff"
P_0xdc63c0 .param/l "ABT" 0 10 4, C4<10111>;
P_0xdc6400 .param/l "AL" 0 3 16, C4<1110>;
P_0xdc6440 .param/l "ALU_OPS" 0 9 32, +C4<00000000000000000000000000100000>;
P_0xdc6480 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xdc64c0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xdc6500 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xdc6540 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xdc6580 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xdc65c0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xdc6600 .param/l "ARCH_REGS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0xdc6640 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xdc6680 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xdc66c0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xdc6700 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xdc6740 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xdc6780 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xdc67c0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xdc6800 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xdc6840 .param/l "CC" 0 3 5, C4<0011>;
P_0xdc6880 .param/l "CS" 0 3 4, C4<0010>;
P_0xdc68c0 .param/l "EQ" 0 3 2, C4<0000>;
P_0xdc6900 .param/l "FIQ" 0 10 2, C4<10001>;
P_0xdc6940 .param/l "GE" 0 3 12, C4<1010>;
P_0xdc6980 .param/l "GT" 0 3 14, C4<1100>;
P_0xdc69c0 .param/l "HI" 0 3 10, C4<1000>;
P_0xdc6a00 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xdc6a40 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xdc6a80 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0xdc6ac0 .param/l "LE" 0 3 15, C4<1101>;
P_0xdc6b00 .param/l "LS" 0 3 11, C4<1001>;
P_0xdc6b40 .param/l "LT" 0 3 13, C4<1011>;
P_0xdc6b80 .param/l "MI" 0 3 6, C4<0100>;
P_0xdc6bc0 .param/l "NE" 0 3 3, C4<0001>;
P_0xdc6c00 .param/l "NV" 0 3 17, C4<1111>;
P_0xdc6c40 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xdc6c80 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xdc6cc0 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xdc6d00 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xdc6d40 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xdc6d80 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xdc6dc0 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xdc6e00 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xdc6e40 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xdc6e80 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xdc6ec0 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xdc6f00 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xdc6f40 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xdc6f80 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xdc6fc0 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xdc7000 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xdc7040 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xdc7080 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xdc70c0 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xdc7100 .param/l "PHY_REGS" 0 9 39, +C4<00000000000000000000000000101110>;
P_0xdc7140 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xdc7180 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xdc71c0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xdc7200 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xdc7240 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xdc7280 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xdc72c0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xdc7300 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xdc7340 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xdc7380 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xdc73c0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xdc7400 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xdc7440 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xdc7480 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xdc74c0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xdc7500 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xdc7540 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xdc7580 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xdc75c0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xdc7600 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xdc7640 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xdc7680 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xdc76c0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xdc7700 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xdc7740 .param/l "PL" 0 3 7, C4<0101>;
P_0xdc7780 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xdc77c0 .param/l "SHIFT_OPS" 0 9 36, +C4<00000000000000000000000000000101>;
P_0xdc7800 .param/l "SVC" 0 10 5, C4<10011>;
P_0xdc7840 .param/l "SYS" 0 10 7, C4<11111>;
P_0xdc7880 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xdc78c0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xdc7900 .param/l "UND" 0 10 8, C4<11011>;
P_0xdc7940 .param/l "USR" 0 10 6, C4<10000>;
P_0xdc7980 .param/l "VC" 0 3 9, C4<0111>;
P_0xdc79c0 .param/l "VS" 0 3 8, C4<0110>;
L_0xe130c0 .functor BUFZ 1, v0xde5610_0, C4<0>, C4<0>, C4<0>;
L_0x7fd6e4da6018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xe13e40 .functor XNOR 1, L_0xe13d50, L_0x7fd6e4da6018, C4<0>, C4<0>;
L_0x7fd6e4da60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xe24590 .functor XNOR 1, L_0xe244f0, L_0x7fd6e4da60a8, C4<0>, C4<0>;
L_0x7fd6e4da6138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xe24930 .functor XNOR 1, L_0xe24d30, L_0x7fd6e4da6138, C4<0>, C4<0>;
v0xddf210_0 .net/2u *"_s10", 0 0, L_0x7fd6e4da6018;  1 drivers
v0xddf2b0_0 .net *"_s12", 0 0, L_0xe13e40;  1 drivers
v0xddf350_0 .net *"_s15", 4 0, L_0xe13f00;  1 drivers
v0xddf460_0 .net *"_s19", 5 0, L_0xe13fa0;  1 drivers
v0xddf540_0 .net *"_s21", 4 0, L_0xe14090;  1 drivers
v0xddf620_0 .net *"_s22", 32 0, L_0xe14180;  1 drivers
L_0x7fd6e4da6060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xddf700_0 .net *"_s25", 26 0, L_0x7fd6e4da6060;  1 drivers
v0xddf7e0_0 .net *"_s29", 0 0, L_0xe244f0;  1 drivers
v0xddf8c0_0 .net *"_s3", 4 0, L_0xe13bc0;  1 drivers
v0xddfa30_0 .net/2u *"_s30", 0 0, L_0x7fd6e4da60a8;  1 drivers
v0xddfb10_0 .net *"_s32", 0 0, L_0xe24590;  1 drivers
v0xddfbd0_0 .net *"_s35", 4 0, L_0xe246a0;  1 drivers
v0xddfcb0_0 .net *"_s39", 5 0, L_0xe247a0;  1 drivers
v0xddfd90_0 .net *"_s41", 4 0, L_0xe24840;  1 drivers
v0xddfe70_0 .net *"_s42", 32 0, L_0xe249a0;  1 drivers
L_0x7fd6e4da60f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xddff50_0 .net *"_s45", 26 0, L_0x7fd6e4da60f0;  1 drivers
v0xde0030_0 .net *"_s49", 0 0, L_0xe24d30;  1 drivers
v0xde01e0_0 .net/2u *"_s50", 0 0, L_0x7fd6e4da6138;  1 drivers
v0xde0280_0 .net *"_s52", 0 0, L_0xe24930;  1 drivers
v0xde0340_0 .net *"_s55", 4 0, L_0xe24ec0;  1 drivers
v0xde0420_0 .net *"_s59", 5 0, L_0xe25070;  1 drivers
v0xde0500_0 .net *"_s61", 4 0, L_0xe25160;  1 drivers
v0xde05e0_0 .net *"_s62", 32 0, L_0xe252f0;  1 drivers
L_0x7fd6e4da6180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xde06c0_0 .net *"_s65", 26 0, L_0x7fd6e4da6180;  1 drivers
v0xde07a0_0 .net *"_s69", 4 0, L_0xe255c0;  1 drivers
v0xde0880_0 .net *"_s9", 0 0, L_0xe13d50;  1 drivers
v0xde0960_0 .net "alu_source_nxt", 32 0, v0xdd6370_0;  1 drivers
v0xde0a20_0 .net "bl_fetch_stall", 0 0, v0xdcc610_0;  1 drivers
v0xde0ac0_0 .net "bl_instruction", 34 0, v0xdcc3b0_0;  1 drivers
v0xde0b60_0 .net "bl_instruction_valid", 0 0, v0xdcc490_0;  1 drivers
v0xde0c00_0 .net "destination_index_nxt", 4 0, v0xdd6560_0;  1 drivers
v0xde0ca0_0 .net "i_abt", 0 0, v0xde5610_0;  alias, 1 drivers
v0xde0d40_0 .net "i_clear_from_alu", 0 0, v0xc29b30_0;  alias, 1 drivers
v0xde00d0_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xde0ff0_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xde1090_0 .net "i_cpu_mode", 31 0, v0xdfe3c0_0;  alias, 1 drivers
v0xde1130_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xde11d0_0 .net "i_fiq", 0 0, v0xe11f10_0;  alias, 1 drivers
v0xde1270_0 .net "i_instruction", 31 0, v0xde56e0_0;  alias, 1 drivers
v0xde1340_0 .net "i_instruction_valid", 0 0, v0xde5820_0;  alias, 1 drivers
v0xde1410_0 .net "i_irq", 0 0, v0xe12190_0;  alias, 1 drivers
v0xde14e0_0 .net "i_pc_plus_8_ff", 31 0, v0xde5780_0;  alias, 1 drivers
v0xde1580_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xde1620_0 .net "i_stall_from_issue", 0 0, v0xdf2200_0;  alias, 1 drivers
v0xde1710_0 .net "i_stall_from_shifter", 0 0, v0xe04d00_0;  alias, 1 drivers
v0xde17b0_0 .net "mem_fetch_stall", 0 0, v0xdde6b0_0;  1 drivers
v0xde1850_0 .net "mem_fiq", 0 0, v0xdde320_0;  1 drivers
v0xde1940_0 .net "mem_instruction", 34 0, v0xdde4d0_0;  1 drivers
v0xde1a30_0 .net "mem_instruction_valid", 0 0, v0xdde570_0;  1 drivers
v0xde1b20_0 .net "mem_irq", 0 0, v0xdde610_0;  1 drivers
v0xde1c10_0 .net "mem_srcdest_index_nxt", 4 0, v0xdd6a90_0;  1 drivers
v0xde1cb0_0 .var "o_abt_ff", 0 0;
v0xde1d50_0 .net "o_abt_nxt", 0 0, L_0xe130c0;  1 drivers
v0xde1df0_0 .var "o_alu_operation_ff", 4 0;
v0xde1ed0_0 .net "o_alu_operation_nxt", 4 0, v0xdd62a0_0;  1 drivers
v0xde1f90_0 .var "o_alu_source_ff", 32 0;
v0xde2050_0 .net "o_alu_source_nxt", 32 0, L_0xe242d0;  1 drivers
v0xde2130_0 .var "o_condition_code_ff", 3 0;
v0xde2210_0 .net "o_condition_code_nxt", 3 0, v0xdd6430_0;  1 drivers
v0xde22d0_0 .var "o_destination_index_ff", 5 0;
v0xde2390_0 .net "o_destination_index_nxt", 5 0, L_0xe13c60;  1 drivers
v0xde2470_0 .var "o_fiq_ff", 0 0;
v0xde2530_0 .net "o_fiq_nxt", 0 0, v0xdcc2f0_0;  1 drivers
v0xde25d0_0 .var "o_flag_update_ff", 0 0;
v0xde2670_0 .net "o_flag_update_nxt", 0 0, v0xdd6640_0;  1 drivers
v0xde0e10_0 .var "o_irq_ff", 0 0;
v0xde0eb0_0 .net "o_irq_nxt", 0 0, v0xdcc550_0;  1 drivers
v0xde2b20_0 .var "o_mem_load_ff", 0 0;
v0xde2bc0_0 .net "o_mem_load_nxt", 0 0, v0xdd6700_0;  1 drivers
v0xde2c60_0 .var "o_mem_pre_index_ff", 0 0;
v0xde2d00_0 .net "o_mem_pre_index_nxt", 0 0, v0xdd67c0_0;  1 drivers
v0xde2da0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xde2e40_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0xdd6910_0;  1 drivers
v0xde2f10_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xde2fb0_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0xdd69d0_0;  1 drivers
v0xde3080_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xde3140_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0xe25660;  1 drivers
v0xde3220_0 .var "o_mem_store_ff", 0 0;
v0xde32e0_0 .net "o_mem_store_nxt", 0 0, v0xdd6b70_0;  1 drivers
v0xde33b0_0 .var "o_mem_translate_ff", 0 0;
v0xde3450_0 .net "o_mem_translate_nxt", 0 0, v0xdd6c30_0;  1 drivers
v0xde3520_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xde35c0_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0xdd6cf0_0;  1 drivers
v0xde3690_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xde3730_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0xdd6db0_0;  1 drivers
v0xde3800_0 .var "o_pc_plus_8_ff", 31 0;
v0xde38c0_0 .var "o_shift_length_ff", 32 0;
v0xde39a0_0 .net "o_shift_length_nxt", 32 0, L_0xe253e0;  1 drivers
v0xde3a80_0 .var "o_shift_operation_ff", 2 0;
v0xde3b60_0 .net "o_shift_operation_nxt", 2 0, v0xdd7020_0;  1 drivers
v0xde3c50_0 .var "o_shift_source_ff", 32 0;
v0xde3d30_0 .net "o_shift_source_nxt", 32 0, L_0xe24ae0;  1 drivers
v0xde3e10_0 .var "o_stall_from_decode", 0 0;
v0xde3ed0_0 .var "o_swi_ff", 0 0;
v0xde3f90_0 .var "o_swi_nxt", 0 0;
v0xde4050_0 .net "shift_length_nxt", 32 0, v0xdd6e70_0;  1 drivers
v0xde4110_0 .net "shift_source_nxt", 32 0, v0xdd70c0_0;  1 drivers
E_0xdcab60 .event edge, v0xdcc610_0, v0xdde6b0_0;
E_0xdcabc0 .event edge, v0xdddc20_0;
E_0xdcac20 .event edge, v0xdd6a90_0, v0xb5cef0_0;
E_0xdcac80 .event edge, v0xdd6e70_0, v0xb5cef0_0;
E_0xdcacf0 .event edge, v0xdd70c0_0, v0xb5cef0_0;
E_0xdcad50 .event edge, v0xdd6370_0, v0xb5cef0_0;
E_0xdcadf0 .event edge, v0xdd6560_0, v0xb5cef0_0;
L_0xe13bc0 .part v0xdfe3c0_0, 0, 5;
L_0xe13c60 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xdcadf0, v0xdd6560_0, L_0xe13bc0 (v0xdcb310_0, v0xdcb230_0) v0xdcb3f0_0 S_0xdcb040;
L_0xe13d50 .part v0xdd6370_0, 32, 1;
L_0xe13f00 .part v0xdfe3c0_0, 0, 5;
L_0xe13fa0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xdcad50, L_0xe14090, L_0xe13f00 (v0xdcb310_0, v0xdcb230_0) v0xdcb3f0_0 S_0xdcb040;
L_0xe14090 .part v0xdd6370_0, 0, 5;
L_0xe14180 .concat [ 6 27 0 0], L_0xe13fa0, L_0x7fd6e4da6060;
L_0xe242d0 .functor MUXZ 33, L_0xe14180, v0xdd6370_0, L_0xe13e40, C4<>;
L_0xe244f0 .part v0xdd70c0_0, 32, 1;
L_0xe246a0 .part v0xdfe3c0_0, 0, 5;
L_0xe247a0 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xdcacf0, L_0xe24840, L_0xe246a0 (v0xdcb310_0, v0xdcb230_0) v0xdcb3f0_0 S_0xdcb040;
L_0xe24840 .part v0xdd70c0_0, 0, 5;
L_0xe249a0 .concat [ 6 27 0 0], L_0xe247a0, L_0x7fd6e4da60f0;
L_0xe24ae0 .functor MUXZ 33, L_0xe249a0, v0xdd70c0_0, L_0xe24590, C4<>;
L_0xe24d30 .part v0xdd6e70_0, 32, 1;
L_0xe24ec0 .part v0xdfe3c0_0, 0, 5;
L_0xe25070 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xdcac80, L_0xe25160, L_0xe24ec0 (v0xdcb310_0, v0xdcb230_0) v0xdcb3f0_0 S_0xdcb040;
L_0xe25160 .part v0xdd6e70_0, 0, 5;
L_0xe252f0 .concat [ 6 27 0 0], L_0xe25070, L_0x7fd6e4da6180;
L_0xe253e0 .functor MUXZ 33, L_0xe252f0, v0xdd6e70_0, L_0xe24930, C4<>;
L_0xe255c0 .part v0xdfe3c0_0, 0, 5;
L_0xe25660 .ufunc/e TD_zap_test.u_zap_top.u_zap_decode_main.translate, 6, E_0xdcac20, v0xdd6a90_0, L_0xe255c0 (v0xdcb310_0, v0xdcb230_0) v0xdcb3f0_0 S_0xdcb040;
S_0xdcae50 .scope task, "clear" "clear" 9 209, 9 209 0, S_0xdb6930;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde2470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde3ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde1cb0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xde2130_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xde22d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xde1f90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xde1df0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xde3c50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xde3a80_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xde38c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde25d0_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0xde3080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde2b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde3220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde2c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde3520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde2da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde2f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde33b0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0xde3800_0, 0;
    %end;
S_0xdcb040 .scope function, "translate" "translate" 12 4, 12 4 0, S_0xdb6930;
 .timescale 0 0;
v0xdcb230_0 .var "cpu_mode", 4 0;
v0xdcb310_0 .var "index", 4 0;
v0xdcb3f0_0 .var "translate", 5 0;
TD_zap_test.u_zap_top.u_zap_decode_main.translate ;
    %load/vec4 v0xdcb310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.57, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.60, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.61, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.62, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.63, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.64, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.65, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.66, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.67, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.68, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.69, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.70, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.71, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.72, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.73, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.74, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.75, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.76, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.77, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.78, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.79, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.80, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.81, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.82, 6;
    %jmp T_4.83;
T_4.55 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.56 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.57 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.58 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.59 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.60 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.61 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.62 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.63 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.64 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.65 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.66 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.67 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.68 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.69 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.70 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.71 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.72 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.73 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.74 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.75 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.76 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.77 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.78 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.79 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.80 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.81 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.82 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.83;
T_4.83 ;
    %pop/vec4 1;
    %load/vec4 v0xdcb230_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.84, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.85, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.86, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.87, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.88, 6;
    %jmp T_4.89;
T_4.84 ;
    %load/vec4 v0xdcb310_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.90, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.91, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.92, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.93, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.94, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.95, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.96, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.97, 6;
    %jmp T_4.98;
T_4.90 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.91 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.92 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.93 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.94 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.95 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.96 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.97 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.98;
T_4.98 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.85 ;
    %load/vec4 v0xdcb310_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.99, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.100, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.101, 6;
    %jmp T_4.102;
T_4.99 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.102;
T_4.100 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.102;
T_4.101 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.102;
T_4.102 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.86 ;
    %load/vec4 v0xdcb310_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.103, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.104, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.105, 6;
    %jmp T_4.106;
T_4.103 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.106;
T_4.104 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.106;
T_4.105 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.106;
T_4.106 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.87 ;
    %load/vec4 v0xdcb310_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.107, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.108, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.109, 6;
    %jmp T_4.110;
T_4.107 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.110;
T_4.108 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.110;
T_4.109 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.110;
T_4.110 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.88 ;
    %load/vec4 v0xdcb310_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.111, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.112, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.113, 6;
    %jmp T_4.114;
T_4.111 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.114;
T_4.112 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.114;
T_4.113 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0xdcb3f0_0, 0, 6;
    %jmp T_4.114;
T_4.114 ;
    %pop/vec4 1;
    %jmp T_4.89;
T_4.89 ;
    %pop/vec4 1;
    %end;
S_0xdcb4b0 .scope module, "u_zap_bl_fsm" "zap_decode_bl_fsm" 9 273, 13 30 0, S_0xdb6930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_fiq"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 1 "i_clear_from_writeback"
    .port_info 5 /INPUT 1 "i_data_stall"
    .port_info 6 /INPUT 1 "i_clear_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 35 "i_instruction"
    .port_info 9 /INPUT 1 "i_instruction_valid"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_fiq"
    .port_info 14 /OUTPUT 1 "o_irq"
P_0xdcb6b0 .param/l "S0" 1 13 68, +C4<00000000000000000000000000000000>;
P_0xdcb6f0 .param/l "S1" 1 13 69, +C4<00000000000000000000000000000001>;
v0xdcbab0_0 .net "i_clear_from_alu", 0 0, v0xc29b30_0;  alias, 1 drivers
v0xdcbba0_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xdcbc70_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xdcbd40_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xdcbe10_0 .net "i_fiq", 0 0, v0xdde320_0;  alias, 1 drivers
v0xdcbf00_0 .net "i_instruction", 34 0, v0xdde4d0_0;  alias, 1 drivers
v0xdcbfa0_0 .net "i_instruction_valid", 0 0, v0xdde570_0;  alias, 1 drivers
v0xdcc040_0 .net "i_irq", 0 0, v0xdde610_0;  alias, 1 drivers
v0xdcc100_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xdcc230_0 .net "i_stall_from_issue", 0 0, v0xdf2200_0;  alias, 1 drivers
v0xdcc2f0_0 .var "o_fiq", 0 0;
v0xdcc3b0_0 .var "o_instruction", 34 0;
v0xdcc490_0 .var "o_instruction_valid", 0 0;
v0xdcc550_0 .var "o_irq", 0 0;
v0xdcc610_0 .var "o_stall_from_decode", 0 0;
v0xdcc6d0_0 .var "state_ff", 0 0;
v0xdcc790_0 .var "state_nxt", 0 0;
E_0xdcba40/0 .event edge, v0xdcbf00_0, v0xdcbfa0_0, v0xdcc040_0, v0xdcbe10_0;
E_0xdcba40/1 .event edge, v0xdcc6d0_0;
E_0xdcba40 .event/or E_0xdcba40/0, E_0xdcba40/1;
S_0xdccb40 .scope module, "u_zap_decode" "zap_decode" 9 328, 14 33 0, S_0xdb6930;
 .timescale 0 0;
    .port_info 0 /INPUT 35 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /OUTPUT 4 "o_condition_code"
    .port_info 3 /OUTPUT 5 "o_destination_index"
    .port_info 4 /OUTPUT 33 "o_alu_source"
    .port_info 5 /OUTPUT 5 "o_alu_operation"
    .port_info 6 /OUTPUT 33 "o_shift_source"
    .port_info 7 /OUTPUT 3 "o_shift_operation"
    .port_info 8 /OUTPUT 33 "o_shift_length"
    .port_info 9 /OUTPUT 1 "o_flag_update"
    .port_info 10 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 11 /OUTPUT 1 "o_mem_load"
    .port_info 12 /OUTPUT 1 "o_mem_store"
    .port_info 13 /OUTPUT 1 "o_mem_pre_index"
    .port_info 14 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 15 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 16 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 17 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 18 /OUTPUT 1 "o_mem_translate"
P_0xdcccc0 .param/l "ABT" 0 10 4, C4<10111>;
P_0xdccd00 .param/l "ADC" 0 7 7, C4<0101>;
P_0xdccd40 .param/l "ADD" 0 7 6, C4<0100>;
P_0xdccd80 .param/l "AL" 0 3 16, C4<1110>;
P_0xdccdc0 .param/l "ALU_OPS" 0 14 43, +C4<00000000000000000000000000100000>;
P_0xdcce00 .param/l "AND" 0 7 2, C4<0000>;
P_0xdcce40 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xdcce80 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xdccec0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xdccf00 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xdccf40 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xdccf80 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xdccfc0 .param/l "ARCH_REGS" 0 14 39, +C4<00000000000000000000000000100000>;
P_0xdcd000 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xdcd040 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xdcd080 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xdcd0c0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xdcd100 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xdcd140 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xdcd180 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xdcd1c0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xdcd200 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0xdcd240 .param/l "BIC" 0 7 16, C4<1110>;
P_0xdcd280 .param/l "BRANCH_INSTRUCTION" 1 16 10, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xdcd2c0 .param/l "BX_INST" 1 16 22, C4<zzzz000100101111111111110001zzzz>;
P_0xdcd300 .param/l "C" 0 17 4, +C4<00000000000000000000000000011101>;
P_0xdcd340 .param/l "CC" 0 3 5, C4<0011>;
P_0xdcd380 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xdcd3c0 .param/l "CLZ_INST" 1 16 20, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0xdcd400 .param/l "CMN" 0 7 13, C4<1011>;
P_0xdcd440 .param/l "CMP" 0 7 12, C4<1010>;
P_0xdcd480 .param/l "CS" 0 3 4, C4<0010>;
P_0xdcd4c0 .param/l "DATA_PROCESSING_IMMEDIATE" 1 16 5, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xdcd500 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 16 7, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0xdcd540 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 16 6, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0xdcd580 .param/l "EOR" 0 7 3, C4<0001>;
P_0xdcd5c0 .param/l "EQ" 0 3 2, C4<0000>;
P_0xdcd600 .param/l "FIQ" 0 10 2, C4<10001>;
P_0xdcd640 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xdcd680 .param/l "GE" 0 3 12, C4<1010>;
P_0xdcd6c0 .param/l "GT" 0 3 14, C4<1100>;
P_0xdcd700 .param/l "HALFWORD_LS" 1 16 27, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0xdcd740 .param/l "HI" 0 3 10, C4<1000>;
P_0xdcd780 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xdcd7c0 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xdcd800 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0xdcd840 .param/l "LE" 0 3 15, C4<1101>;
P_0xdcd880 .param/l "LS" 0 3 11, C4<1001>;
P_0xdcd8c0 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0xdcd900 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xdcd940 .param/l "LS_IMMEDIATE" 1 16 18, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xdcd980 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 16 17, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xdcd9c0 .param/l "LT" 0 3 13, C4<1011>;
P_0xdcda00 .param/l "MI" 0 3 6, C4<0100>;
P_0xdcda40 .param/l "MLA" 0 7 19, C4<10001>;
P_0xdcda80 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xdcdac0 .param/l "MOV" 0 7 15, C4<1101>;
P_0xdcdb00 .param/l "MRS" 1 16 12, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0xdcdb40 .param/l "MSR" 1 16 15, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0xdcdb80 .param/l "MSR_IMMEDIATE" 1 16 13, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0xdcdbc0 .param/l "MUL" 0 7 18, C4<10000>;
P_0xdcdc00 .param/l "MULT_INST" 1 16 24, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0xdcdc40 .param/l "MVN" 0 7 17, C4<1111>;
P_0xdcdc80 .param/l "N" 0 17 2, +C4<00000000000000000000000000011111>;
P_0xdcdcc0 .param/l "NE" 0 3 3, C4<0001>;
P_0xdcdd00 .param/l "NV" 0 3 17, C4<1111>;
P_0xdcdd40 .param/l "ORR" 0 7 14, C4<1100>;
P_0xdcdd80 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xdcddc0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xdcde00 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xdcde40 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xdcde80 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xdcdec0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xdcdf00 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xdcdf40 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xdcdf80 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xdcdfc0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xdce000 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xdce040 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xdce080 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xdce0c0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xdce100 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xdce140 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xdce180 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xdce1c0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xdce200 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xdce240 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xdce280 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xdce2c0 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xdce300 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xdce340 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xdce380 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xdce3c0 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xdce400 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xdce440 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xdce480 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xdce4c0 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xdce500 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xdce540 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xdce580 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xdce5c0 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xdce600 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xdce640 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xdce680 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xdce6c0 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xdce700 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xdce740 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xdce780 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xdce7c0 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xdce800 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xdce840 .param/l "PL" 0 3 7, C4<0101>;
P_0xdce880 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xdce8c0 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0xdce900 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0xdce940 .param/l "RSB" 0 7 5, C4<0011>;
P_0xdce980 .param/l "RSC" 0 7 9, C4<0111>;
P_0xdce9c0 .param/l "SBC" 0 7 8, C4<0110>;
P_0xdcea00 .param/l "SHIFT_OPS" 0 14 47, +C4<00000000000000000000000000000101>;
P_0xdcea40 .param/l "SIGNED_BYTE" 0 18 1, C4<00>;
P_0xdcea80 .param/l "SIGNED_HALF_WORD" 0 18 3, C4<10>;
P_0xdceac0 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xdceb00 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xdceb40 .param/l "SOFTWARE_INTERRUPT" 1 16 30, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0xdceb80 .param/l "SUB" 0 7 4, C4<0010>;
P_0xdcebc0 .param/l "SVC" 0 10 5, C4<10011>;
P_0xdcec00 .param/l "SYS" 0 10 7, C4<11111>;
P_0xdcec40 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xdcec80 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xdcecc0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xdced00 .param/l "TST" 0 7 10, C4<1000>;
P_0xdced40 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xdced80 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xdcedc0 .param/l "UND" 0 10 8, C4<11011>;
P_0xdcee00 .param/l "UNSIGNED_HALF_WORD" 0 18 2, C4<01>;
P_0xdcee40 .param/l "USR" 0 10 6, C4<10000>;
P_0xdcee80 .param/l "V" 0 17 5, +C4<00000000000000000000000000100110>;
P_0xdceec0 .param/l "VC" 0 3 9, C4<0111>;
P_0xdcef00 .param/l "VS" 0 3 8, C4<0110>;
P_0xdcef40 .param/l "Z" 0 17 3, +C4<00000000000000000000000000011110>;
v0xdd60f0_0 .net "i_instruction", 34 0, v0xdcc3b0_0;  alias, 1 drivers
v0xdd61d0_0 .net "i_instruction_valid", 0 0, v0xdcc490_0;  alias, 1 drivers
v0xdd62a0_0 .var "o_alu_operation", 4 0;
v0xdd6370_0 .var "o_alu_source", 32 0;
v0xdd6430_0 .var "o_condition_code", 3 0;
v0xdd6560_0 .var "o_destination_index", 4 0;
v0xdd6640_0 .var "o_flag_update", 0 0;
v0xdd6700_0 .var "o_mem_load", 0 0;
v0xdd67c0_0 .var "o_mem_pre_index", 0 0;
v0xdd6910_0 .var "o_mem_signed_byte_enable", 0 0;
v0xdd69d0_0 .var "o_mem_signed_halfword_enable", 0 0;
v0xdd6a90_0 .var "o_mem_srcdest_index", 4 0;
v0xdd6b70_0 .var "o_mem_store", 0 0;
v0xdd6c30_0 .var "o_mem_translate", 0 0;
v0xdd6cf0_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0xdd6db0_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0xdd6e70_0 .var "o_shift_length", 32 0;
v0xdd7020_0 .var "o_shift_operation", 2 0;
v0xdd70c0_0 .var "o_shift_source", 32 0;
E_0xdd3320 .event edge, v0xdcc490_0, v0xdcc3b0_0;
S_0xdd3650 .scope task, "decode_branch" "decode_branch" 14 368, 14 368 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch ;
    %vpi_call/w 14 371 "$display", $time, "%m: B decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0xdd6560_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd70c0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xdd7020_0, 0, 3;
    %pushi/vec4 2, 0, 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6e70_0, 4, 1;
    %end;
S_0xdd3820 .scope task, "decode_bx" "decode_bx" 14 232, 14 232 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_5, S_0xdd3a10;
    %jmp t_4;
    .scope S_0xdd3a10;
t_5 ;
    %load/vec4 v0xdd60f0_0;
    %pad/u 32;
    %store/vec4 v0xdd3c00_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3c00_0, 4, 8;
    %vpi_call/w 14 238 "$display", $time, "%m: BX decode..." {0 0 0};
    %load/vec4 v0xdd3c00_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xdd5d20_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xdd5b50;
    %join;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0xdd6560_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %end;
    .scope S_0xdd3820;
t_4 %join;
    %end;
S_0xdd3a10 .scope begin, "tskDecodeBx" "tskDecodeBx" 14 233, 14 233 0, S_0xdd3820;
 .timescale 0 0;
v0xdd3c00_0 .var "temp", 31 0;
S_0xdd3d00 .scope task, "decode_clz" "decode_clz" 14 254, 14 254 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz ;
    %fork t_7, S_0xdd3ed0;
    %jmp t_6;
    .scope S_0xdd3ed0;
t_7 ;
    %vpi_call/w 14 260 "$display", $time, "%m: CLZ decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %pad/u 32;
    %store/vec4 v0xdd40a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd40a0_0, 4, 1;
    %load/vec4 v0xdd40a0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xdd5d20_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xdd5b50;
    %join;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xdd6560_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %end;
    .scope S_0xdd3d00;
t_6 %join;
    %end;
S_0xdd3ed0 .scope begin, "tskDecodeClz" "tskDecodeClz" 14 255, 14 255 0, S_0xdd3d00;
 .timescale 0 0;
v0xdd40a0_0 .var "temp", 31 0;
S_0xdd41a0 .scope task, "decode_data_processing" "decode_data_processing" 14 389, 14 389 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %vpi_call/w 14 392 "$display", $time, "%m: Normal DP decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xdd6640_0, 0, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xdd6560_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %load/vec4 v0xdd62a0_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0xdd62a0_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xdd62a0_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xdd62a0_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.115, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xdd6560_0, 0, 5;
T_8.115 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_8.117, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_8.118, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_8.119, 4;
    %jmp T_8.120;
T_8.117 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0xdd5a50_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xdd5880;
    %join;
    %jmp T_8.120;
T_8.118 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xdd5d20_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xdd5b50;
    %join;
    %jmp T_8.120;
T_8.119 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xdd5ff0_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0xdd5e20;
    %join;
    %jmp T_8.120;
T_8.120 ;
    %pop/vec4 1;
    %end;
S_0xdd4370 .scope task, "decode_halfword_ls" "decode_halfword_ls" 14 161, 14 161 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_9, S_0xdd4590;
    %jmp t_8;
    .scope S_0xdd4590;
t_9 ;
    %vpi_call/w 14 165 "$display", $time, "%m: Halfword decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %pad/u 12;
    %store/vec4 v0xdd4780_0, 0, 12;
    %load/vec4 v0xdd60f0_0;
    %pad/u 12;
    %store/vec4 v0xdd4880_0, 0, 12;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %load/vec4 v0xdd4780_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4780_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4780_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd4880_0, 4, 8;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.121, 8;
    %load/vec4 v0xdd4780_0;
    %store/vec4 v0xdd5a50_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xdd5880;
    %join;
    %jmp T_9.122;
T_9.121 ;
    %load/vec4 v0xdd4880_0;
    %pad/u 34;
    %store/vec4 v0xdd5d20_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xdd5b50;
    %join;
T_9.122 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_9.123, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_9.124, 8;
T_9.123 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_9.124, 8;
 ; End of false expr.
    %blend;
T_9.124;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xdd6700_0, 0, 1;
    %load/vec4 v0xdd6700_0;
    %nor/r;
    %store/vec4 v0xdd6b70_0, 0, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0xdd67c0_0, 0, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0xdd67c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_9.125, 9;
    %load/vec4 v0xdd6370_0;
    %jmp/1 T_9.126, 9;
T_9.125 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_9.126, 9;
 ; End of false expr.
    %blend;
T_9.126;
    %pad/u 5;
    %store/vec4 v0xdd6560_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xdd6a90_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.127, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.128, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.129, 6;
    %jmp T_9.130;
T_9.127 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdd6910_0, 0, 1;
    %jmp T_9.130;
T_9.128 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdd6db0_0, 0, 1;
    %jmp T_9.130;
T_9.129 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdd69d0_0, 0, 1;
    %jmp T_9.130;
T_9.130 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdd4370;
t_8 %join;
    %end;
S_0xdd4590 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 14 162, 14 162 0, S_0xdd4370;
 .timescale 0 0;
v0xdd4780_0 .var "temp", 11 0;
v0xdd4880_0 .var "temp1", 11 0;
S_0xdd4960 .scope task, "decode_ls" "decode_ls" 14 278, 14 278 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_11, S_0xdd4b30;
    %jmp t_10;
    .scope S_0xdd4b30;
t_11 ;
    %vpi_call/w 14 281 "$display", $time, "%m: LS decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.131, 8;
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd70c0_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6e70_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xdd7020_0, 0, 3;
    %jmp T_10.132;
T_10.131 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xdd5d20_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xdd5b50;
    %join;
T_10.132 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.133, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_10.134, 8;
T_10.133 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_10.134, 8;
 ; End of false expr.
    %blend;
T_10.134;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xdd6700_0, 0, 1;
    %load/vec4 v0xdd6700_0;
    %nor/r;
    %store/vec4 v0xdd6b70_0, 0, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0xdd67c0_0, 0, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0xdd67c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_10.135, 9;
    %load/vec4 v0xdd6370_0;
    %jmp/1 T_10.136, 9;
T_10.135 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_10.136, 9;
 ; End of false expr.
    %blend;
T_10.136;
    %pad/u 5;
    %store/vec4 v0xdd6560_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0xdd6cf0_0, 0, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xdd6a90_0, 0, 5;
    %load/vec4 v0xdd67c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.137, 8;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.139, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdd6c30_0, 0, 1;
T_10.139 ;
T_10.137 ;
    %end;
    .scope S_0xdd4960;
t_10 %join;
    %end;
S_0xdd4b30 .scope begin, "tskDecodeLs" "tskDecodeLs" 14 279, 14 279 0, S_0xdd4960;
 .timescale 0 0;
S_0xdd4d20 .scope task, "decode_mrs" "decode_mrs" 14 328, 14 328 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %vpi_call/w 14 331 "$display", $time, "%m: MRS decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0xdd5a50_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xdd5880;
    %join;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xdd6560_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.141, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_11.142, 8;
T_11.141 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_11.142, 8;
 ; End of false expr.
    %blend;
T_11.142;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %end;
S_0xdd4ef0 .scope task, "decode_msr" "decode_msr" 14 343, 14 343 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr ;
    %vpi_call/w 14 346 "$display", $time, "%m: MSR decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.143, 8;
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0xdd5a50_0, 0, 12;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0xdd5880;
    %join;
    %jmp T_12.144;
T_12.143 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 12, 0, 2;
    %pad/u 34;
    %store/vec4 v0xdd5d20_0, 0, 34;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0xdd5b50;
    %join;
T_12.144 ;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.145, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_12.146, 8;
T_12.145 ; End of true expr.
    %pushi/vec4 27, 0, 32;
    %jmp/0 T_12.146, 8;
 ; End of false expr.
    %blend;
T_12.146;
    %pad/s 5;
    %store/vec4 v0xdd6560_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.147, 8;
    %pushi/vec4 18, 0, 5;
    %jmp/1 T_12.148, 8;
T_12.147 ; End of true expr.
    %pushi/vec4 19, 0, 5;
    %jmp/0 T_12.148, 8;
 ; End of false expr.
    %blend;
T_12.148;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.149, 8;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_12.150, 8;
T_12.149 ; End of true expr.
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %jmp/0 T_12.150, 8;
 ; End of false expr.
    %blend;
T_12.150;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %end;
S_0xdd50c0 .scope task, "decode_mult" "decode_mult" 14 209, 14 209 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_13, S_0xdd5320;
    %jmp t_12;
    .scope S_0xdd5320;
t_13 ;
    %vpi_call/w 14 212 "$display", $time, "%m: MLT decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xdd6560_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd70c0_0, 4, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.151, 8;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 34, 7;
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %jmp/1 T_13.152, 8;
T_13.151 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_13.152, 8;
 ; End of false expr.
    %blend;
T_13.152;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_13.153, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.154, 8;
T_13.153 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.154, 8;
 ; End of false expr.
    %blend;
T_13.154;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6e70_0, 4, 1;
    %end;
    .scope S_0xdd50c0;
t_12 %join;
    %end;
S_0xdd5320 .scope begin, "tskDecodeMult" "tskDecodeMult" 14 210, 14 210 0, S_0xdd50c0;
 .timescale 0 0;
S_0xdd54c0 .scope task, "decode_swi" "decode_swi" 14 142, 14 142 0, S_0xdccb40;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_15, S_0xdd5690;
    %jmp t_14;
    .scope S_0xdd5690;
t_15 ;
    %vpi_call/w 14 146 "$display", $time, "%m:SWI decode..." {0 0 0};
    %load/vec4 v0xdd60f0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xdd6430_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %pushi/vec4 16, 0, 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6370_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0xdd6560_0, 0, 5;
    %load/vec4 v0xdd60f0_0;
    %parti/s 24, 0, 2;
    %pad/u 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xdd7020_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6e70_0, 4, 1;
    %end;
    .scope S_0xdd54c0;
t_14 %join;
    %end;
S_0xdd5690 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 14 143, 14 143 0, S_0xdd54c0;
 .timescale 0 0;
S_0xdd5880 .scope task, "process_immediate" "process_immediate" 14 418, 14 418 0, S_0xdccb40;
 .timescale 0 0;
v0xdd5a50_0 .var "instruction", 11 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_immediate ;
    %vpi_call/w 14 421 "$display", "%m Process immediate..." {0 0 0};
    %load/vec4 v0xdd5a50_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6e70_0, 4, 1;
    %load/vec4 v0xdd5a50_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd70c0_0, 4, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xdd7020_0, 0, 3;
    %end;
S_0xdd5b50 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 14 432, 14 432 0, S_0xdccb40;
 .timescale 0 0;
v0xdd5d20_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %vpi_call/w 14 435 "$display", "%m Process instruction specified shift..." {0 0 0};
    %load/vec4 v0xdd5d20_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6e70_0, 4, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xdd5d20_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd70c0_0, 4, 1;
    %load/vec4 v0xdd5d20_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0xdd7020_0, 0, 3;
    %load/vec4 v0xdd7020_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.155, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.156, 6;
    %jmp T_16.157;
T_16.155 ;
    %load/vec4 v0xdd6e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.158, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
T_16.158 ;
    %jmp T_16.157;
T_16.156 ;
    %load/vec4 v0xdd6e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.160, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
T_16.160 ;
    %jmp T_16.157;
T_16.157 ;
    %pop/vec4 1;
    %end;
S_0xdd5e20 .scope task, "process_register_specified_shift" "process_register_specified_shift" 14 453, 14 453 0, S_0xdccb40;
 .timescale 0 0;
v0xdd5ff0_0 .var "instruction", 33 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %vpi_call/w 14 456 "$display", "%m Process register specified shift..." {0 0 0};
    %load/vec4 v0xdd5ff0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd6e70_0, 4, 1;
    %load/vec4 v0xdd60f0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0xdd5ff0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd70c0_0, 4, 1;
    %load/vec4 v0xdd5ff0_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0xdd7020_0, 0, 3;
    %end;
S_0xdd74a0 .scope module, "u_zap_mem_fsm" "zap_decode_mem_fsm" 9 252, 19 21 0, S_0xdb6930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 1 "i_issue_stall"
    .port_info 10 /OUTPUT 35 "o_instruction"
    .port_info 11 /OUTPUT 1 "o_instruction_valid"
    .port_info 12 /OUTPUT 1 "o_stall_from_decode"
    .port_info 13 /OUTPUT 1 "o_irq"
    .port_info 14 /OUTPUT 1 "o_fiq"
P_0xdd7620 .param/l "ADC" 0 7 7, C4<0101>;
P_0xdd7660 .param/l "ADD" 0 7 6, C4<0100>;
P_0xdd76a0 .param/l "AND" 0 7 2, C4<0000>;
P_0xdd76e0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xdd7720 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xdd7760 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xdd77a0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xdd77e0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xdd7820 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xdd7860 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xdd78a0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xdd78e0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xdd7920 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xdd7960 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xdd79a0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xdd79e0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xdd7a20 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xdd7a60 .param/l "BIC" 0 7 16, C4<1110>;
P_0xdd7aa0 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xdd7ae0 .param/l "CMN" 0 7 13, C4<1011>;
P_0xdd7b20 .param/l "CMP" 0 7 12, C4<1010>;
P_0xdd7b60 .param/l "EOR" 0 7 3, C4<0001>;
P_0xdd7ba0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xdd7be0 .param/l "IDLE" 1 19 76, +C4<00000000000000000000000000000000>;
P_0xdd7c20 .param/l "MEMOP" 1 19 77, +C4<00000000000000000000000000000001>;
P_0xdd7c60 .param/l "MLA" 0 7 19, C4<10001>;
P_0xdd7ca0 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xdd7ce0 .param/l "MOV" 0 7 15, C4<1101>;
P_0xdd7d20 .param/l "MUL" 0 7 18, C4<10000>;
P_0xdd7d60 .param/l "MVN" 0 7 17, C4<1111>;
P_0xdd7da0 .param/l "ORR" 0 7 14, C4<1100>;
P_0xdd7de0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xdd7e20 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xdd7e60 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xdd7ea0 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xdd7ee0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xdd7f20 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xdd7f60 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xdd7fa0 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xdd7fe0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xdd8020 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xdd8060 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xdd80a0 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xdd80e0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xdd8120 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xdd8160 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xdd81a0 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xdd81e0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xdd8220 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xdd8260 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xdd82a0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xdd82e0 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xdd8320 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xdd8360 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xdd83a0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xdd83e0 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xdd8420 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xdd8460 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xdd84a0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xdd84e0 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xdd8520 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xdd8560 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xdd85a0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xdd85e0 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xdd8620 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xdd8660 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xdd86a0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xdd86e0 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xdd8720 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xdd8760 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xdd87a0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xdd87e0 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xdd8820 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xdd8860 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xdd88a0 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xdd88e0 .param/l "RSB" 0 7 5, C4<0011>;
P_0xdd8920 .param/l "RSC" 0 7 9, C4<0111>;
P_0xdd8960 .param/l "SBC" 0 7 8, C4<0110>;
P_0xdd89a0 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xdd89e0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xdd8a20 .param/l "SUB" 0 7 4, C4<0010>;
P_0xdd8a60 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xdd8aa0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xdd8ae0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xdd8b20 .param/l "TST" 0 7 10, C4<1000>;
P_0xdd8b60 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xdd8ba0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xdd8be0 .param/l "WRITE_PC" 1 19 78, +C4<00000000000000000000000000000010>;
v0xddd490_0 .net "base", 3 0, L_0xe13130;  1 drivers
v0xddd590_0 .net "branch_offset", 11 0, L_0xe13b20;  1 drivers
v0xddd670_0 .net "cc", 3 0, L_0xe13300;  1 drivers
v0xddd760_0 .net "i_clear_from_alu", 0 0, v0xc29b30_0;  alias, 1 drivers
v0xddd850_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xddd990_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xdddac0_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xdddb60_0 .net "i_fiq", 0 0, v0xe11f10_0;  alias, 1 drivers
v0xdddc20_0 .net "i_instruction", 31 0, v0xde56e0_0;  alias, 1 drivers
v0xdddd90_0 .net "i_instruction_valid", 0 0, v0xde5820_0;  alias, 1 drivers
v0xddde50_0 .net "i_irq", 0 0, v0xe12190_0;  alias, 1 drivers
v0xdddf10_0 .net "i_issue_stall", 0 0, v0xdf2200_0;  alias, 1 drivers
v0xdddfb0_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xdde0e0_0 .net "id", 2 0, L_0xe133a0;  1 drivers
v0xdde1a0_0 .net "link", 0 0, L_0xe13a10;  1 drivers
v0xdde260_0 .net "load", 0 0, L_0xe137d0;  1 drivers
v0xdde320_0 .var "o_fiq", 0 0;
v0xdde4d0_0 .var "o_instruction", 34 0;
v0xdde570_0 .var "o_instruction_valid", 0 0;
v0xdde610_0 .var "o_irq", 0 0;
v0xdde6b0_0 .var "o_stall_from_decode", 0 0;
v0xdde750_0 .net "pre_index", 0 0, L_0xe13440;  1 drivers
v0xdde7f0_0 .net "reglist", 15 0, L_0xe13970;  1 drivers
v0xdde890_0 .var "reglist_ff", 15 0;
v0xdde930_0 .var "reglist_nxt", 15 0;
v0xddea10_0 .net "s_bit", 0 0, L_0xe13690;  1 drivers
v0xddead0_0 .net "srcdest", 3 0, L_0xe13260;  1 drivers
v0xddebb0_0 .var "state_ff", 2 0;
v0xddec90_0 .var "state_nxt", 2 0;
v0xdded70_0 .net "store", 0 0, L_0xe13870;  1 drivers
v0xddee30_0 .net "up", 0 0, L_0xe135f0;  1 drivers
v0xddeef0_0 .net "writeback", 0 0, L_0xe13730;  1 drivers
E_0xddb9b0/0 .event edge, v0xddebb0_0, v0xdde0e0_0, v0xdddd90_0, v0xddd670_0;
E_0xddb9b0/1 .event edge, v0xddd490_0, v0xdde7f0_0, v0xdddc20_0, v0xddde50_0;
E_0xddb9b0/2 .event edge, v0xdddb60_0, v0xdde890_0, v0xddcd10_0, v0xdde260_0;
E_0xddb9b0/3 .event edge, v0xddea10_0;
E_0xddb9b0 .event/or E_0xddb9b0/0, E_0xddb9b0/1, E_0xddb9b0/2, E_0xddb9b0/3;
L_0xe13130 .part v0xde56e0_0, 16, 4;
L_0xe13260 .part v0xde56e0_0, 12, 4;
L_0xe13300 .part v0xde56e0_0, 28, 4;
L_0xe133a0 .part v0xde56e0_0, 25, 3;
L_0xe13440 .part v0xde56e0_0, 24, 1;
L_0xe135f0 .part v0xde56e0_0, 23, 1;
L_0xe13690 .part v0xde56e0_0, 22, 1;
L_0xe13730 .part v0xde56e0_0, 21, 1;
L_0xe137d0 .part v0xde56e0_0, 20, 1;
L_0xe13870 .reduce/nor L_0xe137d0;
L_0xe13970 .part v0xde56e0_0, 0, 16;
L_0xe13a10 .part v0xde56e0_0, 24, 1;
L_0xe13b20 .part v0xde56e0_0, 0, 12;
S_0xddba60 .scope task, "clear" "clear" 19 262, 19 262 0, S_0xdd74a0;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xddebb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xdde890_0, 0;
    %end;
S_0xddbc50 .scope function, "map" "map" 19 168, 19 168 0, S_0xdd74a0;
 .timescale 0 0;
v0xddbe40_0 .var "base", 3 0;
v0xddbf20_0 .var "cc", 3 0;
v0xddc000_0 .var "enc", 3 0;
v0xddc0f0_0 .var "id", 2 0;
v0xddc1d0_0 .var "instr", 31 0;
v0xddc300_0 .var "list", 15 0;
v0xddc3e0_0 .var "load", 0 0;
v0xddc4a0_0 .var "map", 33 0;
v0xddc580_0 .var "pre_index", 0 0;
v0xddc6d0_0 .var "reglist", 15 0;
v0xddc7b0_0 .var "s_bit", 0 0;
v0xddc870_0 .var "srcdest", 3 0;
v0xddc950_0 .var "store", 0 0;
v0xddca10_0 .var "up", 0 0;
v0xddcad0_0 .var "writeback", 0 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map ;
    %load/vec4 v0xddc1d0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0xddbe40_0, 0, 4;
    %load/vec4 v0xddc1d0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0xddc870_0, 0, 4;
    %load/vec4 v0xddc1d0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0xddbf20_0, 0, 4;
    %load/vec4 v0xddc1d0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0xddc0f0_0, 0, 3;
    %load/vec4 v0xddc1d0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0xddc580_0, 0, 1;
    %load/vec4 v0xddc1d0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0xddca10_0, 0, 1;
    %load/vec4 v0xddc1d0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0xddc7b0_0, 0, 1;
    %load/vec4 v0xddc1d0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0xddcad0_0, 0, 1;
    %load/vec4 v0xddc1d0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0xddc3e0_0, 0, 1;
    %load/vec4 v0xddc3e0_0;
    %nor/r;
    %store/vec4 v0xddc950_0, 0, 1;
    %load/vec4 v0xddc1d0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0xddc6d0_0, 0, 16;
    %load/vec4 v0xddc1d0_0;
    %pad/u 34;
    %store/vec4 v0xddc4a0_0, 0, 34;
    %load/vec4 v0xddc4a0_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0xddc4a0_0, 0, 34;
    %load/vec4 v0xddc4a0_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0xddc4a0_0, 0, 34;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 12;
    %load/vec4 v0xddc000_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %load/vec4 v0xddc300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.162, 4;
    %load/vec4 v0xddcad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.164, 8;
    %load/vec4 v0xddbf20_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0xddbe40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0xddc4a0_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.165;
T_19.164 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0xddc4a0_0, 0, 34;
T_19.165 ;
    %jmp T_19.163;
T_19.162 ;
    %load/vec4 v0xddc950_0;
    %load/vec4 v0xddc7b0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xddc3e0_0;
    %load/vec4 v0xddc7b0_0;
    %and;
    %load/vec4 v0xddc300_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.166, 9;
    %load/vec4 v0xddc4a0_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.168, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.169, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.170, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.171, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.172, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.173, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.174, 6;
    %jmp T_19.175;
T_19.168 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.175;
T_19.169 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.175;
T_19.170 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.175;
T_19.171 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.175;
T_19.172 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.175;
T_19.173 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.175;
T_19.174 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
    %jmp T_19.175;
T_19.175 ;
    %pop/vec4 1;
    %jmp T_19.167;
T_19.166 ;
    %load/vec4 v0xddc3e0_0;
    %load/vec4 v0xddc000_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.176, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xddc4a0_0, 4, 1;
T_19.176 ;
T_19.167 ;
T_19.163 ;
    %end;
S_0xddcb90 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 19 122, 19 122 0, S_0xdd74a0;
 .timescale 0 0;
v0xddcd10_0 .var "pri_enc_out", 3 0;
S_0xddcdf0 .scope function, "pri_enc" "pri_enc" 19 237, 19 237 0, S_0xdd74a0;
 .timescale 0 0;
v0xddd2b0_0 .var "in", 15 0;
v0xddd3b0_0 .var "pri_enc", 3 0;
TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc ;
    %fork t_17, S_0xddcfc0;
    %jmp t_16;
    .scope S_0xddcfc0;
t_17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xddd3b0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0xddd1b0_0, 0, 32;
T_20.178 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xddd1b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_20.179, 5;
    %load/vec4 v0xddd2b0_0;
    %load/vec4 v0xddd1b0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.180, 4;
    %load/vec4 v0xddd1b0_0;
    %pad/s 4;
    %store/vec4 v0xddd3b0_0, 0, 4;
T_20.180 ;
    %load/vec4 v0xddd1b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0xddd1b0_0, 0, 32;
    %jmp T_20.178;
T_20.179 ;
    %end;
    .scope S_0xddcdf0;
t_16 %join;
    %end;
S_0xddcfc0 .scope begin, "priEncFn" "priEncFn" 19 238, 19 238 0, S_0xddcdf0;
 .timescale 0 0;
v0xddd1b0_0 .var/i "i", 31 0;
S_0xde4790 .scope module, "u_zap_fetch_main" "zap_fetch_main" 5 253, 20 17 0, S_0xdb41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_stall_from_decode"
    .port_info 8 /INPUT 32 "i_pc_ff"
    .port_info 9 /INPUT 32 "i_instruction"
    .port_info 10 /INPUT 1 "i_valid"
    .port_info 11 /INPUT 1 "i_instr_abort"
    .port_info 12 /OUTPUT 32 "o_instruction"
    .port_info 13 /OUTPUT 1 "o_valid"
    .port_info 14 /OUTPUT 1 "o_instr_abort"
    .port_info 15 /OUTPUT 32 "o_pc_plus_8_ff"
P_0xdca730 .param/l "ABORT_PAYLOAD" 1 20 54, C4<00000000000000000000000000000000>;
v0xde4b60_0 .net "i_clear_from_alu", 0 0, v0xc29b30_0;  alias, 1 drivers
v0xde4c90_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xde4de0_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xde4eb0_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xde4fe0_0 .net "i_instr_abort", 0 0, L_0xe25ee0;  alias, 1 drivers
v0xde5080_0 .net "i_instruction", 31 0, L_0xe25c80;  alias, 1 drivers
v0xde5140_0 .net "i_pc_ff", 31 0, v0xbfb090_0;  alias, 1 drivers
v0xde5200_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xde52a0_0 .net "i_stall_from_decode", 0 0, v0xde3e10_0;  alias, 1 drivers
v0xde5400_0 .net "i_stall_from_issue", 0 0, v0xdf2200_0;  alias, 1 drivers
v0xde54a0_0 .net "i_stall_from_shifter", 0 0, v0xe04d00_0;  alias, 1 drivers
v0xde5570_0 .net "i_valid", 0 0, L_0xe25db0;  alias, 1 drivers
v0xde5610_0 .var "o_instr_abort", 0 0;
v0xde56e0_0 .var "o_instruction", 31 0;
v0xde5780_0 .var "o_pc_plus_8_ff", 31 0;
v0xde5820_0 .var "o_valid", 0 0;
v0xde58c0_0 .var "sleep_ff", 0 0;
S_0xde5c50 .scope module, "u_zap_issue_main" "zap_issue_main" 5 335, 21 22 0, S_0xdb41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 4 "i_condition_code_ff"
    .port_info 8 /INPUT 6 "i_destination_index_ff"
    .port_info 9 /INPUT 33 "i_alu_source_ff"
    .port_info 10 /INPUT 5 "i_alu_operation_ff"
    .port_info 11 /INPUT 33 "i_shift_source_ff"
    .port_info 12 /INPUT 3 "i_shift_operation_ff"
    .port_info 13 /INPUT 33 "i_shift_length_ff"
    .port_info 14 /INPUT 1 "i_flag_update_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 1 "i_irq_ff"
    .port_info 25 /INPUT 1 "i_fiq_ff"
    .port_info 26 /INPUT 1 "i_abt_ff"
    .port_info 27 /INPUT 1 "i_swi_ff"
    .port_info 28 /INPUT 32 "i_rd_data_0"
    .port_info 29 /INPUT 32 "i_rd_data_1"
    .port_info 30 /INPUT 32 "i_rd_data_2"
    .port_info 31 /INPUT 32 "i_rd_data_3"
    .port_info 32 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 33 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 34 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 35 /INPUT 1 "i_alu_dav_nxt"
    .port_info 36 /INPUT 1 "i_alu_dav_ff"
    .port_info 37 /INPUT 1 "i_memory_dav_ff"
    .port_info 38 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 39 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 40 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 41 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 42 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 43 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 44 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 45 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 46 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 47 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 48 /OUTPUT 6 "o_rd_index_0"
    .port_info 49 /OUTPUT 6 "o_rd_index_1"
    .port_info 50 /OUTPUT 6 "o_rd_index_2"
    .port_info 51 /OUTPUT 6 "o_rd_index_3"
    .port_info 52 /OUTPUT 4 "o_condition_code_ff"
    .port_info 53 /OUTPUT 6 "o_destination_index_ff"
    .port_info 54 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 55 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 56 /OUTPUT 1 "o_flag_update_ff"
    .port_info 57 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 58 /OUTPUT 1 "o_mem_load_ff"
    .port_info 59 /OUTPUT 1 "o_mem_store_ff"
    .port_info 60 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 61 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 62 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 63 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 64 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 65 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 66 /OUTPUT 1 "o_irq_ff"
    .port_info 67 /OUTPUT 1 "o_fiq_ff"
    .port_info 68 /OUTPUT 1 "o_abt_ff"
    .port_info 69 /OUTPUT 1 "o_swi_ff"
    .port_info 70 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 71 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 72 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 73 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 74 /OUTPUT 33 "o_alu_source_ff"
    .port_info 75 /OUTPUT 33 "o_shift_source_ff"
    .port_info 76 /OUTPUT 33 "o_shift_length_ff"
    .port_info 77 /OUTPUT 1 "o_stall_from_issue"
    .port_info 78 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 79 /OUTPUT 1 "o_shifter_disable_ff"
P_0xde5dd0 .param/l "ADC" 0 7 7, C4<0101>;
P_0xde5e10 .param/l "ADD" 0 7 6, C4<0100>;
P_0xde5e50 .param/l "AL" 0 3 16, C4<1110>;
P_0xde5e90 .param/l "ALU_OPS" 0 21 31, +C4<00000000000000000000000000100000>;
P_0xde5ed0 .param/l "AND" 0 7 2, C4<0000>;
P_0xde5f10 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xde5f50 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xde5f90 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xde5fd0 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xde6010 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xde6050 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xde6090 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xde60d0 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xde6110 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xde6150 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xde6190 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xde61d0 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xde6210 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xde6250 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xde6290 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0xde62d0 .param/l "BIC" 0 7 16, C4<1110>;
P_0xde6310 .param/l "CC" 0 3 5, C4<0011>;
P_0xde6350 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xde6390 .param/l "CMN" 0 7 13, C4<1011>;
P_0xde63d0 .param/l "CMP" 0 7 12, C4<1010>;
P_0xde6410 .param/l "CS" 0 3 4, C4<0010>;
P_0xde6450 .param/l "EOR" 0 7 3, C4<0001>;
P_0xde6490 .param/l "EQ" 0 3 2, C4<0000>;
P_0xde64d0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xde6510 .param/l "GE" 0 3 12, C4<1010>;
P_0xde6550 .param/l "GT" 0 3 14, C4<1100>;
P_0xde6590 .param/l "HI" 0 3 10, C4<1000>;
P_0xde65d0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xde6610 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xde6650 .param/l "LE" 0 3 15, C4<1101>;
P_0xde6690 .param/l "LS" 0 3 11, C4<1001>;
P_0xde66d0 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0xde6710 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xde6750 .param/l "LT" 0 3 13, C4<1011>;
P_0xde6790 .param/l "MI" 0 3 6, C4<0100>;
P_0xde67d0 .param/l "MLA" 0 7 19, C4<10001>;
P_0xde6810 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xde6850 .param/l "MOV" 0 7 15, C4<1101>;
P_0xde6890 .param/l "MUL" 0 7 18, C4<10000>;
P_0xde68d0 .param/l "MVN" 0 7 17, C4<1111>;
P_0xde6910 .param/l "NE" 0 3 3, C4<0001>;
P_0xde6950 .param/l "NV" 0 3 17, C4<1111>;
P_0xde6990 .param/l "ORR" 0 7 14, C4<1100>;
P_0xde69d0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xde6a10 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xde6a50 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xde6a90 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xde6ad0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xde6b10 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xde6b50 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xde6b90 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xde6bd0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xde6c10 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xde6c50 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xde6c90 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xde6cd0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xde6d10 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xde6d50 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xde6d90 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xde6dd0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xde6e10 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xde6e50 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xde6e90 .param/l "PHY_REGS" 0 21 27, +C4<00000000000000000000000000101110>;
P_0xde6ed0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xde6f10 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xde6f50 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xde6f90 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xde6fd0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xde7010 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xde7050 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xde7090 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xde70d0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xde7110 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xde7150 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xde7190 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xde71d0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xde7210 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xde7250 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xde7290 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xde72d0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xde7310 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xde7350 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xde7390 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xde73d0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xde7410 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xde7450 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xde7490 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xde74d0 .param/l "PL" 0 3 7, C4<0101>;
P_0xde7510 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xde7550 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0xde7590 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0xde75d0 .param/l "RSB" 0 7 5, C4<0011>;
P_0xde7610 .param/l "RSC" 0 7 9, C4<0111>;
P_0xde7650 .param/l "SBC" 0 7 8, C4<0110>;
P_0xde7690 .param/l "SHIFT_OPS" 0 21 35, +C4<00000000000000000000000000000101>;
P_0xde76d0 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xde7710 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xde7750 .param/l "SUB" 0 7 4, C4<0010>;
P_0xde7790 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xde77d0 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xde7810 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xde7850 .param/l "TST" 0 7 10, C4<1000>;
P_0xde7890 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xde78d0 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xde7910 .param/l "VC" 0 3 9, C4<0111>;
P_0xde7950 .param/l "VS" 0 3 8, C4<0110>;
v0xdedb60_0 .net "i_abt_ff", 0 0, v0xde1cb0_0;  alias, 1 drivers
v0xdedc50_0 .net "i_alu_dav_ff", 0 0, v0xc29bf0_0;  alias, 1 drivers
v0xdedd20_0 .net "i_alu_dav_nxt", 0 0, v0xc203b0_0;  alias, 1 drivers
v0xdeddf0_0 .net "i_alu_destination_index_ff", 5 0, v0xc20470_0;  alias, 1 drivers
v0xdedec0_0 .net "i_alu_destination_value_ff", 31 0, v0xc29a90_0;  alias, 1 drivers
v0xdedfb0_0 .net "i_alu_destination_value_nxt", 31 0, v0xb8b080_0;  alias, 1 drivers
v0xdee050_0 .net "i_alu_mem_load_ff", 0 0, v0xc38070_0;  alias, 1 drivers
v0xdee120_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0xc526b0_0;  alias, 1 drivers
v0xdee1f0_0 .net "i_alu_operation_ff", 4 0, v0xde1df0_0;  alias, 1 drivers
v0xdee350_0 .net "i_alu_source_ff", 32 0, v0xde1f90_0;  alias, 1 drivers
v0xdee420_0 .net "i_clear_from_alu", 0 0, v0xc29b30_0;  alias, 1 drivers
v0xdee4c0_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xdee560_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xdee600_0 .net "i_condition_code_ff", 3 0, v0xde2130_0;  alias, 1 drivers
v0xdee6d0_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xdee770_0 .net "i_destination_index_ff", 5 0, v0xde22d0_0;  alias, 1 drivers
v0xdee840_0 .net "i_fiq_ff", 0 0, v0xde2470_0;  alias, 1 drivers
v0xdee9f0_0 .net "i_flag_update_ff", 0 0, v0xde25d0_0;  alias, 1 drivers
v0xdeea90_0 .net "i_irq_ff", 0 0, v0xde0e10_0;  alias, 1 drivers
v0xdeeb30_0 .net "i_mem_load_ff", 0 0, v0xde2b20_0;  alias, 1 drivers
v0xdeec00_0 .net "i_mem_pre_index_ff", 0 0, v0xde2c60_0;  alias, 1 drivers
v0xdeecd0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0xde2da0_0;  alias, 1 drivers
v0xdeeda0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0xde2f10_0;  alias, 1 drivers
v0xdeee70_0 .net "i_mem_srcdest_index_ff", 5 0, v0xde3080_0;  alias, 1 drivers
v0xdeef40_0 .net "i_mem_store_ff", 0 0, v0xde3220_0;  alias, 1 drivers
v0xdef010_0 .net "i_mem_translate_ff", 0 0, v0xde33b0_0;  alias, 1 drivers
v0xdef0e0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0xde3520_0;  alias, 1 drivers
v0xdef1b0_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0xde3690_0;  alias, 1 drivers
v0xdef280_0 .net "i_memory_dav_ff", 0 0, v0xdf7350_0;  alias, 1 drivers
v0xdef320_0 .net "i_memory_destination_index_ff", 5 0, v0xdf7500_0;  alias, 1 drivers
v0xdef3c0_0 .net "i_memory_destination_value_ff", 31 0, v0xdf72b0_0;  alias, 1 drivers
v0xdef460_0 .net "i_memory_mem_load_ff", 0 0, v0xdf7820_0;  alias, 1 drivers
v0xdef500_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0xdf78c0_0;  alias, 1 drivers
v0xdee8e0_0 .net "i_memory_mem_srcdest_value_ff", 31 0, L_0xe26150;  alias, 1 drivers
v0xdef7b0_0 .net "i_pc_plus_8_ff", 31 0, v0xde3800_0;  alias, 1 drivers
v0xdef850_0 .net "i_rd_data_0", 31 0, v0xdfe810_0;  alias, 1 drivers
v0xdef8f0_0 .net "i_rd_data_1", 31 0, v0xdfe8b0_0;  alias, 1 drivers
v0xdef990_0 .net "i_rd_data_2", 31 0, v0xdfe950_0;  alias, 1 drivers
v0xdefa30_0 .net "i_rd_data_3", 31 0, v0xdfe9f0_0;  alias, 1 drivers
v0xdefb10_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xdefbb0_0 .net "i_shift_length_ff", 32 0, v0xde38c0_0;  alias, 1 drivers
v0xdefca0_0 .net "i_shift_operation_ff", 2 0, v0xde3a80_0;  alias, 1 drivers
v0xdefd70_0 .net "i_shift_source_ff", 32 0, v0xde3c50_0;  alias, 1 drivers
v0xdefe40_0 .net "i_shifter_destination_index_ff", 5 0, v0xe07ba0_0;  alias, 1 drivers
v0xdeff10_0 .net "i_shifter_mem_load_ff", 0 0, v0xe07ed0_0;  alias, 1 drivers
v0xdeffe0_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0xe081d0_0;  alias, 1 drivers
v0xdf00b0_0 .net "i_stall_from_shifter", 0 0, v0xe04d00_0;  alias, 1 drivers
v0xdf0150_0 .net "i_swi_ff", 0 0, v0xde3ed0_0;  alias, 1 drivers
v0xdf01f0_0 .var "load_lock", 0 0;
v0xdf0290_0 .var "lock", 0 0;
v0xdf0330_0 .var "o_abt_ff", 0 0;
v0xdf03d0_0 .var "o_alu_operation_ff", 4 0;
v0xdf04b0_0 .var "o_alu_source_ff", 32 0;
v0xdf0590_0 .var "o_alu_source_value_ff", 31 0;
v0xdf0670_0 .var "o_alu_source_value_nxt", 31 0;
v0xdf0750_0 .var "o_condition_code_ff", 3 0;
v0xdf0830_0 .var "o_destination_index_ff", 5 0;
v0xdf0910_0 .var "o_fiq_ff", 0 0;
v0xdf09d0_0 .var "o_flag_update_ff", 0 0;
v0xdf0a90_0 .var "o_irq_ff", 0 0;
v0xdf0b50_0 .var "o_mem_load_ff", 0 0;
v0xdf0c10_0 .var "o_mem_pre_index_ff", 0 0;
v0xdf0cd0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xdf0d90_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xdf0e50_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xdef5e0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0xdef6c0_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0xdf1300_0 .var "o_mem_store_ff", 0 0;
v0xdf13c0_0 .var "o_mem_translate_ff", 0 0;
v0xdf1480_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xdf1540_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xdf1600_0 .var "o_pc_plus_8_ff", 31 0;
v0xdf16e0_0 .var "o_rd_index_0", 5 0;
v0xdf17c0_0 .var "o_rd_index_1", 5 0;
v0xdf18a0_0 .var "o_rd_index_2", 5 0;
v0xdf1980_0 .var "o_rd_index_3", 5 0;
v0xdf1a60_0 .var "o_shift_length_ff", 32 0;
v0xdf1b40_0 .var "o_shift_length_value_ff", 31 0;
v0xdf1c20_0 .var "o_shift_length_value_nxt", 31 0;
v0xdf1d00_0 .var "o_shift_operation_ff", 2 0;
v0xdf1de0_0 .var "o_shift_source_ff", 32 0;
v0xdf1ec0_0 .var "o_shift_source_value_ff", 31 0;
v0xdf1fa0_0 .var "o_shift_source_value_nxt", 31 0;
v0xdf2080_0 .var "o_shifter_disable_ff", 0 0;
v0xdf2140_0 .var "o_shifter_disable_nxt", 0 0;
v0xdf2200_0 .var "o_stall_from_issue", 0 0;
v0xdf2330_0 .var "o_swi_ff", 0 0;
v0xdf23f0_0 .var "shift_lock", 0 0;
E_0xdeb9b0/0 .event edge, v0xde1f90_0, v0xdf0e50_0, v0xdf0750_0, v0xdf0b50_0;
E_0xdeb9b0/1 .event edge, v0xb8b230_0, v0xc203b0_0, v0xb63b30_0, v0xc526b0_0;
E_0xdeb9b0/2 .event edge, v0xc29bf0_0, v0xc38070_0, v0xde3c50_0, v0xde38c0_0;
E_0xdeb9b0/3 .event edge, v0xde3a80_0, v0xdf0830_0, v0xde1df0_0;
E_0xdeb9b0 .event/or E_0xdeb9b0/0, E_0xdeb9b0/1, E_0xdeb9b0/2, E_0xdeb9b0/3;
E_0xdeba70 .event edge, v0xdf0290_0;
E_0xdebad0 .event edge, v0xde1f90_0, v0xde3c50_0, v0xde38c0_0, v0xde3080_0;
E_0xdebb40/0 .event edge, v0xde1f90_0, v0xb5d120_0, v0xc203b0_0, v0xb8b080_0;
E_0xdebb40/1 .event edge, v0xc29a90_0, v0xc20470_0, v0xc29bf0_0, v0xdef320_0;
E_0xdebb40/2 .event edge, v0xdef280_0, v0xdef500_0, v0xdef460_0, v0xde3c50_0;
E_0xdebb40/3 .event edge, v0xde38c0_0, v0xde3080_0;
E_0xdebb40 .event/or E_0xdebb40/0, E_0xdebb40/1, E_0xdebb40/2, E_0xdebb40/3;
E_0xdebc30 .event edge, v0xdf23f0_0, v0xdf01f0_0;
S_0xdebc70 .scope function, "determine_load_lock" "determine_load_lock" 21 497, 21 497 0, S_0xde5c50;
 .timescale 0 0;
v0xdebe60_0 .var "determine_load_lock", 0 0;
v0xdebf40_0 .var "i_alu_dav_ff", 0 0;
v0xdec000_0 .var "i_alu_dav_nxt", 0 0;
v0xdec0d0_0 .var "i_alu_mem_load_ff", 0 0;
v0xdec190_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0xdec2c0_0 .var "i_shifter_mem_load_ff", 0 0;
v0xdec380_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0xdec460_0 .var "index", 32 0;
v0xdec540_0 .var "o_condition_code_ff", 3 0;
v0xdec6b0_0 .var "o_mem_load_ff", 0 0;
v0xdec770_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdebe60_0, 0, 1;
    %load/vec4 v0xdec460_0;
    %load/vec4 v0xdec770_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdec540_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0xdec6b0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0xdec460_0;
    %load/vec4 v0xdec380_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdec000_0;
    %and;
    %load/vec4 v0xdec2c0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xdec460_0;
    %load/vec4 v0xdec190_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdebf40_0;
    %and;
    %load/vec4 v0xdec0d0_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_21.182, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdebe60_0, 0, 1;
T_21.182 ;
    %load/vec4 v0xdec460_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.184, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdebe60_0, 0, 1;
T_21.184 ;
    %end;
S_0xdec850 .scope function, "get_register_value" "get_register_value" 21 366, 21 366 0, S_0xde5c50;
 .timescale 0 0;
v0xdec9f0_0 .var "get", 31 0;
v0xdecad0_0 .var "get_register_value", 31 0;
v0xdecbb0_0 .var "i_alu_dav_ff", 0 0;
v0xdecc50_0 .var "i_alu_dav_nxt", 0 0;
v0xdecd10_0 .var "i_alu_destination_index_ff", 5 0;
v0xdece40_0 .var "i_alu_destination_value_ff", 31 0;
v0xdecf20_0 .var "i_alu_destination_value_nxt", 31 0;
v0xded000_0 .var "i_memory_dav_ff", 0 0;
v0xded0c0_0 .var "i_memory_destination_index_ff", 5 0;
v0xded230_0 .var "i_memory_mem_load_ff", 0 0;
v0xded2f0_0 .var "i_memory_mem_srcdest_index_ff", 5 0;
v0xded3d0_0 .var "i_shifter_destination_index_ff", 32 0;
v0xded4b0_0 .var "index", 32 0;
v0xded590_0 .var "rd_port", 1 0;
TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value ;
    %load/vec4 v0xded4b0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.186, 8;
    %load/vec4 v0xded4b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.187;
T_22.186 ;
    %load/vec4 v0xded4b0_0;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_22.188, 4;
    %load/vec4 v0xdef7b0_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.189;
T_22.188 ;
    %load/vec4 v0xded4b0_0;
    %load/vec4 v0xded3d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdecc50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.190, 8;
    %load/vec4 v0xdecf20_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.191;
T_22.190 ;
    %load/vec4 v0xded4b0_0;
    %load/vec4 v0xdecd10_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdecbb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.192, 8;
    %load/vec4 v0xdece40_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.193;
T_22.192 ;
    %load/vec4 v0xded4b0_0;
    %load/vec4 v0xded0c0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xded000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.194, 8;
    %load/vec4 v0xdef3c0_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.195;
T_22.194 ;
    %load/vec4 v0xded590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.196, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.197, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.198, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.199, 6;
    %jmp T_22.200;
T_22.196 ;
    %load/vec4 v0xdef850_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.200;
T_22.197 ;
    %load/vec4 v0xdef8f0_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.200;
T_22.198 ;
    %load/vec4 v0xdef990_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.200;
T_22.199 ;
    %load/vec4 v0xdefa30_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
    %jmp T_22.200;
T_22.200 ;
    %pop/vec4 1;
T_22.195 ;
T_22.193 ;
T_22.191 ;
T_22.189 ;
T_22.187 ;
    %load/vec4 v0xded4b0_0;
    %load/vec4 v0xded2f0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xded230_0;
    %and;
    %load/vec4 v0xded000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.201, 8;
    %load/vec4 v0xdee8e0_0;
    %store/vec4 v0xdec9f0_0, 0, 32;
T_22.201 ;
    %load/vec4 v0xdec9f0_0;
    %store/vec4 v0xdecad0_0, 0, 32;
    %end;
S_0xded670 .scope function, "shifter_lock_check" "shifter_lock_check" 21 478, 21 478 0, S_0xde5c50;
 .timescale 0 0;
v0xded7f0_0 .var "index", 32 0;
v0xded8d0_0 .var "o_condition_code_ff", 3 0;
v0xded9b0_0 .var "o_destination_index_ff", 5 0;
v0xdedaa0_0 .var "shifter_lock_check", 0 0;
TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0xded9b0_0;
    %pad/u 33;
    %load/vec4 v0xded7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xded8d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.203, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdedaa0_0, 0, 1;
    %jmp T_23.204;
T_23.203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdedaa0_0, 0, 1;
T_23.204 ;
    %load/vec4 v0xded7f0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.205, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdedaa0_0, 0, 1;
T_23.205 ;
    %end;
S_0xdeaf90 .scope module, "u_zap_memory_main" "zap_memory_main" 5 589, 22 13 0, S_0xdb41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 1 "i_dav_ff"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 32 "i_alu_result_ff"
    .port_info 8 /INPUT 4 "i_flags_ff"
    .port_info 9 /INPUT 6 "i_destination_index_ff"
    .port_info 10 /INPUT 1 "i_irq_ff"
    .port_info 11 /INPUT 1 "i_fiq_ff"
    .port_info 12 /INPUT 1 "i_instr_abort_ff"
    .port_info 13 /INPUT 1 "i_swi_ff"
    .port_info 14 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 15 /OUTPUT 32 "o_alu_result_ff"
    .port_info 16 /OUTPUT 4 "o_flags_ff"
    .port_info 17 /OUTPUT 6 "o_destination_index_ff"
    .port_info 18 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 19 /OUTPUT 1 "o_dav_ff"
    .port_info 20 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 21 /OUTPUT 1 "o_irq_ff"
    .port_info 22 /OUTPUT 1 "o_fiq_ff"
    .port_info 23 /OUTPUT 1 "o_swi_ff"
    .port_info 24 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 25 /OUTPUT 1 "o_mem_load_ff"
P_0xdf3140 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xdf3180 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xdf31c0 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xdf3200 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xdf3240 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xdf3280 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xdf32c0 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xdf3300 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xdf3340 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xdf3380 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xdf33c0 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xdf3400 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xdf3440 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xdf3480 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xdf34c0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xdf3500 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xdf3540 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xdf3580 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xdf35c0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xdf3600 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xdf3640 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xdf3680 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xdf36c0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xdf3700 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xdf3740 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xdf3780 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xdf37c0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xdf3800 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xdf3840 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xdf3880 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xdf38c0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xdf3900 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xdf3940 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xdf3980 .param/l "PHY_REGS" 0 22 16, +C4<00000000000000000000000000101110>;
P_0xdf39c0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xdf3a00 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xdf3a40 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xdf3a80 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xdf3ac0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xdf3b00 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xdf3b40 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xdf3b80 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xdf3bc0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xdf3c00 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xdf3c40 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xdf3c80 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xdf3cc0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xdf3d00 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xdf3d40 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xdf3d80 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xdf3dc0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xdf3e00 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xdf3e40 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xdf3e80 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xdf3ec0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xdf3f00 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xdf3f40 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xdf3f80 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xdf3fc0 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xdf4000 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xdf4040 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
v0xdf6500_0 .net "i_alu_result_ff", 31 0, v0xc29a90_0;  alias, 1 drivers
v0xdf6630_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xdf66f0_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xdf68a0_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xdf6940_0 .net "i_dav_ff", 0 0, v0xc29bf0_0;  alias, 1 drivers
v0xdf6a30_0 .net "i_destination_index_ff", 5 0, v0xc20470_0;  alias, 1 drivers
v0xdf6b20_0 .net "i_fiq_ff", 0 0, v0xc37d50_0;  alias, 1 drivers
v0xdf6bc0_0 .net "i_flags_ff", 3 0, v0xc37e10_0;  alias, 1 drivers
v0xdf6c60_0 .net "i_instr_abort_ff", 0 0, v0xc299d0_0;  alias, 1 drivers
v0xdf6d90_0 .net "i_irq_ff", 0 0, v0xc37ef0_0;  alias, 1 drivers
v0xdf6e30_0 .net "i_mem_load_ff", 0 0, v0xc38070_0;  alias, 1 drivers
v0xdf6ed0_0 .net "i_mem_srcdest_index_ff", 5 0, v0xc526b0_0;  alias, 1 drivers
v0xdf6fc0_0 .net "i_pc_plus_8_ff", 31 0, v0xc80fe0_0;  alias, 1 drivers
v0xdf7060_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xdf7210_0 .net "i_swi_ff", 0 0, v0xc741b0_0;  alias, 1 drivers
v0xdf72b0_0 .var "o_alu_result_ff", 31 0;
v0xdf7350_0 .var "o_dav_ff", 0 0;
v0xdf7500_0 .var "o_destination_index_ff", 5 0;
v0xdf75a0_0 .var "o_fiq_ff", 0 0;
v0xdf7640_0 .var "o_flags_ff", 3 0;
v0xdf76e0_0 .var "o_instr_abort_ff", 0 0;
v0xdf7780_0 .var "o_irq_ff", 0 0;
v0xdf7820_0 .var "o_mem_load_ff", 0 0;
v0xdf78c0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xdf7960_0 .var "o_pc_plus_8_ff", 31 0;
v0xdf7a00_0 .var "o_swi_ff", 0 0;
S_0xdf6330 .scope task, "clear_interrupts" "clear_interrupts" 22 127, 22 127 0, S_0xdeaf90;
 .timescale 0 0;
TD_zap_test.u_zap_top.u_zap_memory_main.clear_interrupts ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf75a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7820_0, 0;
    %end;
S_0xdf7ee0 .scope module, "u_zap_regf" "zap_register_file" 5 635, 23 20 0, S_0xdb41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_valid"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 32 "i_pc_from_alu"
    .port_info 6 /INPUT 1 "i_stall_from_decode"
    .port_info 7 /INPUT 1 "i_stall_from_issue"
    .port_info 8 /INPUT 1 "i_stall_from_shifter"
    .port_info 9 /INPUT 32 "i_data_abort_vector"
    .port_info 10 /INPUT 32 "i_fiq_vector"
    .port_info 11 /INPUT 32 "i_irq_vector"
    .port_info 12 /INPUT 32 "i_instruction_abort_vector"
    .port_info 13 /INPUT 32 "i_swi_vector"
    .port_info 14 /INPUT 32 "i_und_vector"
    .port_info 15 /INPUT 6 "i_rd_index_0"
    .port_info 16 /INPUT 6 "i_rd_index_1"
    .port_info 17 /INPUT 6 "i_rd_index_2"
    .port_info 18 /INPUT 6 "i_rd_index_3"
    .port_info 19 /INPUT 6 "i_wr_index"
    .port_info 20 /INPUT 32 "i_wr_data"
    .port_info 21 /INPUT 4 "i_flags"
    .port_info 22 /INPUT 6 "i_wr_index_1"
    .port_info 23 /INPUT 32 "i_wr_data_1"
    .port_info 24 /INPUT 1 "i_irq"
    .port_info 25 /INPUT 1 "i_fiq"
    .port_info 26 /INPUT 1 "i_instr_abt"
    .port_info 27 /INPUT 1 "i_data_abt"
    .port_info 28 /INPUT 1 "i_swi"
    .port_info 29 /INPUT 1 "i_und"
    .port_info 30 /INPUT 32 "i_pc_buf_ff"
    .port_info 31 /OUTPUT 32 "o_rd_data_0"
    .port_info 32 /OUTPUT 32 "o_rd_data_1"
    .port_info 33 /OUTPUT 32 "o_rd_data_2"
    .port_info 34 /OUTPUT 32 "o_rd_data_3"
    .port_info 35 /OUTPUT 32 "o_pc"
    .port_info 36 /OUTPUT 32 "o_cpsr"
    .port_info 37 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 38 /OUTPUT 1 "o_fiq_ack"
    .port_info 39 /OUTPUT 1 "o_irq_ack"
P_0xdf8060 .param/l "ABT" 0 10 4, C4<10111>;
P_0xdf80a0 .param/l "ARCH_CPSR" 0 8 23, +C4<00000000000000000000000000010001>;
P_0xdf80e0 .param/l "ARCH_CURR_SPSR" 0 8 24, +C4<00000000000000000000000000011011>;
P_0xdf8120 .param/l "ARCH_DUMMY_REG0" 0 8 19, +C4<00000000000000000000000000011001>;
P_0xdf8160 .param/l "ARCH_DUMMY_REG1" 0 8 20, +C4<00000000000000000000000000011010>;
P_0xdf81a0 .param/l "ARCH_LR" 0 8 5, C4<1110>;
P_0xdf81e0 .param/l "ARCH_PC" 0 8 6, C4<1111>;
P_0xdf8220 .param/l "ARCH_SP" 0 8 4, C4<1101>;
P_0xdf8260 .param/l "ARCH_USR2_R10" 0 8 12, +C4<00000000000000000000000000010100>;
P_0xdf82a0 .param/l "ARCH_USR2_R11" 0 8 13, +C4<00000000000000000000000000010101>;
P_0xdf82e0 .param/l "ARCH_USR2_R12" 0 8 14, +C4<00000000000000000000000000010110>;
P_0xdf8320 .param/l "ARCH_USR2_R13" 0 8 15, +C4<00000000000000000000000000010111>;
P_0xdf8360 .param/l "ARCH_USR2_R14" 0 8 16, +C4<00000000000000000000000000011000>;
P_0xdf83a0 .param/l "ARCH_USR2_R8" 0 8 10, +C4<00000000000000000000000000010010>;
P_0xdf83e0 .param/l "ARCH_USR2_R9" 0 8 11, +C4<00000000000000000000000000010011>;
P_0xdf8420 .param/l "FIQ" 0 10 2, C4<10001>;
P_0xdf8460 .param/l "IRQ" 0 10 3, C4<00000000000000000000000000010010>;
P_0xdf84a0 .param/l "PHY_ABT_R13" 0 8 69, +C4<00000000000000000000000000011111>;
P_0xdf84e0 .param/l "PHY_ABT_R14" 0 8 70, +C4<00000000000000000000000000100000>;
P_0xdf8520 .param/l "PHY_ABT_SPSR" 0 8 82, +C4<00000000000000000000000000101001>;
P_0xdf8560 .param/l "PHY_CPSR" 0 8 34, +C4<00000000000000000000000000010001>;
P_0xdf85a0 .param/l "PHY_DUMMY_REG0" 0 8 75, +C4<00000000000000000000000000100011>;
P_0xdf85e0 .param/l "PHY_DUMMY_REG1" 0 8 76, +C4<00000000000000000000000000100100>;
P_0xdf8620 .param/l "PHY_FIQ_R10" 0 8 54, +C4<00000000000000000000000000010100>;
P_0xdf8660 .param/l "PHY_FIQ_R11" 0 8 55, +C4<00000000000000000000000000010101>;
P_0xdf86a0 .param/l "PHY_FIQ_R12" 0 8 56, +C4<00000000000000000000000000010110>;
P_0xdf86e0 .param/l "PHY_FIQ_R13" 0 8 57, +C4<00000000000000000000000000010111>;
P_0xdf8720 .param/l "PHY_FIQ_R14" 0 8 58, +C4<00000000000000000000000000011000>;
P_0xdf8760 .param/l "PHY_FIQ_R8" 0 8 52, +C4<00000000000000000000000000010010>;
P_0xdf87a0 .param/l "PHY_FIQ_R9" 0 8 53, +C4<00000000000000000000000000010011>;
P_0xdf87e0 .param/l "PHY_FIQ_SPSR" 0 8 78, +C4<00000000000000000000000000100101>;
P_0xdf8820 .param/l "PHY_IRQ_R13" 0 8 60, +C4<00000000000000000000000000011001>;
P_0xdf8860 .param/l "PHY_IRQ_R14" 0 8 61, +C4<00000000000000000000000000011010>;
P_0xdf88a0 .param/l "PHY_IRQ_SPSR" 0 8 79, +C4<00000000000000000000000000100110>;
P_0xdf88e0 .param/l "PHY_PC" 0 8 32, +C4<00000000000000000000000000001111>;
P_0xdf8920 .param/l "PHY_RAZ_REGISTER" 0 8 33, +C4<00000000000000000000000000010000>;
P_0xdf8960 .param/l "PHY_REGS" 0 23 21, +C4<00000000000000000000000000101110>;
P_0xdf89a0 .param/l "PHY_SVC_R13" 0 8 63, +C4<00000000000000000000000000011011>;
P_0xdf89e0 .param/l "PHY_SVC_R14" 0 8 64, +C4<00000000000000000000000000011100>;
P_0xdf8a20 .param/l "PHY_SVC_SPSR" 0 8 80, +C4<00000000000000000000000000100111>;
P_0xdf8a60 .param/l "PHY_SWI_R13" 0 8 72, +C4<00000000000000000000000000100001>;
P_0xdf8aa0 .param/l "PHY_SWI_R14" 0 8 73, +C4<00000000000000000000000000100010>;
P_0xdf8ae0 .param/l "PHY_SWI_SPSR" 0 8 83, +C4<00000000000000000000000000101010>;
P_0xdf8b20 .param/l "PHY_UND_R13" 0 8 66, +C4<00000000000000000000000000011101>;
P_0xdf8b60 .param/l "PHY_UND_R14" 0 8 67, +C4<00000000000000000000000000011110>;
P_0xdf8ba0 .param/l "PHY_UND_SPSR" 0 8 81, +C4<00000000000000000000000000101000>;
P_0xdf8be0 .param/l "PHY_USR_R0" 0 8 36, +C4<00000000000000000000000000000000>;
P_0xdf8c20 .param/l "PHY_USR_R1" 0 8 37, +C4<00000000000000000000000000000001>;
P_0xdf8c60 .param/l "PHY_USR_R10" 0 8 46, +C4<00000000000000000000000000001010>;
P_0xdf8ca0 .param/l "PHY_USR_R11" 0 8 47, +C4<00000000000000000000000000001011>;
P_0xdf8ce0 .param/l "PHY_USR_R12" 0 8 48, +C4<00000000000000000000000000001100>;
P_0xdf8d20 .param/l "PHY_USR_R13" 0 8 49, +C4<00000000000000000000000000001101>;
P_0xdf8d60 .param/l "PHY_USR_R14" 0 8 50, +C4<00000000000000000000000000001110>;
P_0xdf8da0 .param/l "PHY_USR_R2" 0 8 38, +C4<00000000000000000000000000000010>;
P_0xdf8de0 .param/l "PHY_USR_R3" 0 8 39, +C4<00000000000000000000000000000011>;
P_0xdf8e20 .param/l "PHY_USR_R4" 0 8 40, +C4<00000000000000000000000000000100>;
P_0xdf8e60 .param/l "PHY_USR_R5" 0 8 41, +C4<00000000000000000000000000000101>;
P_0xdf8ea0 .param/l "PHY_USR_R6" 0 8 42, +C4<00000000000000000000000000000110>;
P_0xdf8ee0 .param/l "PHY_USR_R7" 0 8 43, +C4<00000000000000000000000000000111>;
P_0xdf8f20 .param/l "PHY_USR_R8" 0 8 44, +C4<00000000000000000000000000001000>;
P_0xdf8f60 .param/l "PHY_USR_R9" 0 8 45, +C4<00000000000000000000000000001001>;
P_0xdf8fa0 .param/l "RAZ_REGISTER" 0 8 7, +C4<00000000000000000000000000010000>;
P_0xdf8fe0 .param/l "SVC" 0 10 5, C4<10011>;
P_0xdf9020 .param/l "SYS" 0 10 7, C4<11111>;
P_0xdf9060 .param/l "TOTAL_ARCH_REGS" 0 8 27, +C4<00000000000000000000000000011100>;
P_0xdf90a0 .param/l "TOTAL_PHY_REGS" 0 8 85, +C4<00000000000000000000000000101011>;
P_0xdf90e0 .param/l "UND" 0 10 8, C4<11011>;
P_0xdf9120 .param/l "USR" 0 10 6, C4<10000>;
v0xdfc9a0_0 .net "i_clear_from_alu", 0 0, v0xc29b30_0;  alias, 1 drivers
v0xdfca60_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
L_0x7fd6e4da6210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdfcb20_0 .net "i_data_abort_vector", 31 0, L_0x7fd6e4da6210;  1 drivers
v0xdfcbf0_0 .net "i_data_abt", 0 0, L_0xe26290;  alias, 1 drivers
v0xdfccb0_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xdfcda0_0 .net "i_fiq", 0 0, v0xdf75a0_0;  alias, 1 drivers
L_0x7fd6e4da6258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xdfce40_0 .net "i_fiq_vector", 31 0, L_0x7fd6e4da6258;  1 drivers
v0xdfcf00_0 .net "i_flags", 3 0, v0xdf7640_0;  alias, 1 drivers
v0xdfcff0_0 .net "i_instr_abt", 0 0, v0xdf76e0_0;  alias, 1 drivers
L_0x7fd6e4da62e8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0xdfd150_0 .net "i_instruction_abort_vector", 31 0, L_0x7fd6e4da62e8;  1 drivers
v0xdfd1f0_0 .net "i_irq", 0 0, v0xdf7780_0;  alias, 1 drivers
L_0x7fd6e4da62a0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xdfd2c0_0 .net "i_irq_vector", 31 0, L_0x7fd6e4da62a0;  1 drivers
v0xdfd380_0 .net "i_pc_buf_ff", 31 0, v0xdf7960_0;  alias, 1 drivers
v0xdfd470_0 .net "i_pc_from_alu", 31 0, v0xc80f00_0;  alias, 1 drivers
v0xdfd530_0 .net "i_rd_index_0", 5 0, v0xdf16e0_0;  alias, 1 drivers
v0xdfd600_0 .net "i_rd_index_1", 5 0, v0xdf17c0_0;  alias, 1 drivers
v0xdfd6d0_0 .net "i_rd_index_2", 5 0, v0xdf18a0_0;  alias, 1 drivers
v0xdfd880_0 .net "i_rd_index_3", 5 0, v0xdf1980_0;  alias, 1 drivers
v0xdfd920_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xdfd9c0_0 .net "i_stall_from_decode", 0 0, v0xde3e10_0;  alias, 1 drivers
v0xdfda60_0 .net "i_stall_from_issue", 0 0, v0xdf2200_0;  alias, 1 drivers
v0xdfdb00_0 .net "i_stall_from_shifter", 0 0, v0xe04d00_0;  alias, 1 drivers
v0xdfdba0_0 .net "i_swi", 0 0, v0xdf7a00_0;  alias, 1 drivers
L_0x7fd6e4da6330 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0xdfdc40_0 .net "i_swi_vector", 31 0, L_0x7fd6e4da6330;  1 drivers
L_0x7fd6e4da63c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdfdce0_0 .net "i_und", 0 0, L_0x7fd6e4da63c0;  1 drivers
L_0x7fd6e4da6378 .functor BUFT 1, C4<00000000000000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0xdfdd80_0 .net "i_und_vector", 31 0, L_0x7fd6e4da6378;  1 drivers
v0xdfde60_0 .net "i_valid", 0 0, v0xdf7350_0;  alias, 1 drivers
v0xdfdf50_0 .net "i_wr_data", 31 0, v0xdf72b0_0;  alias, 1 drivers
v0xdfe060_0 .net "i_wr_data_1", 31 0, L_0xe26150;  alias, 1 drivers
v0xdfe120_0 .net "i_wr_index", 5 0, v0xdf7500_0;  alias, 1 drivers
v0xdfe210_0 .net "i_wr_index_1", 5 0, v0xdf78c0_0;  alias, 1 drivers
v0xdfe320_0 .var "o_clear_from_writeback", 0 0;
v0xdfe3c0_0 .var "o_cpsr", 31 0;
v0xdfd7e0_0 .var "o_fiq_ack", 0 0;
v0xdfe690_0 .var "o_irq_ack", 0 0;
v0xdfe750_0 .var "o_pc", 31 0;
v0xdfe810_0 .var "o_rd_data_0", 31 0;
v0xdfe8b0_0 .var "o_rd_data_1", 31 0;
v0xdfe950_0 .var "o_rd_data_2", 31 0;
v0xdfe9f0_0 .var "o_rd_data_3", 31 0;
v0xdfeac0 .array "r_ff", 0 45, 31 0;
v0xdff2a0 .array "r_nxt", 0 45, 31 0;
v0xdfeac0_0 .array/port v0xdfeac0, 0;
v0xdfeac0_1 .array/port v0xdfeac0, 1;
v0xdfeac0_2 .array/port v0xdfeac0, 2;
E_0xdfb960/0 .event edge, v0xdfc2f0_0, v0xdfeac0_0, v0xdfeac0_1, v0xdfeac0_2;
v0xdfeac0_3 .array/port v0xdfeac0, 3;
v0xdfeac0_4 .array/port v0xdfeac0, 4;
v0xdfeac0_5 .array/port v0xdfeac0, 5;
v0xdfeac0_6 .array/port v0xdfeac0, 6;
E_0xdfb960/1 .event edge, v0xdfeac0_3, v0xdfeac0_4, v0xdfeac0_5, v0xdfeac0_6;
v0xdfeac0_7 .array/port v0xdfeac0, 7;
v0xdfeac0_8 .array/port v0xdfeac0, 8;
v0xdfeac0_9 .array/port v0xdfeac0, 9;
v0xdfeac0_10 .array/port v0xdfeac0, 10;
E_0xdfb960/2 .event edge, v0xdfeac0_7, v0xdfeac0_8, v0xdfeac0_9, v0xdfeac0_10;
v0xdfeac0_11 .array/port v0xdfeac0, 11;
v0xdfeac0_12 .array/port v0xdfeac0, 12;
v0xdfeac0_13 .array/port v0xdfeac0, 13;
v0xdfeac0_14 .array/port v0xdfeac0, 14;
E_0xdfb960/3 .event edge, v0xdfeac0_11, v0xdfeac0_12, v0xdfeac0_13, v0xdfeac0_14;
v0xdfeac0_15 .array/port v0xdfeac0, 15;
v0xdfeac0_16 .array/port v0xdfeac0, 16;
v0xdfeac0_17 .array/port v0xdfeac0, 17;
v0xdfeac0_18 .array/port v0xdfeac0, 18;
E_0xdfb960/4 .event edge, v0xdfeac0_15, v0xdfeac0_16, v0xdfeac0_17, v0xdfeac0_18;
v0xdfeac0_19 .array/port v0xdfeac0, 19;
v0xdfeac0_20 .array/port v0xdfeac0, 20;
v0xdfeac0_21 .array/port v0xdfeac0, 21;
v0xdfeac0_22 .array/port v0xdfeac0, 22;
E_0xdfb960/5 .event edge, v0xdfeac0_19, v0xdfeac0_20, v0xdfeac0_21, v0xdfeac0_22;
v0xdfeac0_23 .array/port v0xdfeac0, 23;
v0xdfeac0_24 .array/port v0xdfeac0, 24;
v0xdfeac0_25 .array/port v0xdfeac0, 25;
v0xdfeac0_26 .array/port v0xdfeac0, 26;
E_0xdfb960/6 .event edge, v0xdfeac0_23, v0xdfeac0_24, v0xdfeac0_25, v0xdfeac0_26;
v0xdfeac0_27 .array/port v0xdfeac0, 27;
v0xdfeac0_28 .array/port v0xdfeac0, 28;
v0xdfeac0_29 .array/port v0xdfeac0, 29;
v0xdfeac0_30 .array/port v0xdfeac0, 30;
E_0xdfb960/7 .event edge, v0xdfeac0_27, v0xdfeac0_28, v0xdfeac0_29, v0xdfeac0_30;
v0xdfeac0_31 .array/port v0xdfeac0, 31;
v0xdfeac0_32 .array/port v0xdfeac0, 32;
v0xdfeac0_33 .array/port v0xdfeac0, 33;
v0xdfeac0_34 .array/port v0xdfeac0, 34;
E_0xdfb960/8 .event edge, v0xdfeac0_31, v0xdfeac0_32, v0xdfeac0_33, v0xdfeac0_34;
v0xdfeac0_35 .array/port v0xdfeac0, 35;
v0xdfeac0_36 .array/port v0xdfeac0, 36;
v0xdfeac0_37 .array/port v0xdfeac0, 37;
v0xdfeac0_38 .array/port v0xdfeac0, 38;
E_0xdfb960/9 .event edge, v0xdfeac0_35, v0xdfeac0_36, v0xdfeac0_37, v0xdfeac0_38;
v0xdfeac0_39 .array/port v0xdfeac0, 39;
v0xdfeac0_40 .array/port v0xdfeac0, 40;
v0xdfeac0_41 .array/port v0xdfeac0, 41;
v0xdfeac0_42 .array/port v0xdfeac0, 42;
E_0xdfb960/10 .event edge, v0xdfeac0_39, v0xdfeac0_40, v0xdfeac0_41, v0xdfeac0_42;
v0xdfeac0_43 .array/port v0xdfeac0, 43;
v0xdfeac0_44 .array/port v0xdfeac0, 44;
v0xdfeac0_45 .array/port v0xdfeac0, 45;
E_0xdfb960/11 .event edge, v0xdfeac0_43, v0xdfeac0_44, v0xdfeac0_45, v0xb5d060_0;
E_0xdfb960/12 .event edge, v0xc29b30_0, v0xc80f00_0, v0xde3e10_0, v0xdcc230_0;
E_0xdfb960/13 .event edge, v0xde1710_0, v0xdfcbf0_0, v0xdf75a0_0, v0xdf7780_0;
E_0xdfb960/14 .event edge, v0xdf76e0_0, v0xdf7a00_0, v0xdfdce0_0, v0xdfcb20_0;
E_0xdfb960/15 .event edge, v0xdf7960_0, v0xdfce40_0, v0xdfd2c0_0, v0xdfd150_0;
E_0xdfb960/16 .event edge, v0xdfdc40_0, v0xdfdd80_0, v0xdef280_0, v0xdf7640_0;
E_0xdfb960/17 .event edge, v0xdef3c0_0, v0xdef320_0, v0xdee8e0_0, v0xdef500_0;
v0xdff2a0_0 .array/port v0xdff2a0, 0;
v0xdff2a0_1 .array/port v0xdff2a0, 1;
v0xdff2a0_2 .array/port v0xdff2a0, 2;
v0xdff2a0_3 .array/port v0xdff2a0, 3;
E_0xdfb960/18 .event edge, v0xdff2a0_0, v0xdff2a0_1, v0xdff2a0_2, v0xdff2a0_3;
v0xdff2a0_4 .array/port v0xdff2a0, 4;
v0xdff2a0_5 .array/port v0xdff2a0, 5;
v0xdff2a0_6 .array/port v0xdff2a0, 6;
v0xdff2a0_7 .array/port v0xdff2a0, 7;
E_0xdfb960/19 .event edge, v0xdff2a0_4, v0xdff2a0_5, v0xdff2a0_6, v0xdff2a0_7;
v0xdff2a0_8 .array/port v0xdff2a0, 8;
v0xdff2a0_9 .array/port v0xdff2a0, 9;
v0xdff2a0_10 .array/port v0xdff2a0, 10;
v0xdff2a0_11 .array/port v0xdff2a0, 11;
E_0xdfb960/20 .event edge, v0xdff2a0_8, v0xdff2a0_9, v0xdff2a0_10, v0xdff2a0_11;
v0xdff2a0_12 .array/port v0xdff2a0, 12;
v0xdff2a0_13 .array/port v0xdff2a0, 13;
v0xdff2a0_14 .array/port v0xdff2a0, 14;
v0xdff2a0_15 .array/port v0xdff2a0, 15;
E_0xdfb960/21 .event edge, v0xdff2a0_12, v0xdff2a0_13, v0xdff2a0_14, v0xdff2a0_15;
v0xdff2a0_16 .array/port v0xdff2a0, 16;
v0xdff2a0_17 .array/port v0xdff2a0, 17;
v0xdff2a0_18 .array/port v0xdff2a0, 18;
v0xdff2a0_19 .array/port v0xdff2a0, 19;
E_0xdfb960/22 .event edge, v0xdff2a0_16, v0xdff2a0_17, v0xdff2a0_18, v0xdff2a0_19;
v0xdff2a0_20 .array/port v0xdff2a0, 20;
v0xdff2a0_21 .array/port v0xdff2a0, 21;
v0xdff2a0_22 .array/port v0xdff2a0, 22;
v0xdff2a0_23 .array/port v0xdff2a0, 23;
E_0xdfb960/23 .event edge, v0xdff2a0_20, v0xdff2a0_21, v0xdff2a0_22, v0xdff2a0_23;
v0xdff2a0_24 .array/port v0xdff2a0, 24;
v0xdff2a0_25 .array/port v0xdff2a0, 25;
v0xdff2a0_26 .array/port v0xdff2a0, 26;
v0xdff2a0_27 .array/port v0xdff2a0, 27;
E_0xdfb960/24 .event edge, v0xdff2a0_24, v0xdff2a0_25, v0xdff2a0_26, v0xdff2a0_27;
v0xdff2a0_28 .array/port v0xdff2a0, 28;
v0xdff2a0_29 .array/port v0xdff2a0, 29;
v0xdff2a0_30 .array/port v0xdff2a0, 30;
v0xdff2a0_31 .array/port v0xdff2a0, 31;
E_0xdfb960/25 .event edge, v0xdff2a0_28, v0xdff2a0_29, v0xdff2a0_30, v0xdff2a0_31;
v0xdff2a0_32 .array/port v0xdff2a0, 32;
v0xdff2a0_33 .array/port v0xdff2a0, 33;
v0xdff2a0_34 .array/port v0xdff2a0, 34;
v0xdff2a0_35 .array/port v0xdff2a0, 35;
E_0xdfb960/26 .event edge, v0xdff2a0_32, v0xdff2a0_33, v0xdff2a0_34, v0xdff2a0_35;
v0xdff2a0_36 .array/port v0xdff2a0, 36;
v0xdff2a0_37 .array/port v0xdff2a0, 37;
v0xdff2a0_38 .array/port v0xdff2a0, 38;
v0xdff2a0_39 .array/port v0xdff2a0, 39;
E_0xdfb960/27 .event edge, v0xdff2a0_36, v0xdff2a0_37, v0xdff2a0_38, v0xdff2a0_39;
v0xdff2a0_40 .array/port v0xdff2a0, 40;
v0xdff2a0_41 .array/port v0xdff2a0, 41;
v0xdff2a0_42 .array/port v0xdff2a0, 42;
v0xdff2a0_43 .array/port v0xdff2a0, 43;
E_0xdfb960/28 .event edge, v0xdff2a0_40, v0xdff2a0_41, v0xdff2a0_42, v0xdff2a0_43;
v0xdff2a0_44 .array/port v0xdff2a0, 44;
v0xdff2a0_45 .array/port v0xdff2a0, 45;
E_0xdfb960/29 .event edge, v0xdff2a0_44, v0xdff2a0_45;
E_0xdfb960 .event/or E_0xdfb960/0, E_0xdfb960/1, E_0xdfb960/2, E_0xdfb960/3, E_0xdfb960/4, E_0xdfb960/5, E_0xdfb960/6, E_0xdfb960/7, E_0xdfb960/8, E_0xdfb960/9, E_0xdfb960/10, E_0xdfb960/11, E_0xdfb960/12, E_0xdfb960/13, E_0xdfb960/14, E_0xdfb960/15, E_0xdfb960/16, E_0xdfb960/17, E_0xdfb960/18, E_0xdfb960/19, E_0xdfb960/20, E_0xdfb960/21, E_0xdfb960/22, E_0xdfb960/23, E_0xdfb960/24, E_0xdfb960/25, E_0xdfb960/26, E_0xdfb960/27, E_0xdfb960/28, E_0xdfb960/29;
E_0xdfbd60/0 .event edge, v0xdf16e0_0, v0xdfeac0_0, v0xdfeac0_1, v0xdfeac0_2;
E_0xdfbd60/1 .event edge, v0xdfeac0_3, v0xdfeac0_4, v0xdfeac0_5, v0xdfeac0_6;
E_0xdfbd60/2 .event edge, v0xdfeac0_7, v0xdfeac0_8, v0xdfeac0_9, v0xdfeac0_10;
E_0xdfbd60/3 .event edge, v0xdfeac0_11, v0xdfeac0_12, v0xdfeac0_13, v0xdfeac0_14;
E_0xdfbd60/4 .event edge, v0xdfeac0_15, v0xdfeac0_16, v0xdfeac0_17, v0xdfeac0_18;
E_0xdfbd60/5 .event edge, v0xdfeac0_19, v0xdfeac0_20, v0xdfeac0_21, v0xdfeac0_22;
E_0xdfbd60/6 .event edge, v0xdfeac0_23, v0xdfeac0_24, v0xdfeac0_25, v0xdfeac0_26;
E_0xdfbd60/7 .event edge, v0xdfeac0_27, v0xdfeac0_28, v0xdfeac0_29, v0xdfeac0_30;
E_0xdfbd60/8 .event edge, v0xdfeac0_31, v0xdfeac0_32, v0xdfeac0_33, v0xdfeac0_34;
E_0xdfbd60/9 .event edge, v0xdfeac0_35, v0xdfeac0_36, v0xdfeac0_37, v0xdfeac0_38;
E_0xdfbd60/10 .event edge, v0xdfeac0_39, v0xdfeac0_40, v0xdfeac0_41, v0xdfeac0_42;
E_0xdfbd60/11 .event edge, v0xdfeac0_43, v0xdfeac0_44, v0xdfeac0_45, v0xdf17c0_0;
E_0xdfbd60/12 .event edge, v0xdf18a0_0, v0xdf1980_0;
E_0xdfbd60 .event/or E_0xdfbd60/0, E_0xdfbd60/1, E_0xdfbd60/2, E_0xdfbd60/3, E_0xdfbd60/4, E_0xdfbd60/5, E_0xdfbd60/6, E_0xdfbd60/7, E_0xdfbd60/8, E_0xdfbd60/9, E_0xdfbd60/10, E_0xdfbd60/11, E_0xdfbd60/12;
E_0xdfbf40/0 .event edge, v0xdfeac0_0, v0xdfeac0_1, v0xdfeac0_2, v0xdfeac0_3;
E_0xdfbf40/1 .event edge, v0xdfeac0_4, v0xdfeac0_5, v0xdfeac0_6, v0xdfeac0_7;
E_0xdfbf40/2 .event edge, v0xdfeac0_8, v0xdfeac0_9, v0xdfeac0_10, v0xdfeac0_11;
E_0xdfbf40/3 .event edge, v0xdfeac0_12, v0xdfeac0_13, v0xdfeac0_14, v0xdfeac0_15;
E_0xdfbf40/4 .event edge, v0xdfeac0_16, v0xdfeac0_17, v0xdfeac0_18, v0xdfeac0_19;
E_0xdfbf40/5 .event edge, v0xdfeac0_20, v0xdfeac0_21, v0xdfeac0_22, v0xdfeac0_23;
E_0xdfbf40/6 .event edge, v0xdfeac0_24, v0xdfeac0_25, v0xdfeac0_26, v0xdfeac0_27;
E_0xdfbf40/7 .event edge, v0xdfeac0_28, v0xdfeac0_29, v0xdfeac0_30, v0xdfeac0_31;
E_0xdfbf40/8 .event edge, v0xdfeac0_32, v0xdfeac0_33, v0xdfeac0_34, v0xdfeac0_35;
E_0xdfbf40/9 .event edge, v0xdfeac0_36, v0xdfeac0_37, v0xdfeac0_38, v0xdfeac0_39;
E_0xdfbf40/10 .event edge, v0xdfeac0_40, v0xdfeac0_41, v0xdfeac0_42, v0xdfeac0_43;
E_0xdfbf40/11 .event edge, v0xdfeac0_44, v0xdfeac0_45;
E_0xdfbf40 .event/or E_0xdfbf40/0, E_0xdfbf40/1, E_0xdfbf40/2, E_0xdfbf40/3, E_0xdfbf40/4, E_0xdfbf40/5, E_0xdfbf40/6, E_0xdfbf40/7, E_0xdfbf40/8, E_0xdfbf40/9, E_0xdfbf40/10, E_0xdfbf40/11;
S_0xdfc100 .scope begin, "blk1" "blk1" 23 134, 23 134 0, S_0xdf7ee0;
 .timescale 0 0;
v0xdfc2f0_0 .var/i "i", 31 0;
S_0xdfc3f0 .scope begin, "otherBlock" "otherBlock" 23 270, 23 270 0, S_0xdf7ee0;
 .timescale 0 0;
v0xdfc5e0_0 .var/i "i", 31 0;
S_0xdfc6c0 .scope begin, "rstBlk" "rstBlk" 23 253, 23 253 0, S_0xdf7ee0;
 .timescale 0 0;
v0xdfc8c0_0 .var/i "i", 31 0;
S_0xe000f0 .scope module, "u_zap_shifter_main" "zap_shifter_main" 5 435, 24 12 0, S_0xdb41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 4 "i_condition_code_ff"
    .port_info 6 /INPUT 6 "i_destination_index_ff"
    .port_info 7 /INPUT 5 "i_alu_operation_ff"
    .port_info 8 /INPUT 3 "i_shift_operation_ff"
    .port_info 9 /INPUT 1 "i_flag_update_ff"
    .port_info 10 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 11 /INPUT 1 "i_mem_load_ff"
    .port_info 12 /INPUT 1 "i_mem_store_ff"
    .port_info 13 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 14 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 15 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 16 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 17 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 18 /INPUT 1 "i_mem_translate_ff"
    .port_info 19 /INPUT 1 "i_irq_ff"
    .port_info 20 /INPUT 1 "i_fiq_ff"
    .port_info 21 /INPUT 1 "i_abt_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 33 "i_alu_source_ff"
    .port_info 24 /INPUT 33 "i_shift_source_ff"
    .port_info 25 /INPUT 33 "i_shift_length_ff"
    .port_info 26 /INPUT 32 "i_alu_source_value_ff"
    .port_info 27 /INPUT 32 "i_shift_source_value_ff"
    .port_info 28 /INPUT 32 "i_shift_length_value_ff"
    .port_info 29 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 30 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 31 /INPUT 1 "i_disable_shifter_ff"
    .port_info 32 /INPUT 32 "i_alu_value_nxt"
    .port_info 33 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 34 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 35 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 36 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 37 /OUTPUT 1 "o_rrx_ff"
    .port_info 38 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 39 /OUTPUT 1 "o_irq_ff"
    .port_info 40 /OUTPUT 1 "o_fiq_ff"
    .port_info 41 /OUTPUT 1 "o_abt_ff"
    .port_info 42 /OUTPUT 1 "o_swi_ff"
    .port_info 43 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 44 /OUTPUT 1 "o_mem_load_ff"
    .port_info 45 /OUTPUT 1 "o_mem_store_ff"
    .port_info 46 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 47 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 48 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 49 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 50 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 51 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 52 /OUTPUT 4 "o_condition_code_ff"
    .port_info 53 /OUTPUT 6 "o_destination_index_ff"
    .port_info 54 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 55 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 56 /OUTPUT 1 "o_flag_update_ff"
    .port_info 57 /OUTPUT 1 "o_stall_from_shifter"
P_0xe00270 .param/l "ADC" 0 7 7, C4<0101>;
P_0xe002b0 .param/l "ADD" 0 7 6, C4<0100>;
P_0xe002f0 .param/l "AL" 0 3 16, C4<1110>;
P_0xe00330 .param/l "ALU_OPS" 0 24 15, +C4<00000000000000000000000000100000>;
P_0xe00370 .param/l "AND" 0 7 2, C4<0000>;
P_0xe003b0 .param/l "BIC" 0 7 16, C4<1110>;
P_0xe003f0 .param/l "CC" 0 3 5, C4<0011>;
P_0xe00430 .param/l "CLZ" 0 7 26, C4<11000>;
P_0xe00470 .param/l "CMN" 0 7 13, C4<1011>;
P_0xe004b0 .param/l "CMP" 0 7 12, C4<1010>;
P_0xe004f0 .param/l "CS" 0 3 4, C4<0010>;
P_0xe00530 .param/l "EOR" 0 7 3, C4<0001>;
P_0xe00570 .param/l "EQ" 0 3 2, C4<0000>;
P_0xe005b0 .param/l "FMOV" 0 7 20, C4<10010>;
P_0xe005f0 .param/l "GE" 0 3 12, C4<1010>;
P_0xe00630 .param/l "GT" 0 3 14, C4<1100>;
P_0xe00670 .param/l "HI" 0 3 10, C4<1000>;
P_0xe006b0 .param/l "IMMED_EN" 0 11 5, C4<1>;
P_0xe006f0 .param/l "INDEX_EN" 0 11 4, C4<0>;
P_0xe00730 .param/l "LE" 0 3 15, C4<1101>;
P_0xe00770 .param/l "LS" 0 3 11, C4<1001>;
P_0xe007b0 .param/l "LT" 0 3 13, C4<1011>;
P_0xe007f0 .param/l "MI" 0 3 6, C4<0100>;
P_0xe00830 .param/l "MLA" 0 7 19, C4<10001>;
P_0xe00870 .param/l "MMOV" 0 7 21, C4<10011>;
P_0xe008b0 .param/l "MOV" 0 7 15, C4<1101>;
P_0xe008f0 .param/l "MUL" 0 7 18, C4<10000>;
P_0xe00930 .param/l "MVN" 0 7 17, C4<1111>;
P_0xe00970 .param/l "NE" 0 3 3, C4<0001>;
P_0xe009b0 .param/l "NV" 0 3 17, C4<1111>;
P_0xe009f0 .param/l "ORR" 0 7 14, C4<1100>;
P_0xe00a30 .param/l "PHY_REGS" 0 24 14, +C4<00000000000000000000000000101110>;
P_0xe00a70 .param/l "PL" 0 3 7, C4<0101>;
P_0xe00ab0 .param/l "RSB" 0 7 5, C4<0011>;
P_0xe00af0 .param/l "RSC" 0 7 9, C4<0111>;
P_0xe00b30 .param/l "SBC" 0 7 8, C4<0110>;
P_0xe00b70 .param/l "SHIFT_OPS" 0 24 16, +C4<00000000000000000000000000000101>;
P_0xe00bb0 .param/l "SMLAL" 0 7 25, C4<10111>;
P_0xe00bf0 .param/l "SMULL" 0 7 24, C4<10110>;
P_0xe00c30 .param/l "SUB" 0 7 4, C4<0010>;
P_0xe00c70 .param/l "TEQ" 0 7 11, C4<1001>;
P_0xe00cb0 .param/l "TST" 0 7 10, C4<1000>;
P_0xe00cf0 .param/l "UMLAL" 0 7 23, C4<10101>;
P_0xe00d30 .param/l "UMULL" 0 7 22, C4<10100>;
P_0xe00d70 .param/l "VC" 0 3 9, C4<0111>;
P_0xe00db0 .param/l "VS" 0 3 8, C4<0110>;
L_0xe25860 .functor OR 1, v0xdfe320_0, v0xc29b30_0, C4<0>, C4<0>;
L_0x7fd6e4da61c8 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0xe05a10_0 .net/2u *"_s2", 4 0, L_0x7fd6e4da61c8;  1 drivers
v0xe05b10_0 .net "i_abt_ff", 0 0, v0xdf0330_0;  alias, 1 drivers
v0xe05bd0_0 .net "i_alu_operation_ff", 4 0, v0xdf03d0_0;  alias, 1 drivers
v0xe05cd0_0 .net "i_alu_source_ff", 32 0, v0xdf04b0_0;  alias, 1 drivers
v0xe05da0_0 .net "i_alu_source_value_ff", 31 0, v0xdf0590_0;  alias, 1 drivers
v0xe05e40_0 .net "i_alu_value_nxt", 31 0, v0xb8b080_0;  alias, 1 drivers
v0xe05f30_0 .net "i_clear_from_alu", 0 0, v0xc29b30_0;  alias, 1 drivers
v0xe05fd0_0 .net "i_clear_from_writeback", 0 0, v0xdfe320_0;  alias, 1 drivers
v0xe06180_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xe06220_0 .net "i_condition_code_ff", 3 0, v0xdf0750_0;  alias, 1 drivers
v0xe062c0_0 .net "i_data_stall", 0 0, L_0xe261f0;  alias, 1 drivers
v0xe06470_0 .net "i_destination_index_ff", 5 0, v0xdf0830_0;  alias, 1 drivers
v0xe06510_0 .net "i_disable_shifter_ff", 0 0, v0xdf2080_0;  alias, 1 drivers
v0xe065b0_0 .net "i_fiq_ff", 0 0, v0xdf0910_0;  alias, 1 drivers
v0xe06650_0 .net "i_flag_update_ff", 0 0, v0xdf09d0_0;  alias, 1 drivers
v0xe066f0_0 .net "i_irq_ff", 0 0, v0xdf0a90_0;  alias, 1 drivers
v0xe06790_0 .net "i_mem_load_ff", 0 0, v0xdf0b50_0;  alias, 1 drivers
v0xe06940_0 .net "i_mem_pre_index_ff", 0 0, v0xdf0c10_0;  alias, 1 drivers
v0xe069e0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0xdf0cd0_0;  alias, 1 drivers
v0xe06a80_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0xdf0d90_0;  alias, 1 drivers
v0xe06b50_0 .net "i_mem_srcdest_index_ff", 5 0, v0xdf0e50_0;  alias, 1 drivers
v0xe06c20_0 .net "i_mem_srcdest_value_ff", 31 0, v0xdef5e0_0;  alias, 1 drivers
v0xe06cf0_0 .net "i_mem_store_ff", 0 0, v0xdf1300_0;  alias, 1 drivers
v0xe06dc0_0 .net "i_mem_translate_ff", 0 0, v0xdf13c0_0;  alias, 1 drivers
v0xe06e90_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0xdf1480_0;  alias, 1 drivers
v0xe06f60_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0xdf1540_0;  alias, 1 drivers
v0xe07030_0 .net "i_pc_plus_8_ff", 31 0, v0xdf1600_0;  alias, 1 drivers
v0xe07100_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xe071a0_0 .net "i_shift_length_ff", 32 0, v0xdf1a60_0;  alias, 1 drivers
v0xe07270_0 .net "i_shift_length_value_ff", 31 0, v0xdf1b40_0;  alias, 1 drivers
v0xe07310_0 .net "i_shift_operation_ff", 2 0, v0xdf1d00_0;  alias, 1 drivers
v0xe07400_0 .net "i_shift_source_ff", 32 0, v0xdf1de0_0;  alias, 1 drivers
v0xe074a0_0 .net "i_shift_source_value_ff", 31 0, v0xdf1ec0_0;  alias, 1 drivers
v0xe06830_0 .net "i_swi_ff", 0 0, v0xdf2330_0;  alias, 1 drivers
v0xe07750_0 .var "mem_srcdest_value", 31 0;
v0xe077f0_0 .net "mult_out", 31 0, L_0xe25480;  1 drivers
v0xe07890_0 .var "o_abt_ff", 0 0;
v0xe07930_0 .var "o_alu_operation_ff", 4 0;
v0xe07a00_0 .var "o_alu_source_value_ff", 31 0;
v0xe07ad0_0 .var "o_condition_code_ff", 3 0;
v0xe07ba0_0 .var "o_destination_index_ff", 5 0;
v0xe07c90_0 .var "o_fiq_ff", 0 0;
v0xe07d30_0 .var "o_flag_update_ff", 0 0;
v0xe07e00_0 .var "o_irq_ff", 0 0;
v0xe07ed0_0 .var "o_mem_load_ff", 0 0;
v0xe07fc0_0 .var "o_mem_pre_index_ff", 0 0;
v0xe08060_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0xe08100_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0xe081d0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0xe082c0_0 .var "o_mem_srcdest_value_ff", 31 0;
v0xe08360_0 .var "o_mem_store_ff", 0 0;
v0xe08430_0 .var "o_mem_translate_ff", 0 0;
v0xe08500_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0xe085d0_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0xe086a0_0 .var "o_pc_plus_8_ff", 31 0;
v0xe08770_0 .var "o_rrx_ff", 0 0;
v0xe08840_0 .var "o_shift_carry_ff", 0 0;
v0xe08910_0 .var "o_shift_operation_ff", 2 0;
v0xe089b0_0 .var "o_shifted_source_value_ff", 31 0;
v0xe08a80_0 .net "o_stall_from_shifter", 0 0, v0xe04d00_0;  alias, 1 drivers
v0xe08b20_0 .var "o_swi_ff", 0 0;
v0xe08bf0_0 .var "rm", 31 0;
v0xe08c90_0 .var "rn", 31 0;
v0xe08d30_0 .net "rrx", 0 0, v0xe036f0_0;  1 drivers
v0xe08e00_0 .net "shcarry", 0 0, v0xe03540_0;  1 drivers
v0xe07570_0 .net "shout", 31 0, v0xe035e0_0;  1 drivers
E_0xe028d0 .event edge, v0xdf0e50_0, v0xdef5e0_0, v0xb5d120_0, v0xb8b080_0;
E_0xe02940/0 .event edge, v0xdf03d0_0, v0xe04e30_0, v0xdf2080_0, v0xe035e0_0;
E_0xe02940/1 .event edge, v0xdf1de0_0, v0xdf1ec0_0, v0xb5d120_0, v0xb8b080_0;
E_0xe02940 .event/or E_0xe02940/0, E_0xe02940/1;
E_0xe029d0 .event edge, v0xdf04b0_0, v0xdf0590_0, v0xb5d120_0, v0xb8b080_0;
L_0xe258d0 .cmp/eq 5, v0xdf03d0_0, L_0x7fd6e4da61c8;
L_0xe259c0 .part v0xdf1b40_0, 0, 8;
S_0xe02a40 .scope module, "U_SHIFT" "zap_shift_shifter" 24 270, 25 12 0, S_0xe000f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 3 "i_shift_type"
    .port_info 3 /OUTPUT 32 "o_result"
    .port_info 4 /OUTPUT 1 "o_carry"
    .port_info 5 /OUTPUT 1 "o_rrx"
P_0xe02c30 .param/l "ASR" 0 15 4, +C4<00000000000000000000000000000010>;
P_0xe02c70 .param/l "LSL" 0 15 2, +C4<00000000000000000000000000000000>;
P_0xe02cb0 .param/l "LSR" 0 15 3, +C4<00000000000000000000000000000001>;
P_0xe02cf0 .param/l "ROR" 0 15 5, +C4<00000000000000000000000000000011>;
P_0xe02d30 .param/l "RORI" 0 15 6, +C4<00000000000000000000000000000100>;
P_0xe02d70 .param/l "SHIFT_OPS" 0 25 14, +C4<00000000000000000000000000000101>;
v0xe03250_0 .net "i_amount", 7 0, L_0xe259c0;  1 drivers
v0xe03350_0 .net "i_shift_type", 2 0, v0xdf1d00_0;  alias, 1 drivers
v0xe03440_0 .net "i_source", 31 0, v0xdf1ec0_0;  alias, 1 drivers
v0xe03540_0 .var "o_carry", 0 0;
v0xe035e0_0 .var "o_result", 31 0;
v0xe036f0_0 .var "o_rrx", 0 0;
E_0xe031d0 .event edge, v0xdf1d00_0, v0xdf1ec0_0, v0xe03250_0;
S_0xe038b0 .scope function, "resolve_conflict" "resolve_conflict" 24 324, 24 324 0, S_0xe000f0;
 .timescale 0 0;
v0xe03aa0_0 .var "index_from_issue", 32 0;
v0xe03b80_0 .var "index_from_this_stage", 5 0;
v0xe03c60_0 .var "resolve_conflict", 31 0;
v0xe03d20_0 .var "result_from_alu", 31 0;
v0xe03e00_0 .var "value_from_issue", 31 0;
TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict ;
    %load/vec4 v0xe03aa0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.207, 4;
    %load/vec4 v0xe03aa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0xe03c60_0, 0, 32;
    %jmp T_25.208;
T_25.207 ;
    %load/vec4 v0xe03b80_0;
    %load/vec4 v0xe03aa0_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_25.209, 4;
    %load/vec4 v0xe03d20_0;
    %store/vec4 v0xe03c60_0, 0, 32;
    %jmp T_25.210;
T_25.209 ;
    %load/vec4 v0xe03e00_0;
    %store/vec4 v0xe03c60_0, 0, 32;
T_25.210 ;
T_25.208 ;
    %end;
S_0xe03f30 .scope module, "u_zap_multiply" "zap_multiply" 24 138, 26 13 0, S_0xe000f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear"
    .port_info 3 /INPUT 1 "i_start"
    .port_info 4 /INPUT 32 "i_rm"
    .port_info 5 /INPUT 32 "i_rn"
    .port_info 6 /INPUT 32 "i_rs"
    .port_info 7 /OUTPUT 32 "o_rd"
    .port_info 8 /OUTPUT 1 "o_busy"
P_0xe04100 .param/l "IDLE" 0 26 40, +C4<00000000000000000000000000000000>;
P_0xe04140 .param/l "S0" 0 26 42, +C4<00000000000000000000000000000010>;
P_0xe04180 .param/l "S1" 0 26 43, +C4<00000000000000000000000000000011>;
P_0xe041c0 .param/l "S2" 0 26 44, +C4<00000000000000000000000000000100>;
P_0xe04200 .param/l "S3" 0 26 45, +C4<00000000000000000000000000000101>;
P_0xe04240 .param/l "SX" 0 26 41, +C4<00000000000000000000000000000001>;
L_0xe25480 .functor BUFZ 32, v0xe05080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xe04740_0 .net "i_clear", 0 0, L_0xe25860;  1 drivers
v0xe04820_0 .net "i_clk", 0 0, v0xe11ca0_0;  alias, 1 drivers
v0xe048e0_0 .net "i_reset", 0 0, v0xe12360_0;  alias, 1 drivers
v0xe049b0_0 .net "i_rm", 31 0, v0xdf0590_0;  alias, 1 drivers
v0xe04a80_0 .net "i_rn", 31 0, v0xdf1b40_0;  alias, 1 drivers
v0xe04b70_0 .net "i_rs", 31 0, v0xdf1ec0_0;  alias, 1 drivers
v0xe04c60_0 .net "i_start", 0 0, L_0xe258d0;  1 drivers
v0xe04d00_0 .var "o_busy", 0 0;
v0xe04e30_0 .net "o_rd", 31 0, L_0xe25480;  alias, 1 drivers
v0xe04fa0_0 .var "out_ff", 31 0;
v0xe05080_0 .var "out_nxt", 31 0;
v0xe05160_0 .var "prodhilo_ff", 15 0;
v0xe05240_0 .var "prodhilo_nxt", 15 0;
v0xe05320_0 .var "prodlohi_ff", 15 0;
v0xe05400_0 .var "prodlohi_nxt", 15 0;
v0xe054e0_0 .var "prodlolo_ff", 15 0;
v0xe055c0_0 .var "prodlolo_nxt", 15 0;
v0xe05770_0 .var "state_ff", 2 0;
v0xe05810_0 .var "state_nxt", 2 0;
E_0xe030f0/0 .event edge, v0xe054e0_0, v0xe05320_0, v0xe05160_0, v0xe05770_0;
E_0xe030f0/1 .event edge, v0xe04c60_0, v0xdf0590_0, v0xdf1ec0_0, v0xe04fa0_0;
E_0xe030f0/2 .event edge, v0xdf1b40_0;
E_0xe030f0 .event/or E_0xe030f0/0, E_0xe030f0/1, E_0xe030f0/2;
    .scope S_0xde4790;
T_26 ;
    %wait E_0xb7d990;
    %load/vec4 v0xde5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xde56e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde58c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xde4c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xde56e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde58c0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0xde4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0xde4b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xde56e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde58c0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0xde54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0xde5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0xde52a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v0xde58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xde5610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xde56e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xde58c0_0, 0;
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v0xde4fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.17, 8;
T_26.16 ; End of true expr.
    %load/vec4 v0xde5570_0;
    %jmp/0 T_26.17, 8;
 ; End of false expr.
    %blend;
T_26.17;
    %assign/vec4 v0xde5820_0, 0;
    %load/vec4 v0xde4fe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.18, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_26.19, 8;
T_26.18 ; End of true expr.
    %load/vec4 v0xde5080_0;
    %jmp/0 T_26.19, 8;
 ; End of false expr.
    %blend;
T_26.19;
    %assign/vec4 v0xde56e0_0, 0;
    %load/vec4 v0xde4fe0_0;
    %assign/vec4 v0xde5610_0, 0;
T_26.15 ;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %load/vec4 v0xde5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0xde5780_0, 0;
    %jmp T_26.21;
T_26.20 ;
    %load/vec4 v0xde5140_0;
    %addi 8, 0, 32;
    %assign/vec4 v0xde5780_0, 0;
T_26.21 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xdd74a0;
T_27 ;
    %wait E_0xddb9b0;
    %load/vec4 v0xddebb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v0xdde0e0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdddd90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0xddd670_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0xddd490_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0xdde4d0_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdde4d0_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdde4d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdde570_0, 0, 1;
    %load/vec4 v0xdde7f0_0;
    %store/vec4 v0xdde930_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xddec90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdde6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdde610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdde320_0, 0, 1;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0xddebb0_0;
    %store/vec4 v0xddec90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdde6b0_0, 0, 1;
    %load/vec4 v0xdddc20_0;
    %pad/u 35;
    %store/vec4 v0xdde4d0_0, 0, 35;
    %load/vec4 v0xdddd90_0;
    %store/vec4 v0xdde570_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xdde930_0, 0, 16;
    %load/vec4 v0xddde50_0;
    %store/vec4 v0xdde610_0, 0, 1;
    %load/vec4 v0xdddb60_0;
    %store/vec4 v0xdde320_0, 0, 1;
T_27.5 ;
    %jmp T_27.3;
T_27.1 ;
    %fork t_19, S_0xddcb90;
    %jmp t_18;
    .scope S_0xddcb90;
t_19 ;
    %load/vec4 v0xdde890_0;
    %store/vec4 v0xddd2b0_0, 0, 16;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc, S_0xddcdf0;
    %join;
    %load/vec4  v0xddd3b0_0;
    %store/vec4 v0xddcd10_0, 0, 4;
    %load/vec4 v0xdde890_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0xddcd10_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0xdde930_0, 0, 16;
    %load/vec4 v0xdddc20_0;
    %load/vec4 v0xddcd10_0;
    %load/vec4 v0xdde890_0;
    %store/vec4 v0xddc300_0, 0, 16;
    %store/vec4 v0xddc000_0, 0, 4;
    %store/vec4 v0xddc1d0_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.map, S_0xddbc50;
    %join;
    %load/vec4  v0xddc4a0_0;
    %pad/u 35;
    %store/vec4 v0xdde4d0_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdde570_0, 0, 1;
    %load/vec4 v0xdde890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %load/vec4 v0xdddc20_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xdde260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdde6b0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xddec90_0, 0, 3;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdde6b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xddec90_0, 0, 3;
T_27.9 ;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xddec90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdde6b0_0, 0, 1;
T_27.7 ;
    %end;
    .scope S_0xdd74a0;
t_18 %join;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xddec90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdde6b0_0, 0, 1;
    %load/vec4 v0xddd670_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0xddea10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0xdde4d0_0, 0, 35;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdde4d0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdde4d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdde570_0, 0, 1;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xdd74a0;
T_28 ;
    %wait E_0xb7d990;
    %load/vec4 v0xdddfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0xddba60;
    %join;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xddd850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0xddba60;
    %join;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0xdddac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0xddd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0xddba60;
    %join;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0xdddf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0xddec90_0;
    %assign/vec4 v0xddebb0_0, 0;
    %load/vec4 v0xdde930_0;
    %assign/vec4 v0xdde890_0, 0;
T_28.9 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xdcb4b0;
T_29 ;
    %wait E_0xdcba40;
    %load/vec4 v0xdcbf00_0;
    %store/vec4 v0xdcc3b0_0, 0, 35;
    %load/vec4 v0xdcbfa0_0;
    %store/vec4 v0xdcc490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc790_0, 0, 1;
    %load/vec4 v0xdcc040_0;
    %store/vec4 v0xdcc550_0, 0, 1;
    %load/vec4 v0xdcbe10_0;
    %store/vec4 v0xdcc2f0_0, 0, 1;
    %load/vec4 v0xdcbfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0xdcc6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0xdcbf00_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdcbf00_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdcc790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdcc610_0, 0, 1;
    %load/vec4 v0xdcbf00_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %pad/u 35;
    %store/vec4 v0xdcc3b0_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdcc490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc2f0_0, 0, 1;
T_29.5 ;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0xdcbf00_0;
    %pushi/vec4 4292870143, 0, 32;
    %concati/vec4 7, 0, 3;
    %and;
    %store/vec4 v0xdcc3b0_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdcc2f0_0, 0, 1;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
T_29.0 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xdcb4b0;
T_30 ;
    %wait E_0xb7d990;
    %load/vec4 v0xdcc100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdcc6d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xdcbba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdcc6d0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0xdcbab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdcc6d0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0xdcc230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0xdcc6d0_0;
    %assign/vec4 v0xdcc6d0_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0xdcc790_0;
    %assign/vec4 v0xdcc6d0_0, 0;
T_30.7 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xdccb40;
T_31 ;
    %wait E_0xdd3320;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0xdd6430_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xdd6560_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd6370_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xdd62a0_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd70c0_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xdd7020_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0xdd6e70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6640_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0xdd6a90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd67c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd69d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6c30_0, 0, 1;
    %load/vec4 v0xdd61d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0xdd60f0_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_31.4, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.5, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_31.6, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.7, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_31.8, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.9, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_31.10, 4;
    %dup/vec4;
    %pushi/vec4 11534352, 4160811023, 32;
    %cmp/z;
    %jmp/1 T_31.11, 4;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_31.12, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_31.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_31.14, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_31.15, 4;
    %jmp T_31.16;
T_31.2 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0xdd41a0;
    %join;
    %jmp T_31.16;
T_31.3 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0xdd41a0;
    %join;
    %jmp T_31.16;
T_31.4 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0xdd41a0;
    %join;
    %jmp T_31.16;
T_31.5 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_branch, S_0xdd3650;
    %join;
    %jmp T_31.16;
T_31.6 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs, S_0xdd4d20;
    %join;
    %jmp T_31.16;
T_31.7 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0xdd4ef0;
    %join;
    %jmp T_31.16;
T_31.8 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0xdd4ef0;
    %join;
    %jmp T_31.16;
T_31.9 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0xdd4960;
    %join;
    %jmp T_31.16;
T_31.10 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0xdd4960;
    %join;
    %jmp T_31.16;
T_31.11 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_clz, S_0xdd3d00;
    %join;
    %jmp T_31.16;
T_31.12 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_bx, S_0xdd3820;
    %join;
    %jmp T_31.16;
T_31.13 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_mult, S_0xdd50c0;
    %join;
    %jmp T_31.16;
T_31.14 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0xdd4370;
    %join;
    %jmp T_31.16;
T_31.15 ;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.u_zap_decode.decode_swi, S_0xdd54c0;
    %join;
    %jmp T_31.16;
T_31.16 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xdb6930;
T_32 ;
    %wait E_0xdcabc0;
    %load/vec4 v0xde1270_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0xde3f90_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0xdb6930;
T_33 ;
    %wait E_0xb7d990;
    %load/vec4 v0xde1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0xdcae50;
    %join;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xde00d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0xdcae50;
    %join;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0xde1130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0xde0d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %fork TD_zap_test.u_zap_top.u_zap_decode_main.clear, S_0xdcae50;
    %join;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0xde1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0xde1620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.10, 8;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0xde0eb0_0;
    %assign/vec4 v0xde0e10_0, 0;
    %load/vec4 v0xde2530_0;
    %assign/vec4 v0xde2470_0, 0;
    %load/vec4 v0xde3f90_0;
    %assign/vec4 v0xde3ed0_0, 0;
    %load/vec4 v0xde1d50_0;
    %assign/vec4 v0xde1cb0_0, 0;
    %load/vec4 v0xde2210_0;
    %assign/vec4 v0xde2130_0, 0;
    %load/vec4 v0xde2390_0;
    %assign/vec4 v0xde22d0_0, 0;
    %load/vec4 v0xde2050_0;
    %assign/vec4 v0xde1f90_0, 0;
    %load/vec4 v0xde1ed0_0;
    %assign/vec4 v0xde1df0_0, 0;
    %load/vec4 v0xde3d30_0;
    %assign/vec4 v0xde3c50_0, 0;
    %load/vec4 v0xde3b60_0;
    %assign/vec4 v0xde3a80_0, 0;
    %load/vec4 v0xde39a0_0;
    %assign/vec4 v0xde38c0_0, 0;
    %load/vec4 v0xde2670_0;
    %assign/vec4 v0xde25d0_0, 0;
    %load/vec4 v0xde3140_0;
    %assign/vec4 v0xde3080_0, 0;
    %load/vec4 v0xde2bc0_0;
    %assign/vec4 v0xde2b20_0, 0;
    %load/vec4 v0xde32e0_0;
    %assign/vec4 v0xde3220_0, 0;
    %load/vec4 v0xde2d00_0;
    %assign/vec4 v0xde2c60_0, 0;
    %load/vec4 v0xde35c0_0;
    %assign/vec4 v0xde3520_0, 0;
    %load/vec4 v0xde2e40_0;
    %assign/vec4 v0xde2da0_0, 0;
    %load/vec4 v0xde2fb0_0;
    %assign/vec4 v0xde2f10_0, 0;
    %load/vec4 v0xde3730_0;
    %assign/vec4 v0xde3690_0, 0;
    %load/vec4 v0xde3450_0;
    %assign/vec4 v0xde33b0_0, 0;
    %load/vec4 v0xde14e0_0;
    %assign/vec4 v0xde3800_0, 0;
T_33.11 ;
T_33.9 ;
T_33.7 ;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xdb6930;
T_34 ;
    %wait E_0xdcab60;
    %load/vec4 v0xde0a20_0;
    %load/vec4 v0xde17b0_0;
    %or;
    %store/vec4 v0xde3e10_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0xde5c50;
T_35 ;
    %wait E_0xdebc30;
    %load/vec4 v0xdf23f0_0;
    %load/vec4 v0xdf01f0_0;
    %or;
    %store/vec4 v0xdf0290_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0xde5c50;
T_36 ;
    %wait E_0xb7d990;
    %load/vec4 v0xdefb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xdf0750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf0830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xdf03d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xdf1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf09d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf13c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf2330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf2080_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf04b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf1de0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf1a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf0590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdef5e0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xdee6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0xdee420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xdf0750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf0830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xdf03d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xdf1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf09d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf13c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf2330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf2080_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf04b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf1de0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf1a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf0590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdef5e0_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0xdf00b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0xdf0290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xdf0750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf0830_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xdf03d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xdf1d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf09d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf0e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf1540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf13c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf0330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf2330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf2080_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf04b0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf1de0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0xdf1a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf0590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf1b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdef5e0_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0xdee600_0;
    %assign/vec4 v0xdf0750_0, 0;
    %load/vec4 v0xdee770_0;
    %assign/vec4 v0xdf0830_0, 0;
    %load/vec4 v0xdee1f0_0;
    %assign/vec4 v0xdf03d0_0, 0;
    %load/vec4 v0xdefca0_0;
    %assign/vec4 v0xdf1d00_0, 0;
    %load/vec4 v0xdee9f0_0;
    %assign/vec4 v0xdf09d0_0, 0;
    %load/vec4 v0xdeee70_0;
    %assign/vec4 v0xdf0e50_0, 0;
    %load/vec4 v0xdeeb30_0;
    %assign/vec4 v0xdf0b50_0, 0;
    %load/vec4 v0xdeef40_0;
    %assign/vec4 v0xdf1300_0, 0;
    %load/vec4 v0xdeec00_0;
    %assign/vec4 v0xdf0c10_0, 0;
    %load/vec4 v0xdef0e0_0;
    %assign/vec4 v0xdf1480_0, 0;
    %load/vec4 v0xdeecd0_0;
    %assign/vec4 v0xdf0cd0_0, 0;
    %load/vec4 v0xdeeda0_0;
    %assign/vec4 v0xdf0d90_0, 0;
    %load/vec4 v0xdef1b0_0;
    %assign/vec4 v0xdf1540_0, 0;
    %load/vec4 v0xdef010_0;
    %assign/vec4 v0xdf13c0_0, 0;
    %load/vec4 v0xdeea90_0;
    %assign/vec4 v0xdf0a90_0, 0;
    %load/vec4 v0xdee840_0;
    %assign/vec4 v0xdf0910_0, 0;
    %load/vec4 v0xdedb60_0;
    %assign/vec4 v0xdf0330_0, 0;
    %load/vec4 v0xdf0150_0;
    %assign/vec4 v0xdf2330_0, 0;
    %load/vec4 v0xdef7b0_0;
    %assign/vec4 v0xdf1600_0, 0;
    %load/vec4 v0xdf2140_0;
    %assign/vec4 v0xdf2080_0, 0;
    %load/vec4 v0xdee350_0;
    %assign/vec4 v0xdf04b0_0, 0;
    %load/vec4 v0xdefd70_0;
    %assign/vec4 v0xdf1de0_0, 0;
    %load/vec4 v0xdefbb0_0;
    %assign/vec4 v0xdf1a60_0, 0;
    %load/vec4 v0xdf0670_0;
    %assign/vec4 v0xdf0590_0, 0;
    %load/vec4 v0xdf1fa0_0;
    %assign/vec4 v0xdf1ec0_0, 0;
    %load/vec4 v0xdf1c20_0;
    %assign/vec4 v0xdf1b40_0, 0;
    %load/vec4 v0xdef6c0_0;
    %assign/vec4 v0xdef5e0_0, 0;
T_36.9 ;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xde5c50;
T_37 ;
    %wait E_0xdebb40;
    %load/vec4 v0xdee350_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0xdefe40_0;
    %pad/u 33;
    %load/vec4 v0xdedd20_0;
    %load/vec4 v0xdedfb0_0;
    %load/vec4 v0xdedec0_0;
    %load/vec4 v0xdeddf0_0;
    %load/vec4 v0xdedc50_0;
    %load/vec4 v0xdef320_0;
    %load/vec4 v0xdef280_0;
    %load/vec4 v0xdef500_0;
    %load/vec4 v0xdef460_0;
    %store/vec4 v0xded230_0, 0, 1;
    %store/vec4 v0xded2f0_0, 0, 6;
    %store/vec4 v0xded000_0, 0, 1;
    %store/vec4 v0xded0c0_0, 0, 6;
    %store/vec4 v0xdecbb0_0, 0, 1;
    %store/vec4 v0xdecd10_0, 0, 6;
    %store/vec4 v0xdece40_0, 0, 32;
    %store/vec4 v0xdecf20_0, 0, 32;
    %store/vec4 v0xdecc50_0, 0, 1;
    %store/vec4 v0xded3d0_0, 0, 33;
    %store/vec4 v0xded590_0, 0, 2;
    %store/vec4 v0xded4b0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xdec850;
    %join;
    %load/vec4  v0xdecad0_0;
    %store/vec4 v0xdf0670_0, 0, 32;
    %load/vec4 v0xdefd70_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0xdefe40_0;
    %pad/u 33;
    %load/vec4 v0xdedd20_0;
    %load/vec4 v0xdedfb0_0;
    %load/vec4 v0xdedec0_0;
    %load/vec4 v0xdeddf0_0;
    %load/vec4 v0xdedc50_0;
    %load/vec4 v0xdef320_0;
    %load/vec4 v0xdef280_0;
    %load/vec4 v0xdef500_0;
    %load/vec4 v0xdef460_0;
    %store/vec4 v0xded230_0, 0, 1;
    %store/vec4 v0xded2f0_0, 0, 6;
    %store/vec4 v0xded000_0, 0, 1;
    %store/vec4 v0xded0c0_0, 0, 6;
    %store/vec4 v0xdecbb0_0, 0, 1;
    %store/vec4 v0xdecd10_0, 0, 6;
    %store/vec4 v0xdece40_0, 0, 32;
    %store/vec4 v0xdecf20_0, 0, 32;
    %store/vec4 v0xdecc50_0, 0, 1;
    %store/vec4 v0xded3d0_0, 0, 33;
    %store/vec4 v0xded590_0, 0, 2;
    %store/vec4 v0xded4b0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xdec850;
    %join;
    %load/vec4  v0xdecad0_0;
    %store/vec4 v0xdf1fa0_0, 0, 32;
    %load/vec4 v0xdefbb0_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0xdefe40_0;
    %pad/u 33;
    %load/vec4 v0xdedd20_0;
    %load/vec4 v0xdedfb0_0;
    %load/vec4 v0xdedec0_0;
    %load/vec4 v0xdeddf0_0;
    %load/vec4 v0xdedc50_0;
    %load/vec4 v0xdef320_0;
    %load/vec4 v0xdef280_0;
    %load/vec4 v0xdef500_0;
    %load/vec4 v0xdef460_0;
    %store/vec4 v0xded230_0, 0, 1;
    %store/vec4 v0xded2f0_0, 0, 6;
    %store/vec4 v0xded000_0, 0, 1;
    %store/vec4 v0xded0c0_0, 0, 6;
    %store/vec4 v0xdecbb0_0, 0, 1;
    %store/vec4 v0xdecd10_0, 0, 6;
    %store/vec4 v0xdece40_0, 0, 32;
    %store/vec4 v0xdecf20_0, 0, 32;
    %store/vec4 v0xdecc50_0, 0, 1;
    %store/vec4 v0xded3d0_0, 0, 33;
    %store/vec4 v0xded590_0, 0, 2;
    %store/vec4 v0xded4b0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xdec850;
    %join;
    %load/vec4  v0xdecad0_0;
    %store/vec4 v0xdf1c20_0, 0, 32;
    %load/vec4 v0xdeee70_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0xdefe40_0;
    %pad/u 33;
    %load/vec4 v0xdedd20_0;
    %load/vec4 v0xdedfb0_0;
    %load/vec4 v0xdedec0_0;
    %load/vec4 v0xdeddf0_0;
    %load/vec4 v0xdedc50_0;
    %load/vec4 v0xdef320_0;
    %load/vec4 v0xdef280_0;
    %load/vec4 v0xdef500_0;
    %load/vec4 v0xdef460_0;
    %store/vec4 v0xded230_0, 0, 1;
    %store/vec4 v0xded2f0_0, 0, 6;
    %store/vec4 v0xded000_0, 0, 1;
    %store/vec4 v0xded0c0_0, 0, 6;
    %store/vec4 v0xdecbb0_0, 0, 1;
    %store/vec4 v0xdecd10_0, 0, 6;
    %store/vec4 v0xdece40_0, 0, 32;
    %store/vec4 v0xdecf20_0, 0, 32;
    %store/vec4 v0xdecc50_0, 0, 1;
    %store/vec4 v0xded3d0_0, 0, 33;
    %store/vec4 v0xded590_0, 0, 2;
    %store/vec4 v0xded4b0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.get_register_value, S_0xdec850;
    %join;
    %load/vec4  v0xdecad0_0;
    %store/vec4 v0xdef6c0_0, 0, 32;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xde5c50;
T_38 ;
    %wait E_0xdebad0;
    %load/vec4 v0xdee350_0;
    %pad/u 6;
    %store/vec4 v0xdf16e0_0, 0, 6;
    %load/vec4 v0xdefd70_0;
    %pad/u 6;
    %store/vec4 v0xdf17c0_0, 0, 6;
    %load/vec4 v0xdefbb0_0;
    %pad/u 6;
    %store/vec4 v0xdf18a0_0, 0, 6;
    %load/vec4 v0xdeee70_0;
    %store/vec4 v0xdf1980_0, 0, 6;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0xde5c50;
T_39 ;
    %wait E_0xdeba70;
    %load/vec4 v0xdf0290_0;
    %store/vec4 v0xdf2200_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xde5c50;
T_40 ;
    %wait E_0xdeb9b0;
    %load/vec4 v0xdee350_0;
    %load/vec4 v0xdf0e50_0;
    %load/vec4 v0xdf0750_0;
    %load/vec4 v0xdf0b50_0;
    %load/vec4 v0xdeffe0_0;
    %load/vec4 v0xdedd20_0;
    %load/vec4 v0xdeff10_0;
    %load/vec4 v0xdee120_0;
    %load/vec4 v0xdedc50_0;
    %load/vec4 v0xdee050_0;
    %store/vec4 v0xdec0d0_0, 0, 1;
    %store/vec4 v0xdebf40_0, 0, 1;
    %store/vec4 v0xdec190_0, 0, 6;
    %store/vec4 v0xdec2c0_0, 0, 1;
    %store/vec4 v0xdec000_0, 0, 1;
    %store/vec4 v0xdec380_0, 0, 6;
    %store/vec4 v0xdec6b0_0, 0, 1;
    %store/vec4 v0xdec540_0, 0, 4;
    %store/vec4 v0xdec770_0, 0, 6;
    %store/vec4 v0xdec460_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0xdebc70;
    %join;
    %load/vec4  v0xdebe60_0;
    %load/vec4 v0xdefd70_0;
    %load/vec4 v0xdf0e50_0;
    %load/vec4 v0xdf0750_0;
    %load/vec4 v0xdf0b50_0;
    %load/vec4 v0xdeffe0_0;
    %load/vec4 v0xdedd20_0;
    %load/vec4 v0xdeff10_0;
    %load/vec4 v0xdee120_0;
    %load/vec4 v0xdedc50_0;
    %load/vec4 v0xdee050_0;
    %store/vec4 v0xdec0d0_0, 0, 1;
    %store/vec4 v0xdebf40_0, 0, 1;
    %store/vec4 v0xdec190_0, 0, 6;
    %store/vec4 v0xdec2c0_0, 0, 1;
    %store/vec4 v0xdec000_0, 0, 1;
    %store/vec4 v0xdec380_0, 0, 6;
    %store/vec4 v0xdec6b0_0, 0, 1;
    %store/vec4 v0xdec540_0, 0, 4;
    %store/vec4 v0xdec770_0, 0, 6;
    %store/vec4 v0xdec460_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0xdebc70;
    %join;
    %load/vec4  v0xdebe60_0;
    %or;
    %load/vec4 v0xdefbb0_0;
    %load/vec4 v0xdf0e50_0;
    %load/vec4 v0xdf0750_0;
    %load/vec4 v0xdf0b50_0;
    %load/vec4 v0xdeffe0_0;
    %load/vec4 v0xdedd20_0;
    %load/vec4 v0xdeff10_0;
    %load/vec4 v0xdee120_0;
    %load/vec4 v0xdedc50_0;
    %load/vec4 v0xdee050_0;
    %store/vec4 v0xdec0d0_0, 0, 1;
    %store/vec4 v0xdebf40_0, 0, 1;
    %store/vec4 v0xdec190_0, 0, 6;
    %store/vec4 v0xdec2c0_0, 0, 1;
    %store/vec4 v0xdec000_0, 0, 1;
    %store/vec4 v0xdec380_0, 0, 6;
    %store/vec4 v0xdec6b0_0, 0, 1;
    %store/vec4 v0xdec540_0, 0, 4;
    %store/vec4 v0xdec770_0, 0, 6;
    %store/vec4 v0xdec460_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.determine_load_lock, S_0xdebc70;
    %join;
    %load/vec4  v0xdebe60_0;
    %or;
    %store/vec4 v0xdf01f0_0, 0, 1;
    %load/vec4 v0xdefca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdefbb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xdefbb0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0xdefca0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0xdefd70_0;
    %load/vec4 v0xdf0830_0;
    %load/vec4 v0xdf0750_0;
    %store/vec4 v0xded8d0_0, 0, 4;
    %store/vec4 v0xded9b0_0, 0, 6;
    %store/vec4 v0xded7f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xded670;
    %join;
    %load/vec4  v0xdedaa0_0;
    %load/vec4 v0xdefbb0_0;
    %load/vec4 v0xdf0830_0;
    %load/vec4 v0xdf0750_0;
    %store/vec4 v0xded8d0_0, 0, 4;
    %store/vec4 v0xded9b0_0, 0, 6;
    %store/vec4 v0xded7f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xded670;
    %join;
    %load/vec4  v0xdedaa0_0;
    %or;
    %load/vec4 v0xdee350_0;
    %load/vec4 v0xdf0830_0;
    %load/vec4 v0xdf0750_0;
    %store/vec4 v0xded8d0_0, 0, 4;
    %store/vec4 v0xded9b0_0, 0, 6;
    %store/vec4 v0xded7f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xded670;
    %join;
    %load/vec4  v0xdedaa0_0;
    %or;
    %and;
    %load/vec4 v0xdee1f0_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdefd70_0;
    %load/vec4 v0xdf0830_0;
    %load/vec4 v0xdf0750_0;
    %store/vec4 v0xded8d0_0, 0, 4;
    %store/vec4 v0xded9b0_0, 0, 6;
    %store/vec4 v0xded7f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xded670;
    %join;
    %load/vec4  v0xdedaa0_0;
    %load/vec4 v0xdefbb0_0;
    %load/vec4 v0xdf0830_0;
    %load/vec4 v0xdf0750_0;
    %store/vec4 v0xded8d0_0, 0, 4;
    %store/vec4 v0xded9b0_0, 0, 6;
    %store/vec4 v0xded7f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xded670;
    %join;
    %load/vec4  v0xdedaa0_0;
    %or;
    %load/vec4 v0xdee350_0;
    %load/vec4 v0xdf0830_0;
    %load/vec4 v0xdf0750_0;
    %store/vec4 v0xded8d0_0, 0, 4;
    %store/vec4 v0xded9b0_0, 0, 6;
    %store/vec4 v0xded7f0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_issue_main.shifter_lock_check, S_0xded670;
    %join;
    %load/vec4  v0xdedaa0_0;
    %or;
    %and;
    %or;
    %store/vec4 v0xdf23f0_0, 0, 1;
    %load/vec4 v0xdefca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xdefbb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xdefbb0_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0xdf2140_0, 0, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0xe03f30;
T_41 ;
    %wait E_0xe030f0;
    %load/vec4 v0xe054e0_0;
    %store/vec4 v0xe055c0_0, 0, 16;
    %load/vec4 v0xe05320_0;
    %store/vec4 v0xe05400_0, 0, 16;
    %load/vec4 v0xe05160_0;
    %store/vec4 v0xe05240_0, 0, 16;
    %load/vec4 v0xe05770_0;
    %store/vec4 v0xe05810_0, 0, 3;
    %load/vec4 v0xe05770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %jmp T_41.6;
T_41.0 ;
    %load/vec4 v0xe04c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xe05810_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe04d00_0, 0, 1;
    %jmp T_41.8;
T_41.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xe05810_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe04d00_0, 0, 1;
T_41.8 ;
    %jmp T_41.6;
T_41.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe04d00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xe05810_0, 0, 3;
    %load/vec4 v0xe049b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0xe04b70_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0xe055c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe05080_0, 0, 32;
    %jmp T_41.6;
T_41.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe04d00_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xe05810_0, 0, 3;
    %load/vec4 v0xe049b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0xe04b70_0;
    %parti/s 16, 16, 6;
    %mul;
    %store/vec4 v0xe05400_0, 0, 16;
    %jmp T_41.6;
T_41.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe04d00_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xe05810_0, 0, 3;
    %load/vec4 v0xe049b0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0xe04b70_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0xe05240_0, 0, 16;
    %load/vec4 v0xe054e0_0;
    %pad/u 32;
    %load/vec4 v0xe05320_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0xe05080_0, 0, 32;
    %jmp T_41.6;
T_41.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xe05810_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe04d00_0, 0, 1;
    %load/vec4 v0xe04fa0_0;
    %load/vec4 v0xe05320_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0xe05080_0, 0, 32;
    %jmp T_41.6;
T_41.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xe05810_0, 0, 3;
    %load/vec4 v0xe04fa0_0;
    %load/vec4 v0xe04a80_0;
    %add;
    %store/vec4 v0xe05080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe04d00_0, 0, 1;
    %jmp T_41.6;
T_41.6 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xe03f30;
T_42 ;
    %wait E_0xb7d990;
    %load/vec4 v0xe048e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe04fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe05770_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xe05810_0;
    %assign/vec4 v0xe05770_0, 0;
    %load/vec4 v0xe05080_0;
    %assign/vec4 v0xe04fa0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xe02a40;
T_43 ;
    %wait E_0xe031d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe036f0_0, 0, 1;
    %load/vec4 v0xe03350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %jmp T_43.5;
T_43.0 ;
    %load/vec4 v0xe03440_0;
    %pad/u 33;
    %ix/getv 4, v0xe03250_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0xe035e0_0, 0, 32;
    %store/vec4 v0xe03540_0, 0, 1;
    %jmp T_43.5;
T_43.1 ;
    %load/vec4 v0xe03440_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0xe03250_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0xe03540_0, 0, 1;
    %store/vec4 v0xe035e0_0, 0, 32;
    %jmp T_43.5;
T_43.2 ;
    %load/vec4 v0xe03440_0;
    %pad/s 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv 4, v0xe03250_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0xe03540_0, 0, 1;
    %store/vec4 v0xe035e0_0, 0, 32;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v0xe03440_0;
    %load/vec4 v0xe03250_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0xe03440_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0xe03250_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0xe035e0_0, 0, 32;
    %load/vec4 v0xe03250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.6, 4;
    %load/vec4 v0xe03440_0;
    %store/vec4 v0xe035e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe036f0_0, 0, 1;
T_43.6 ;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0xe03440_0;
    %load/vec4 v0xe03250_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0xe03440_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0xe03250_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0xe035e0_0, 0, 32;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xe000f0;
T_44 ;
    %wait E_0xb7d990;
    %load/vec4 v0xe07100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xe07ad0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xe07ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe07930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe08910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07d30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xe081d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe085d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe086a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe082c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe07a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe089b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08770_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0xe05fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xe07ad0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xe07ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe07930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe08910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07d30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xe081d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe085d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe086a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe082c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe07a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe089b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08770_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0xe062c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0xe05f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0xe07ad0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xe07ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xe07930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe08910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07d30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xe081d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe085d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe07890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe086a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe082c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe07a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xe089b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe08770_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0xe06220_0;
    %assign/vec4 v0xe07ad0_0, 0;
    %load/vec4 v0xe06470_0;
    %assign/vec4 v0xe07ba0_0, 0;
    %load/vec4 v0xe05bd0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_44.8, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_44.9, 8;
T_44.8 ; End of true expr.
    %load/vec4 v0xe05bd0_0;
    %jmp/0 T_44.9, 8;
 ; End of false expr.
    %blend;
T_44.9;
    %assign/vec4 v0xe07930_0, 0;
    %load/vec4 v0xe07310_0;
    %assign/vec4 v0xe08910_0, 0;
    %load/vec4 v0xe06650_0;
    %assign/vec4 v0xe07d30_0, 0;
    %load/vec4 v0xe06b50_0;
    %assign/vec4 v0xe081d0_0, 0;
    %load/vec4 v0xe06790_0;
    %assign/vec4 v0xe07ed0_0, 0;
    %load/vec4 v0xe06cf0_0;
    %assign/vec4 v0xe08360_0, 0;
    %load/vec4 v0xe06940_0;
    %assign/vec4 v0xe07fc0_0, 0;
    %load/vec4 v0xe06e90_0;
    %assign/vec4 v0xe08500_0, 0;
    %load/vec4 v0xe069e0_0;
    %assign/vec4 v0xe08060_0, 0;
    %load/vec4 v0xe06a80_0;
    %assign/vec4 v0xe08100_0, 0;
    %load/vec4 v0xe06f60_0;
    %assign/vec4 v0xe085d0_0, 0;
    %load/vec4 v0xe06dc0_0;
    %assign/vec4 v0xe08430_0, 0;
    %load/vec4 v0xe066f0_0;
    %assign/vec4 v0xe07e00_0, 0;
    %load/vec4 v0xe065b0_0;
    %assign/vec4 v0xe07c90_0, 0;
    %load/vec4 v0xe05b10_0;
    %assign/vec4 v0xe07890_0, 0;
    %load/vec4 v0xe06830_0;
    %assign/vec4 v0xe08b20_0, 0;
    %load/vec4 v0xe07030_0;
    %assign/vec4 v0xe086a0_0, 0;
    %load/vec4 v0xe07750_0;
    %assign/vec4 v0xe082c0_0, 0;
    %load/vec4 v0xe08c90_0;
    %assign/vec4 v0xe07a00_0, 0;
    %load/vec4 v0xe05bd0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_44.10, 8;
    %load/vec4 v0xe077f0_0;
    %jmp/1 T_44.11, 8;
T_44.10 ; End of true expr.
    %load/vec4 v0xe08bf0_0;
    %jmp/0 T_44.11, 8;
 ; End of false expr.
    %blend;
T_44.11;
    %assign/vec4 v0xe089b0_0, 0;
    %load/vec4 v0xe08e00_0;
    %assign/vec4 v0xe08840_0, 0;
    %load/vec4 v0xe08d30_0;
    %assign/vec4 v0xe08770_0, 0;
T_44.7 ;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xe000f0;
T_45 ;
    %wait E_0xe029d0;
    %load/vec4 v0xe05cd0_0;
    %load/vec4 v0xe05da0_0;
    %load/vec4 v0xe07ba0_0;
    %load/vec4 v0xe05e40_0;
    %store/vec4 v0xe03d20_0, 0, 32;
    %store/vec4 v0xe03b80_0, 0, 6;
    %store/vec4 v0xe03e00_0, 0, 32;
    %store/vec4 v0xe03aa0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0xe038b0;
    %join;
    %load/vec4  v0xe03c60_0;
    %store/vec4 v0xe08c90_0, 0, 32;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xe000f0;
T_46 ;
    %wait E_0xe02940;
    %load/vec4 v0xe05bd0_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0xe077f0_0;
    %store/vec4 v0xe08bf0_0, 0, 32;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xe06510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0xe07570_0;
    %store/vec4 v0xe08bf0_0, 0, 32;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0xe07400_0;
    %load/vec4 v0xe074a0_0;
    %load/vec4 v0xe07ba0_0;
    %load/vec4 v0xe05e40_0;
    %store/vec4 v0xe03d20_0, 0, 32;
    %store/vec4 v0xe03b80_0, 0, 6;
    %store/vec4 v0xe03e00_0, 0, 32;
    %store/vec4 v0xe03aa0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0xe038b0;
    %join;
    %load/vec4  v0xe03c60_0;
    %store/vec4 v0xe08bf0_0, 0, 32;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0xe000f0;
T_47 ;
    %wait E_0xe028d0;
    %load/vec4 v0xe06b50_0;
    %pad/u 33;
    %load/vec4 v0xe06c20_0;
    %load/vec4 v0xe07ba0_0;
    %load/vec4 v0xe05e40_0;
    %store/vec4 v0xe03d20_0, 0, 32;
    %store/vec4 v0xe03b80_0, 0, 6;
    %store/vec4 v0xe03e00_0, 0, 32;
    %store/vec4 v0xe03aa0_0, 0, 33;
    %fork TD_zap_test.u_zap_top.u_zap_shifter_main.resolve_conflict, S_0xe038b0;
    %join;
    %load/vec4  v0xe03c60_0;
    %store/vec4 v0xe07750_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xd1e310;
T_48 ;
    %wait E_0xd1e1d0;
    %load/vec4 v0xbe7580_0;
    %store/vec4 v0xc74270_0, 0, 32;
    %load/vec4 v0xbadf80_0;
    %store/vec4 v0xc74350_0, 0, 32;
    %load/vec4 v0xb2a3a0_0;
    %store/vec4 v0xc37e10_0, 0, 4;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xd1e310;
T_49 ;
    %wait E_0xcd3ec0;
    %load/vec4 v0xb5d120_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc29b30_0, 0, 1;
    %load/vec4 v0xb8b080_0;
    %store/vec4 v0xc80f00_0, 0, 32;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc29b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc80f00_0, 0, 32;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xd1e310;
T_50 ;
    %wait E_0xd3c9b0;
    %load/vec4 v0xbae260_0;
    %load/vec4 v0xb2a3a0_0;
    %store/vec4 v0xdb21a0_0, 0, 4;
    %store/vec4 v0xd3e2f0_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0xd3ef30;
    %join;
    %load/vec4  v0xdb2270_0;
    %store/vec4 v0xc203b0_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xd1e310;
T_51 ;
    %wait E_0xb7d990;
    %load/vec4 v0xbe7380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc29a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc29bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc80fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc37fb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc20470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb2a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc299d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc37ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc37d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc741b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc526b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc526b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc38070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc52850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc80da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc52530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc525f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc80e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc80d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc52790_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xbae0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc29a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc29bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc80fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc37fb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc20470_0, 0;
    %load/vec4 v0xb5cef0_0;
    %pad/u 4;
    %assign/vec4 v0xb2a3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc299d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc37ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc37d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc741b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc526b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc526b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc38070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc52850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc80da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc52530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc525f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc80e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc80d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xc52790_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0xb5d060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0xb8b080_0;
    %assign/vec4 v0xc29a90_0, 0;
    %load/vec4 v0xc203b0_0;
    %assign/vec4 v0xc29bf0_0, 0;
    %load/vec4 v0xbe02a0_0;
    %assign/vec4 v0xc80fe0_0, 0;
    %load/vec4 v0xc29910_0;
    %assign/vec4 v0xc37fb0_0, 0;
    %load/vec4 v0xb5d120_0;
    %assign/vec4 v0xc20470_0, 0;
    %load/vec4 v0xc203b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.6, 8;
    %load/vec4 v0xb2a4a0_0;
    %jmp/1 T_51.7, 8;
T_51.6 ; End of true expr.
    %load/vec4 v0xb2a3a0_0;
    %jmp/0 T_51.7, 8;
 ; End of false expr.
    %blend;
T_51.7;
    %assign/vec4 v0xb2a3a0_0, 0;
    %load/vec4 v0xb2a580_0;
    %assign/vec4 v0xc299d0_0, 0;
    %load/vec4 v0xb63a70_0;
    %assign/vec4 v0xc37ef0_0, 0;
    %load/vec4 v0xb5d200_0;
    %assign/vec4 v0xc37d50_0, 0;
    %load/vec4 v0xbe7660_0;
    %assign/vec4 v0xc741b0_0, 0;
    %load/vec4 v0xb8b230_0;
    %assign/vec4 v0xc526b0_0, 0;
    %load/vec4 v0xb8b230_0;
    %assign/vec4 v0xc526b0_0, 0;
    %load/vec4 v0xb63b30_0;
    %assign/vec4 v0xc38070_0, 0;
    %load/vec4 v0xbdffa0_0;
    %assign/vec4 v0xc52850_0, 0;
    %load/vec4 v0xbe0120_0;
    %assign/vec4 v0xc80da0_0, 0;
    %load/vec4 v0xb63cb0_0;
    %assign/vec4 v0xc52530_0, 0;
    %load/vec4 v0xb8b190_0;
    %assign/vec4 v0xc525f0_0, 0;
    %load/vec4 v0xbe01e0_0;
    %assign/vec4 v0xc80e40_0, 0;
    %load/vec4 v0xbe0060_0;
    %assign/vec4 v0xc80d00_0, 0;
    %load/vec4 v0xb8b310_0;
    %assign/vec4 v0xc52790_0, 0;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xd1e310;
T_52 ;
    %wait E_0xd3ca70;
    %fork t_21, S_0xdb6660;
    %jmp t_20;
    .scope S_0xdb6660;
t_21 ;
    %load/vec4 v0xb2a620_0;
    %store/vec4 v0xd35890_0, 0, 5;
    %load/vec4 v0xbae260_0;
    %load/vec4 v0xb2a3a0_0;
    %store/vec4 v0xdb21a0_0, 0, 4;
    %store/vec4 v0xd3e2f0_0, 0, 4;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.is_cc_satisfied, S_0xd3ef30;
    %join;
    %load/vec4  v0xdb2270_0;
    %store/vec4 v0xc203b0_0, 0, 1;
    %load/vec4 v0xd35890_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0xd35890_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xd35890_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xd35890_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xd35890_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xd35890_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v0xc74350_0;
    %load/vec4 v0xc74270_0;
    %load/vec4 v0xb2a3a0_0;
    %load/vec4 v0xd35890_0;
    %load/vec4 v0xbe7420_0;
    %load/vec4 v0xb639d0_0;
    %store/vec4 v0xcdc110_0, 0, 1;
    %store/vec4 v0xb2a300_0, 0, 1;
    %store/vec4 v0xc79070_0, 0, 5;
    %store/vec4 v0xcdc030_0, 0, 4;
    %store/vec4 v0xc79240_0, 0, 32;
    %store/vec4 v0xc79370_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_logical_instructions, S_0xd3d2f0;
    %join;
    %load/vec4  v0xc79160_0;
    %split/vec4 32;
    %store/vec4 v0xd35970_0, 0, 32;
    %store/vec4 v0xb2a4a0_0, 0, 4;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xd35890_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0xd35890_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_52.2, 4;
    %fork t_23, S_0xd2bce0;
    %jmp t_22;
    .scope S_0xd2bce0;
t_23 ;
    %load/vec4 v0xb2a3a0_0;
    %store/vec4 v0xb2a4a0_0, 0, 4;
    %load/vec4 v0xb2a3a0_0;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0xb5cef0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xd35970_0, 0, 32;
    %load/vec4 v0xc74350_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0xc74350_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc74350_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc74350_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xdb63a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd866d0_0, 0, 32;
T_52.4 ;
    %load/vec4 v0xd866d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_52.5, 5;
    %load/vec4 v0xdb63a0_0;
    %load/vec4 v0xd866d0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0xc74270_0;
    %load/vec4 v0xd866d0_0;
    %part/s 1;
    %ix/getv/s 4, v0xd866d0_0;
    %store/vec4 v0xd35970_0, 4, 1;
T_52.6 ;
    %load/vec4 v0xd866d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xd866d0_0, 0, 32;
    %jmp T_52.4;
T_52.5 ;
    %end;
    .scope S_0xdb6660;
t_22 %join;
    %jmp T_52.3;
T_52.2 ;
    %fork t_25, S_0xd47760;
    %jmp t_24;
    .scope S_0xd47760;
t_25 ;
    %load/vec4 v0xc74350_0;
    %load/vec4 v0xc74270_0;
    %load/vec4 v0xb2a3a0_0;
    %load/vec4 v0xd35890_0;
    %load/vec4 v0xbe7420_0;
    %load/vec4 v0xb639d0_0;
    %store/vec4 v0xd3cdd0_0, 0, 1;
    %store/vec4 v0xd3d8f0_0, 0, 1;
    %store/vec4 v0xd3ce90_0, 0, 5;
    %store/vec4 v0xd49d70_0, 0, 4;
    %store/vec4 v0xd3de10_0, 0, 32;
    %store/vec4 v0xd3d810_0, 0, 32;
    %fork TD_zap_test.u_zap_top.u_zap_alu_main.process_arithmetic_instructions, S_0xda3af0;
    %join;
    %load/vec4  v0xd3dd30_0;
    %split/vec4 32;
    %store/vec4 v0xd35970_0, 0, 32;
    %store/vec4 v0xb2a4a0_0, 0, 4;
    %end;
    .scope S_0xdb6660;
t_24 %join;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0xb63bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.8, 4;
    %load/vec4 v0xc74350_0;
    %store/vec4 v0xc29910_0, 0, 32;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v0xd35970_0;
    %store/vec4 v0xc29910_0, 0, 32;
T_52.9 ;
    %load/vec4 v0xd35970_0;
    %store/vec4 v0xb8b080_0, 0, 32;
    %end;
    .scope S_0xd1e310;
t_20 %join;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xdeaf90;
T_53 ;
    %wait E_0xb7d990;
    %load/vec4 v0xdf7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf72b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xdf7640_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf78c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf7500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf7960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf75a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7820_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0xdf6630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf72b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xdf7640_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf78c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xdf7500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdf7960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf75a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdf7820_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0xdf68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0xdf6500_0;
    %assign/vec4 v0xdf72b0_0, 0;
    %load/vec4 v0xdf6bc0_0;
    %assign/vec4 v0xdf7640_0, 0;
    %load/vec4 v0xdf6ed0_0;
    %assign/vec4 v0xdf78c0_0, 0;
    %load/vec4 v0xdf6940_0;
    %assign/vec4 v0xdf7350_0, 0;
    %load/vec4 v0xdf6a30_0;
    %assign/vec4 v0xdf7500_0, 0;
    %load/vec4 v0xdf6fc0_0;
    %assign/vec4 v0xdf7960_0, 0;
    %load/vec4 v0xdf6d90_0;
    %assign/vec4 v0xdf7780_0, 0;
    %load/vec4 v0xdf6b20_0;
    %assign/vec4 v0xdf75a0_0, 0;
    %load/vec4 v0xdf7210_0;
    %assign/vec4 v0xdf7a00_0, 0;
    %load/vec4 v0xdf6c60_0;
    %assign/vec4 v0xdf76e0_0, 0;
    %load/vec4 v0xdf6e30_0;
    %assign/vec4 v0xdf7820_0, 0;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xdf7ee0;
T_54 ;
    %wait E_0xb7d990;
    %vpi_call/w 23 106 "$monitor", "PC next = %d PC current = %d", &A<v0xdff2a0, 15>, &A<v0xdfeac0, 15> {0 0 0};
    %jmp T_54;
    .thread T_54;
    .scope S_0xdf7ee0;
T_55 ;
    %wait E_0xdfbf40;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %store/vec4 v0xdfe3c0_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %store/vec4 v0xdfe750_0, 0, 32;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0xdf7ee0;
T_56 ;
    %wait E_0xdfbd60;
    %load/vec4 v0xdfd530_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xdfeac0, 4;
    %store/vec4 v0xdfe810_0, 0, 32;
    %load/vec4 v0xdfd600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xdfeac0, 4;
    %store/vec4 v0xdfe8b0_0, 0, 32;
    %load/vec4 v0xdfd6d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xdfeac0, 4;
    %store/vec4 v0xdfe950_0, 0, 32;
    %load/vec4 v0xdfd880_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xdfeac0, 4;
    %store/vec4 v0xdfe9f0_0, 0, 32;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0xdf7ee0;
T_57 ;
    %wait E_0xdfb960;
    %fork t_27, S_0xdfc100;
    %jmp t_26;
    .scope S_0xdfc100;
t_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdfe320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdfd7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdfe690_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdfc2f0_0, 0, 32;
T_57.0 ;
    %load/vec4 v0xdfc2f0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_57.1, 5;
    %ix/getv/s 4, v0xdfc2f0_0;
    %load/vec4a v0xdfeac0, 4;
    %ix/getv/s 4, v0xdfc2f0_0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfc2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdfc2f0_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %load/vec4 v0xdfccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0xdfc9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0xdfd470_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0xdfd9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.6, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0xdfda60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.8, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0xdfdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.10, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.11;
T_57.10 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %addi 4, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
T_57.11 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
T_57.3 ;
    %load/vec4 v0xdfcbf0_0;
    %flag_set/vec4 8;
    %load/vec4 v0xdfcda0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xdfd1f0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0xdfcff0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0xdfdba0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0xdfdce0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_57.12, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdfe320_0, 0, 1;
T_57.12 ;
    %load/vec4 v0xdfcbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.14, 8;
    %load/vec4 v0xdfcb20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfd380_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0xdfcda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.16, 8;
    %load/vec4 v0xdfce40_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfd380_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdfd7e0_0, 0, 1;
    %jmp T_57.17;
T_57.16 ;
    %load/vec4 v0xdfd1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.18, 8;
    %load/vec4 v0xdfd2c0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfd380_0;
    %subi 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdfe690_0, 0, 1;
    %jmp T_57.19;
T_57.18 ;
    %load/vec4 v0xdfcff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.20, 8;
    %load/vec4 v0xdfd150_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfd380_0;
    %subi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.21;
T_57.20 ;
    %load/vec4 v0xdfdba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.22, 8;
    %load/vec4 v0xdfdc40_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfd380_0;
    %subi 4, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.23;
T_57.22 ;
    %load/vec4 v0xdfdce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.24, 8;
    %load/vec4 v0xdfdd80_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfd380_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xdfeac0, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %jmp T_57.25;
T_57.24 ;
    %load/vec4 v0xdfde60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.26, 8;
    %load/vec4 v0xdfcf00_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfdf50_0;
    %load/vec4 v0xdfe120_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xdff2a0, 4, 0;
    %load/vec4 v0xdfe060_0;
    %load/vec4 v0xdfe210_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0xdff2a0, 4, 0;
T_57.26 ;
T_57.25 ;
T_57.23 ;
T_57.21 ;
T_57.19 ;
T_57.17 ;
T_57.15 ;
    %vpi_call/w 23 243 "$display", "PC_nxt = %d", &A<v0xdff2a0, 15> {0 0 0};
    %end;
    .scope S_0xdf7ee0;
t_26 %join;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0xdf7ee0;
T_58 ;
    %wait E_0xb7d990;
    %load/vec4 v0xdfd920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %fork t_29, S_0xdfc6c0;
    %jmp t_28;
    .scope S_0xdfc6c0;
t_29 ;
    %vpi_call/w 23 257 "$display", $time, "Register file in reset..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdfc8c0_0, 0, 32;
T_58.2 ;
    %load/vec4 v0xdfc8c0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_58.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0xdfc8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdfeac0, 0, 4;
    %load/vec4 v0xdfc8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdfc8c0_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdfeac0, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdfeac0, 0, 4;
    %end;
    .scope S_0xdf7ee0;
t_28 %join;
    %jmp T_58.1;
T_58.0 ;
    %fork t_31, S_0xdfc3f0;
    %jmp t_30;
    .scope S_0xdfc3f0;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdfc5e0_0, 0, 32;
T_58.4 ;
    %load/vec4 v0xdfc5e0_0;
    %cmpi/s 46, 0, 32;
    %jmp/0xz T_58.5, 5;
    %ix/getv/s 4, v0xdfc5e0_0;
    %load/vec4a v0xdff2a0, 4;
    %ix/getv/s 3, v0xdfc5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdfeac0, 0, 4;
    %load/vec4 v0xdfc5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdfc5e0_0, 0, 32;
    %jmp T_58.4;
T_58.5 ;
    %end;
    .scope S_0xdf7ee0;
t_30 %join;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xdb1b90;
T_59 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xbe7880, 4, 0;
    %end;
    .thread T_59;
    .scope S_0xdb1b90;
T_60 ;
    %wait E_0xb7d990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb76a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb63f40_0, 0;
    %load/vec4 v0xc811e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0xb03e50_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xbe7880, 4;
    %load/vec4 v0xb03e50_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xbe7880, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb03e50_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xbe7880, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xb03e50_0;
    %load/vec4a v0xbe7880, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xb92820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb63f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb76a10_0, 0;
    %load/vec4 v0xb03e50_0;
    %assign/vec4 v0xbfb090_0, 0;
T_60.0 ;
    %load/vec4 v0xc30320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0xb04080_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0xb03e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbe7880, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xb03e50_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbe7880, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xb03e50_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbe7880, 0, 4;
    %load/vec4 v0xb03e50_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbe7880, 0, 4;
T_60.2 ;
    %load/vec4 v0xc41dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb76a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb63f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xbfb090_0, 0;
T_60.4 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xdb1e10;
T_61 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 227, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 146, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 160, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %pushi/vec4 225, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xda69c0, 4, 0;
    %end;
    .thread T_61;
    .scope S_0xdb1e10;
T_62 ;
    %wait E_0xb7d990;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdc30d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd8db90_0, 0;
    %load/vec4 v0xd43cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0xdbc9a0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xda69c0, 4;
    %load/vec4 v0xdbc9a0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xda69c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xdbc9a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0xda69c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0xdbc9a0_0;
    %load/vec4a v0xda69c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xd83630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xd8db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdc30d0_0, 0;
    %load/vec4 v0xdbc9a0_0;
    %assign/vec4 v0xda7b30_0, 0;
T_62.0 ;
    %load/vec4 v0xd77f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0xd46bb0_0;
    %cast2;
    %split/vec4 8;
    %ix/getv 3, v0xdbc9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xda69c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xdbc9a0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xda69c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0xdbc9a0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xda69c0, 0, 4;
    %load/vec4 v0xdbc9a0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xda69c0, 0, 4;
T_62.2 ;
    %load/vec4 v0xd2e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdc30d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xd8db90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xda7b30_0, 0;
T_62.4 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xd3bc70;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe11ca0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0xd3bc70;
T_64 ;
    %delay 10, 0;
    %load/vec4 v0xe11ca0_0;
    %nor/r;
    %store/vec4 v0xe11ca0_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0xd3bc70;
T_65 ;
    %vpi_call/w 2 139 "$dumpfile", "zap.vcd" {0 0 0};
    %vpi_call/w 2 140 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe12360_0, 0, 1;
    %wait E_0xb85260;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe12360_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_65.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_65.1, 5;
    %jmp/1 T_65.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb85260;
    %jmp T_65.0;
T_65.1 ;
    %pop/vec4 1;
    %vpi_call/w 2 148 "$finish" {0 0 0};
    %end;
    .thread T_65;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "../testbench/zap_test.v";
    "/media/sf_D_DRIVE/ZAP/includes/cc.vh";
    "../testbench/cache.v";
    "../rtl/zap_top.v";
    "../rtl/zap_alu/zap_alu_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/opcodes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/regs.vh";
    "../rtl/zap_decode/zap_decode_main.v";
    "/media/sf_D_DRIVE/ZAP/includes/modes.vh";
    "/media/sf_D_DRIVE/ZAP/includes/index_immed.vh";
    "/media/sf_D_DRIVE/ZAP/includes/translate.vh";
    "../rtl/zap_decode/zap_decode_bl_fsm.v";
    "../rtl/zap_decode/zap_decode.v";
    "/media/sf_D_DRIVE/ZAP/includes/shtype.vh";
    "/media/sf_D_DRIVE/ZAP/includes/instruction_patterns.vh";
    "/media/sf_D_DRIVE/ZAP/includes/cpsr.vh";
    "/media/sf_D_DRIVE/ZAP/includes/sh_params.vh";
    "../rtl/zap_decode/zap_decode_mem_fsm.v";
    "../rtl/zap_fetch/zap_fetch_main.v";
    "../rtl/zap_issue/zap_issue_main.v";
    "../rtl/zap_memory/zap_memory_main.v";
    "../rtl/zap_regf/zap_register_file.v";
    "../rtl/zap_shift/zap_shifter_main.v";
    "../rtl/zap_shift/zap_shift_shifter.v";
    "../rtl/zap_issue/zap_multiply.v";
