  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/vitis_hls/workspace/sha3_opt/fips202_tb.c' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/vitis_hls/workspace/sha3_opt/fips202_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hls' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7z010clg400-1I' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7z010-clg400-1I'
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 7.81 seconds. CPU system time: 3.45 seconds. Elapsed time: 16.58 seconds; current allocated memory: 323.086 MB.
INFO: [HLS 200-10] Analyzing design file '../fips202.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 2.67 seconds. Elapsed time: 8.37 seconds; current allocated memory: 325.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,294 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,377 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,253 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,247 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,247 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,789 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,459 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,427 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,427 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,474 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,474 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,422 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,421 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,421 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,486 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,512 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/vitis_hls/workspace/sha3_opt/hls_component/sha3_256_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'load64_hls' into 'keccak_absorb_once_hls' (../fips202.c:283:10)
INFO: [HLS 214-131] Inlining function 'store64_hls' into 'sha3_256_hls' (../fips202.c:327:2)
INFO: [HLS 214-291] Loop 'store_bytes' is marked as complete unroll implied by the pipeline pragma (../fips202.c:45:15)
INFO: [HLS 214-291] Loop 'load_bytes' is marked as complete unroll implied by the pipeline pragma (../fips202.c:25:17)
INFO: [HLS 214-186] Unrolling loop 'store_bytes' (../fips202.c:45:15) in function 'sha3_256_hls' completely with a factor of 8 (../fips202.c:311:0)
INFO: [HLS 214-186] Unrolling loop 'load_bytes' (../fips202.c:25:17) in function 'keccak_absorb_once_hls' completely with a factor of 8 (../fips202.c:262:0)
WARNING: [HLS 214-450] Ignore address on register port 'in' (../fips202.c:27:17)
WARNING: [HLS 214-450] Ignore address on register port 'in' (../fips202.c:294:22)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'in'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (../fips202.c:321:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'h'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (../fips202.c:42:9)
INFO: [HLS 214-248] Applying array_partition to 'KeccakF_RoundConstants': Complete partitioning on dimension 1. (../fips202.c:52:0)
INFO: [HLS 214-248] Applying array_partition to 's': Cyclic partitioning with factor 5 on dimension 1. (../fips202.c:318:11)
INFO: [HLS 214-248] Applying array_partition to 'h': Complete partitioning on dimension 1. (../fips202.c:311:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_memory Interface', ignore it. (../fips202.c:313:9)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'absorb_blocks'. (../fips202.c:277:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 1.4 seconds. Elapsed time: 18.06 seconds; current allocated memory: 327.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.578 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 328.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 329.059 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute_HLS' (../fips202.c:70:1)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 353.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 412.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hls' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls_Pipeline_init_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_state'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_state'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.75 seconds; current allocated memory: 413.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 413.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_word_loop'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' (loop 'absorb_word_loop'): Unable to schedule 'load' operation 8 bit ('in_r_load_1', ../fips202.c:27->../fips202.c:283) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' (loop 'absorb_word_loop'): Unable to schedule 'load' operation 8 bit ('in_r_load_3', ../fips202.c:27->../fips202.c:283) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' (loop 'absorb_word_loop'): Unable to schedule 'load' operation 8 bit ('in_r_load_5', ../fips202.c:27->../fips202.c:283) on array 'in_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_r'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'absorb_word_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'state_permute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'state_permute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.95 seconds; current allocated memory: 448.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 448.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'absorb_remaining'.
WARNING: [HLS 200-880] The II Violation in module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' (loop 'absorb_remaining'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('s_0_addr_write_ln294', ../fips202.c:294) of variable 'xor_ln294', ../fips202.c:294 on array 's_0' and 'load' operation 64 bit ('s_0_load', ../fips202.c:294) on array 's_0'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 35, loop 'absorb_remaining'
WARNING: [HLS 200-871] Estimated clock period (7.580 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' consists of the following:
	'load' operation 64 bit ('s_0_load', ../fips202.c:294) on array 's_0' [45]  (2.322 ns)
	'sparsemux' operation 64 bit ('tmp_2', ../fips202.c:294) [50]  (1.946 ns)
	'xor' operation 64 bit ('xor_ln294', ../fips202.c:294) [51]  (0.990 ns)
	'store' operation 0 bit ('s_3_addr_write_ln294', ../fips202.c:294) of variable 'xor_ln294', ../fips202.c:294 on array 's_3' [54]  (2.322 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 448.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_once_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 448.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hls_Pipeline_extract_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'extract_output'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'extract_output'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 448.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls_Pipeline_init_state' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls_Pipeline_init_state'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_once_hls_Pipeline_absorb_word_loop' pipeline 'absorb_word_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls_Pipeline_absorb_word_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute' pipeline 'state_permute' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_5_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_HLS_Pipeline_state_permute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_HLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.37 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_once_hls_Pipeline_absorb_remaining' pipeline 'absorb_remaining' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_31ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_29ns_4ns_3_33_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls_Pipeline_absorb_remaining'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_once_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_61ns_63ns_123_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_61ns_4ns_3_65_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_9ns_64_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_once_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 448.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hls_Pipeline_extract_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hls_Pipeline_extract_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 449.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/h_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hls/inlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hls'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hls_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 452.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.75 seconds; current allocated memory: 456.270 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.08 seconds; current allocated memory: 467.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.93 MHz
INFO: [HLS 200-112] Total CPU user time: 16.81 seconds. Total CPU system time: 8.31 seconds. Total elapsed time: 54.54 seconds; peak allocated memory: 467.137 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 1s
