// Seed: 120835661
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri0 id_3#(.id_12(1))
    , id_13,
    output tri id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    output supply1 id_10
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri id_7
);
  assign id_1 = id_0;
  xor primCall (id_3, id_4, id_5);
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_0,
      id_6,
      id_4,
      id_5,
      id_5,
      id_0,
      id_0,
      id_3
  );
endmodule
