{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["reset","BitIn"],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]],
          ["valid","Bit"]
        ]],
        "instances":{
          "add_316_321_322$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_317_320_321$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_339_340_341$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_342_343_344$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_345_346_347$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_348_349_350$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_351_352_353$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_354_355_356$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_357_358_359$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_360_361_362$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_363_364_365$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_366_371_372$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_367_370_371$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_391_392_393$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_394_395_396$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_397_398_399$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_400_401_402$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_403_404_405$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_406_407_408$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_409_410_411$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_412_413_414$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_415_416_417$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_423_424_425$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_426_427_428$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_429_430_431$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_432_433_434$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_435_436_437$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_438_439_440$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_441_442_443$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_444_445_446$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_447_448_449$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_452_454_455$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "ashr_336_337_338$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_388_389_390$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_420_421_422$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_450_451_452$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_453_451_454$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_457_451_458$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "ashr_461_462_463$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",true]}
          },
          "bitand_467_469_470$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_467_469_470$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_470_472_473$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_470_472_473$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_473_475_476$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_473_475_476$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_476_478_479$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_476_478_479$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_479_481_482$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_479_481_482$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_482_484_485$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_482_484_485$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_485_487_488$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_485_487_488$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_488_489_490$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_488_489_490$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "const-255__332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const-255__382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const255__330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const255__380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const2__319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const2__319$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const2__369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const2__369$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const4__462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const6__451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const6__451$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const6__451$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const7__337":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const7__389":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const7__421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "io16_out_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_in_arg_1_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "mul_318_319_320$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_325_319_326$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_335_335_336$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_368_369_370$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_375_369_376$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_385_387_388$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_419_419_420$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_452_454_456$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_455_455_461$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_458_458_459$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mux_4902550$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "sle1_466_489$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","le"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_465_466_467$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_468_466_469$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_471_466_472$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_474_466_475$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_477_466_478$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_480_466_481$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_483_466_484$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "slt_486_466_487$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","lt"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "smax_331_332_333$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "smax_381_382_383$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","max"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "smin_329_330_331$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","min"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "smin_379_380_381$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","min"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",true]}
          },
          "sub_322_323_324$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_324_326_327$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_327_328_329$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_372_373_374$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_374_376_377$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_377_378_379$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_456_459_460$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_460_463_464$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "padded":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 3],
                         "config":["Json", {
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[130], "extent": [62,100], "cycle_stride": [1,64]},
                             "in2agg_0":{"dimensionality": 4, "cycle_starting_addr":[0], "extent": [4,16,64,1], "cycle_stride": [1,4,64,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[4], "extent": [16,64,1], "cycle_stride": [4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,16,0]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[123], "extent": [2,16,62,1], "cycle_stride": [2,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [16,1,16,0], "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [1,0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [0,1,16,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[128], "extent": [4,16,62,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,64,0]},
                             "tb2out_1":{"dimensionality": 4, "cycle_starting_addr":[128], "extent": [4,16,62,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,16,0]}
                         }]}
          },
          "lxx":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 3],
                         "config":["Json", {
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[260], "extent": [60,100], "cycle_stride": [1,64]},
                             "in2agg_0":{"dimensionality": 4, "cycle_starting_addr":[130], "extent": [4,16,62,1], "cycle_stride": [1,4,64,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[134], "extent": [16,62,1], "cycle_stride": [4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,16,0]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[253], "extent": [2,16,60,1], "cycle_stride": [2,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [16,1,16,0], "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [1,0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [0,1,16,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[258], "extent": [4,16,60,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,64,0]},
                             "tb2out_1":{"dimensionality": 4, "cycle_starting_addr":[258], "extent": [4,16,60,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,16,0]}
                         }]}
          },
          "lxy":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 3],
                         "config":["Json", {
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[260], "extent": [60,100], "cycle_stride": [1,64]},
                             "in2agg_0":{"dimensionality": 4, "cycle_starting_addr":[130], "extent": [4,16,62,1], "cycle_stride": [1,4,64,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[134], "extent": [16,62,1], "cycle_stride": [4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,16,0]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[253], "extent": [2,16,60,1], "cycle_stride": [2,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [16,1,16,0], "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [1,0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [0,1,16,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[258], "extent": [4,16,60,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,64,0]},
                             "tb2out_1":{"dimensionality": 4, "cycle_starting_addr":[258], "extent": [4,16,60,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,16,0]}
                         }]}
          },
          "lyy":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 3],
                         "config":["Json", {
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[260], "extent": [60,100], "cycle_stride": [1,64]},
                             "in2agg_0":{"dimensionality": 4, "cycle_starting_addr":[130], "extent": [4,16,62,1], "cycle_stride": [1,4,64,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[134], "extent": [16,62,1], "cycle_stride": [4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,16,0]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[253], "extent": [2,16,60,1], "cycle_stride": [2,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [16,1,16,0], "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [1,0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [0,1,16,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[258], "extent": [4,16,60,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,64,0]},
                             "tb2out_1":{"dimensionality": 4, "cycle_starting_addr":[258], "extent": [4,16,60,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,16,0]}
                         }]}
          },
          "cim":{
              "genref":"cgralib.Mem",
              "genargs":{"num_inputs":["Int",1], "num_outputs":["Int",2], "width":["Int",16]},
              "modargs":{"mode": ["lake"], "stencil_delay": ["Int", 3],
                         "config":["Json", {
                             "stencil_valid":{"dimensionality": 2, "cycle_starting_addr":[390], "extent": [58,100], "cycle_stride": [1,64]},
                             "in2agg_0":{"dimensionality": 4, "cycle_starting_addr":[260], "extent": [4,16,64,1], "cycle_stride": [1,4,64,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "write_data_starting_addr": [0], "write_data_stride": [1,0,0,0]},
                             "agg2sram":{"dimensionality": 3, "cycle_starting_addr":[264], "extent": [16,64,1], "cycle_stride": [4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_agg", "read_data_starting_addr": [0], "read_data_stride": [0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "write_data_starting_addr": [0], "write_data_stride": [1,16,0]},
                             "sram2tb":{"dimensionality": 4, "cycle_starting_addr":[383], "extent": [2,16,58,1], "cycle_stride": [2,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_sram", "read_data_starting_addr": [0], "read_data_stride": [16,1,16,0], "mux_write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "mux_write_data_starting_addr": [0], "mux_write_data_stride": [1,0,0,0], "write":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "write_data_starting_addr": [0], "write_data_stride": [0,1,16,0]},
                             "tb2out_0":{"dimensionality": 4, "cycle_starting_addr":[388], "extent": [4,16,58,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,64,0]},
                             "tb2out_1":{"dimensionality": 4, "cycle_starting_addr":[388], "extent": [4,16,58,1], "cycle_stride": [1,4,64,0], "read":"buf_inst_input_10_to_buf_inst_output_3_ubuf_0_tb", "read_data_starting_addr": [0], "read_data_stride": [1,4,16,0]}
                         }]}
          },
          "padded_reg_0_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "padded_reg_0_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "padded_reg_1_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "padded_reg_1_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "padded_reg_2_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "padded_reg_2_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxx_reg_0_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxx_reg_0_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxx_reg_1_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxx_reg_1_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxx_reg_2_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxx_reg_2_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxy_reg_0_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxy_reg_0_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxy_reg_1_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxy_reg_1_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxy_reg_2_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lxy_reg_2_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lyy_reg_0_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lyy_reg_0_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lyy_reg_1_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lyy_reg_1_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lyy_reg_2_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "lyy_reg_2_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "cim_reg_0_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "cim_reg_0_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "cim_reg_1_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "cim_reg_1_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "cim_reg_2_1":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "cim_reg_2_2":{
              "genref":"coreir.reg",
              "genargs":{"width":["Int",16]},
              "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          }
        },
        "connections":[
          ["padded.data_out_0","add_316_321_322$binop.data.in.0"],
          ["add_317_320_321$binop.data.out","add_316_321_322$binop.data.in.1"],
          ["sub_322_323_324$binop.data.in.0","add_316_321_322$binop.data.out"],
          ["io16in_in_arg_1_0_0.out","add_317_320_321$binop.data.in.0"],
          ["mul_318_319_320$binop.data.out","add_317_320_321$binop.data.in.1"],
          ["const0_0.out","add_339_340_341$binop.data.in.0"],
          ["lxx_reg_2_2.out","add_339_340_341$binop.data.in.1"],
          ["add_342_343_344$binop.data.in.0","add_339_340_341$binop.data.out"],
          ["lxx_reg_2_1.out","add_342_343_344$binop.data.in.1"],
          ["add_345_346_347$binop.data.in.0","add_342_343_344$binop.data.out"],
          ["lxx.data_out_0","add_345_346_347$binop.data.in.1"],
          ["add_348_349_350$binop.data.in.0","add_345_346_347$binop.data.out"],
          ["lxx_reg_1_2.out","add_348_349_350$binop.data.in.1"],
          ["add_351_352_353$binop.data.in.0","add_348_349_350$binop.data.out"],
          ["lxx_reg_1_1.out","add_351_352_353$binop.data.in.1"],
          ["add_354_355_356$binop.data.in.0","add_351_352_353$binop.data.out"],
          ["lxx.data_out_1","add_354_355_356$binop.data.in.1"],
          ["add_357_358_359$binop.data.in.0","add_354_355_356$binop.data.out"],
          ["lxx_reg_0_2.out","add_357_358_359$binop.data.in.1"],
          ["add_360_361_362$binop.data.in.0","add_357_358_359$binop.data.out"],
          ["lxx_reg_0_1.out","add_360_361_362$binop.data.in.1"],
          ["add_363_364_365$binop.data.in.0","add_360_361_362$binop.data.out"],
          ["ashr_336_337_338$binop.data.out","add_363_364_365$binop.data.in.1"],
          ["ashr_450_451_452$binop.data.in.0","add_363_364_365$binop.data.out"],
          ["padded_reg_0_2.out","add_366_371_372$binop.data.in.0"],
          ["add_367_370_371$binop.data.out","add_366_371_372$binop.data.in.1"],
          ["sub_372_373_374$binop.data.in.0","add_366_371_372$binop.data.out"],
          ["io16in_in_arg_1_0_0.out","add_367_370_371$binop.data.in.0"],
          ["mul_368_369_370$binop.data.out","add_367_370_371$binop.data.in.1"],
          ["const0_0$1.out","add_391_392_393$binop.data.in.0"],
          ["lxy_reg_2_2.out","add_391_392_393$binop.data.in.1"],
          ["add_394_395_396$binop.data.in.0","add_391_392_393$binop.data.out"],
          ["lxy_reg_2_1.out","add_394_395_396$binop.data.in.1"],
          ["add_397_398_399$binop.data.in.0","add_394_395_396$binop.data.out"],
          ["lxy.data_out_0","add_397_398_399$binop.data.in.1"],
          ["add_400_401_402$binop.data.in.0","add_397_398_399$binop.data.out"],
          ["lxy_reg_1_2.out","add_400_401_402$binop.data.in.1"],
          ["add_403_404_405$binop.data.in.0","add_400_401_402$binop.data.out"],
          ["lxy_reg_1_1.out","add_403_404_405$binop.data.in.1"],
          ["add_406_407_408$binop.data.in.0","add_403_404_405$binop.data.out"],
          ["lxy.data_out_1","add_406_407_408$binop.data.in.1"],
          ["add_409_410_411$binop.data.in.0","add_406_407_408$binop.data.out"],
          ["lxy_reg_0_2.out","add_409_410_411$binop.data.in.1"],
          ["add_412_413_414$binop.data.in.0","add_409_410_411$binop.data.out"],
          ["lxy_reg_0_1.out","add_412_413_414$binop.data.in.1"],
          ["add_415_416_417$binop.data.in.0","add_412_413_414$binop.data.out"],
          ["ashr_388_389_390$binop.data.out","add_415_416_417$binop.data.in.1"],
          ["ashr_457_451_458$binop.data.in.0","add_415_416_417$binop.data.out"],
          ["const0_0$2.out","add_423_424_425$binop.data.in.0"],
          ["lyy_reg_2_2.out","add_423_424_425$binop.data.in.1"],
          ["add_426_427_428$binop.data.in.0","add_423_424_425$binop.data.out"],
          ["lyy_reg_2_1.out","add_426_427_428$binop.data.in.1"],
          ["add_429_430_431$binop.data.in.0","add_426_427_428$binop.data.out"],
          ["lyy.data_out_0","add_429_430_431$binop.data.in.1"],
          ["add_432_433_434$binop.data.in.0","add_429_430_431$binop.data.out"],
          ["lyy_reg_1_2.out","add_432_433_434$binop.data.in.1"],
          ["add_435_436_437$binop.data.in.0","add_432_433_434$binop.data.out"],
          ["lyy_reg_1_1.out","add_435_436_437$binop.data.in.1"],
          ["add_438_439_440$binop.data.in.0","add_435_436_437$binop.data.out"],
          ["lyy.data_out_1","add_438_439_440$binop.data.in.1"],
          ["add_441_442_443$binop.data.in.0","add_438_439_440$binop.data.out"],
          ["lyy_reg_0_2.out","add_441_442_443$binop.data.in.1"],
          ["add_444_445_446$binop.data.in.0","add_441_442_443$binop.data.out"],
          ["lyy_reg_0_1.out","add_444_445_446$binop.data.in.1"],
          ["add_447_448_449$binop.data.in.0","add_444_445_446$binop.data.out"],
          ["ashr_420_421_422$binop.data.out","add_447_448_449$binop.data.in.1"],
          ["ashr_453_451_454$binop.data.in.0","add_447_448_449$binop.data.out"],
          ["ashr_450_451_452$binop.data.out","add_452_454_455$binop.data.in.0"],
          ["ashr_453_451_454$binop.data.out","add_452_454_455$binop.data.in.1"],
          ["mul_455_455_461$binop.data.in.0","add_452_454_455$binop.data.out"],
          ["mul_455_455_461$binop.data.in.1","add_452_454_455$binop.data.out"],
          ["mul_335_335_336$binop.data.out","ashr_336_337_338$binop.data.in.0"],
          ["const7__337.out","ashr_336_337_338$binop.data.in.1"],
          ["lxx.data_in_0","ashr_336_337_338$binop.data.out"],
          ["mul_385_387_388$binop.data.out","ashr_388_389_390$binop.data.in.0"],
          ["const7__389.out","ashr_388_389_390$binop.data.in.1"],
          ["lxy.data_in_0","ashr_388_389_390$binop.data.out"],
          ["mul_419_419_420$binop.data.out","ashr_420_421_422$binop.data.in.0"],
          ["const7__421.out","ashr_420_421_422$binop.data.in.1"],
          ["lyy.data_in_0","ashr_420_421_422$binop.data.out"],
          ["const6__451.out","ashr_450_451_452$binop.data.in.1"],
          ["mul_452_454_456$binop.data.in.0","ashr_450_451_452$binop.data.out"],
          ["const6__451$1.out","ashr_453_451_454$binop.data.in.1"],
          ["mul_452_454_456$binop.data.in.1","ashr_453_451_454$binop.data.out"],
          ["const6__451$2.out","ashr_457_451_458$binop.data.in.1"],
          ["mul_458_458_459$binop.data.in.0","ashr_457_451_458$binop.data.out"],
          ["mul_458_458_459$binop.data.in.1","ashr_457_451_458$binop.data.out"],
          ["mul_455_455_461$binop.data.out","ashr_461_462_463$binop.data.in.0"],
          ["const4__462.out","ashr_461_462_463$binop.data.in.1"],
          ["sub_460_463_464$binop.data.in.1","ashr_461_462_463$binop.data.out"],
          ["bitand_467_469_470$lut$lut.bit.in.2","bitand_467_469_470$c0.out"],
          ["slt_465_466_467$binop.bit.out","bitand_467_469_470$lut$lut.bit.in.0"],
          ["slt_468_466_469$binop.bit.out","bitand_467_469_470$lut$lut.bit.in.1"],
          ["bitand_470_472_473$lut$lut.bit.in.0","bitand_467_469_470$lut$lut.bit.out"],
          ["bitand_470_472_473$lut$lut.bit.in.2","bitand_470_472_473$c0.out"],
          ["slt_471_466_472$binop.bit.out","bitand_470_472_473$lut$lut.bit.in.1"],
          ["bitand_473_475_476$lut$lut.bit.in.0","bitand_470_472_473$lut$lut.bit.out"],
          ["bitand_473_475_476$lut$lut.bit.in.2","bitand_473_475_476$c0.out"],
          ["slt_474_466_475$binop.bit.out","bitand_473_475_476$lut$lut.bit.in.1"],
          ["bitand_476_478_479$lut$lut.bit.in.0","bitand_473_475_476$lut$lut.bit.out"],
          ["bitand_476_478_479$lut$lut.bit.in.2","bitand_476_478_479$c0.out"],
          ["slt_477_466_478$binop.bit.out","bitand_476_478_479$lut$lut.bit.in.1"],
          ["bitand_479_481_482$lut$lut.bit.in.0","bitand_476_478_479$lut$lut.bit.out"],
          ["bitand_479_481_482$lut$lut.bit.in.2","bitand_479_481_482$c0.out"],
          ["slt_480_466_481$binop.bit.out","bitand_479_481_482$lut$lut.bit.in.1"],
          ["bitand_482_484_485$lut$lut.bit.in.0","bitand_479_481_482$lut$lut.bit.out"],
          ["bitand_482_484_485$lut$lut.bit.in.2","bitand_482_484_485$c0.out"],
          ["slt_483_466_484$binop.bit.out","bitand_482_484_485$lut$lut.bit.in.1"],
          ["bitand_485_487_488$lut$lut.bit.in.0","bitand_482_484_485$lut$lut.bit.out"],
          ["bitand_485_487_488$lut$lut.bit.in.2","bitand_485_487_488$c0.out"],
          ["slt_486_466_487$binop.bit.out","bitand_485_487_488$lut$lut.bit.in.1"],
          ["bitand_488_489_490$lut$lut.bit.in.0","bitand_485_487_488$lut$lut.bit.out"],
          ["bitand_488_489_490$lut$lut.bit.in.2","bitand_488_489_490$c0.out"],
          ["sle1_466_489$compop.bit.out","bitand_488_489_490$lut$lut.bit.in.1"],
          ["mux_4902550$mux.bit.in.0","bitand_488_489_490$lut$lut.bit.out"],
          ["smax_331_332_333$binop.data.in.1","const-255__332.out"],
          ["smax_381_382_383$binop.data.in.1","const-255__382.out"],
          ["mux_4902550$mux.data.in.1","const0_0$3.out"],
          ["sle1_466_489$compop.data.in.0","const1_1.out"],
          ["mux_4902550$mux.data.in.0","const255_255.out"],
          ["smin_329_330_331$binop.data.in.1","const255__330.out"],
          ["smin_379_380_381$binop.data.in.1","const255__380.out"],
          ["mul_325_319_326$binop.data.in.1","const2__319$1.out"],
          ["mul_318_319_320$binop.data.in.1","const2__319.out"],
          ["mul_375_369_376$binop.data.in.1","const2__369$1.out"],
          ["mul_368_369_370$binop.data.in.1","const2__369.out"],
          ["sub_460_463_464$binop.data.out","cim.data_in_0"],
          ["slt_465_466_467$binop.data.in.0","cim_reg_2_2.out"],
          ["slt_468_466_469$binop.data.in.0","cim_reg_2_1.out"],
          ["slt_471_466_472$binop.data.in.0","cim.data_out_0"],
          ["slt_474_466_475$binop.data.in.0","cim_reg_1_2.out"],
          ["sle1_466_489$compop.data.in.1","cim_reg_1_1.out"],
          ["slt_465_466_467$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_468_466_469$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_471_466_472$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_474_466_475$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_477_466_478$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_480_466_481$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_483_466_484$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_486_466_487$binop.data.in.1","cim_reg_1_1.out"],
          ["slt_477_466_478$binop.data.in.0","cim.data_out_1"],
          ["slt_480_466_481$binop.data.in.0","cim_reg_0_2.out"],
          ["slt_483_466_484$binop.data.in.0","cim_reg_0_1.out"],
          ["slt_486_466_487$binop.data.in.0","sub_460_463_464$binop.data.out"],
          ["io16in_in_arg_1_0_0.out","padded.data_in_0"],
          ["sub_322_323_324$binop.data.in.1","padded_reg_2_2.out"],
          ["sub_372_373_374$binop.data.in.1","padded_reg_2_2.out"],
          ["mul_375_369_376$binop.data.in.0","padded_reg_2_1.out"],
          ["sub_377_378_379$binop.data.in.1","padded.data_out_0"],
          ["mul_325_319_326$binop.data.in.0","padded_reg_1_2.out"],
          ["mul_318_319_320$binop.data.in.0","padded.data_out_1"],
          ["sub_327_328_329$binop.data.in.1","padded_reg_0_2.out"],
          ["mul_368_369_370$binop.data.in.0","padded_reg_0_1.out"],
          ["sub_324_326_327$binop.data.in.1","mul_325_319_326$binop.data.out"],
          ["smax_331_332_333$binop.data.out","mul_335_335_336$binop.data.in.0"],
          ["smax_331_332_333$binop.data.out","mul_335_335_336$binop.data.in.1"],
          ["sub_374_376_377$binop.data.in.1","mul_375_369_376$binop.data.out"],
          ["smax_331_332_333$binop.data.out","mul_385_387_388$binop.data.in.0"],
          ["smax_381_382_383$binop.data.out","mul_385_387_388$binop.data.in.1"],
          ["smax_381_382_383$binop.data.out","mul_419_419_420$binop.data.in.0"],
          ["smax_381_382_383$binop.data.out","mul_419_419_420$binop.data.in.1"],
          ["sub_456_459_460$binop.data.in.0","mul_452_454_456$binop.data.out"],
          ["sub_456_459_460$binop.data.in.1","mul_458_458_459$binop.data.out"],
          ["io16_out_0_0.in","mux_4902550$mux.data.out"],
          ["smin_329_330_331$binop.data.out","smax_331_332_333$binop.data.in.0"],
          ["smin_379_380_381$binop.data.out","smax_381_382_383$binop.data.in.0"],
          ["sub_327_328_329$binop.data.out","smin_329_330_331$binop.data.in.0"],
          ["sub_377_378_379$binop.data.out","smin_379_380_381$binop.data.in.0"],
          ["sub_324_326_327$binop.data.in.0","sub_322_323_324$binop.data.out"],
          ["sub_327_328_329$binop.data.in.0","sub_324_326_327$binop.data.out"],
          ["sub_374_376_377$binop.data.in.0","sub_372_373_374$binop.data.out"],
          ["sub_377_378_379$binop.data.in.0","sub_374_376_377$binop.data.out"],
          ["sub_460_463_464$binop.data.in.0","sub_456_459_460$binop.data.out"],
          ["io16in_in_arg_1_0_0.out","padded_reg_0_1.in"],
          ["padded_reg_0_1.out","padded_reg_0_2.in"],
          ["padded.data_out_1","padded_reg_1_1.in"],
          ["padded_reg_1_1.out","padded_reg_1_2.in"],
          ["padded.data_out_0","padded_reg_2_1.in"],
          ["padded_reg_2_1.out","padded_reg_2_2.in"],
          ["ashr_336_337_338$binop.data.out","lxx_reg_0_1.in"],
          ["lxx_reg_0_1.out","lxx_reg_0_2.in"],
          ["lxx.data_out_1","lxx_reg_1_1.in"],
          ["lxx_reg_1_1.out","lxx_reg_1_2.in"],
          ["lxx.data_out_0","lxx_reg_2_1.in"],
          ["lxx_reg_2_1.out","lxx_reg_2_2.in"],
          ["ashr_388_389_390$binop.data.out","lxy_reg_0_1.in"],
          ["lxy_reg_0_1.out","lxy_reg_0_2.in"],
          ["lxy.data_out_1","lxy_reg_1_1.in"],
          ["lxy_reg_1_1.out","lxy_reg_1_2.in"],
          ["lxy.data_out_0","lxy_reg_2_1.in"],
          ["lxy_reg_2_1.out","lxy_reg_2_2.in"],
          ["ashr_420_421_422$binop.data.out","lyy_reg_0_1.in"],
          ["lyy_reg_0_1.out","lyy_reg_0_2.in"],
          ["lyy.data_out_1","lyy_reg_1_1.in"],
          ["lyy_reg_1_1.out","lyy_reg_1_2.in"],
          ["lyy.data_out_0","lyy_reg_2_1.in"],
          ["lyy_reg_2_1.out","lyy_reg_2_2.in"],
          ["sub_460_463_464$binop.data.out","cim_reg_0_1.in"],
          ["cim_reg_0_1.out","cim_reg_0_2.in"],
          ["cim.data_out_1","cim_reg_1_1.in"],
          ["cim_reg_1_1.out","cim_reg_1_2.in"],
          ["cim.data_out_0","cim_reg_2_1.in"],
          ["cim_reg_2_1.out","cim_reg_2_2.in"],
          ["cim.flush","io1in_reset.out"],
          ["lxx.flush","io1in_reset.out"],
          ["lxy.flush","io1in_reset.out"],
          ["lyy.flush","io1in_reset.out"],
          ["padded.flush","io1in_reset.out"],
          ["cim.stencil_valid","io1_valid.in"]
        ]
      }
    }
  }
}
}
