E:/iverilog/project/darksoul/rtl/core/if_id.v {1 {vlog -work work -vopt -stats=none E:/iverilog/project/darksoul/rtl/core/if_id.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module if_id

Top level modules:
	if_id

} {} {}} E:/iverilog/project/darksoul/tb/if_tb.v {1 {vlog -work work -vopt -stats=none E:/iverilog/project/darksoul/tb/if_tb.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module if_tb

Top level modules:
	if_tb

} {} {}} E:/iverilog/project/darksoul/rtl/utils/RAM.v {1 {vlog -work work -vopt -stats=none E:/iverilog/project/darksoul/rtl/utils/RAM.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} E:/iverilog/project/darksoul/rtl/core/IRAM.v {1 {vlog -work work -vopt -stats=none E:/iverilog/project/darksoul/rtl/core/IRAM.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module IRAM

Top level modules:
	IRAM

} {} {}} E:/iverilog/project/darksoul/rtl/core/if_stage.v {1 {vlog -work work -vopt -stats=none E:/iverilog/project/darksoul/rtl/core/if_stage.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module if_stage

Top level modules:
	if_stage

} {} {}}
