
---------- Begin Simulation Statistics ----------
final_tick                                 3872946000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67691052                       # Number of bytes of host memory used
host_seconds                                    41.53                       # Real time elapsed on the host
host_tick_rate                               93259570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.003873                       # Number of seconds simulated
sim_ticks                                  3872946000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   7995970                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5878898                       # number of cc regfile writes
system.cpu.committedInsts::0                  3810237                       # Number of Instructions Simulated
system.cpu.committedInsts::1                  3810237                       # Number of Instructions Simulated
system.cpu.committedInsts::total              7620474                       # Number of Instructions Simulated
system.cpu.committedOps::0                    6845422                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                    6845422                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total               13690844                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            2.032916                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.032916                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.016458                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    421727                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   232468                       # number of floating regfile writes
system.cpu.idleCycles                          128735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                65224                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                716916                       # Number of branches executed
system.cpu.iew.exec_branches::1                723859                       # Number of branches executed
system.cpu.iew.exec_branches::total           1440775                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.957208                       # Inst execution rate
system.cpu.iew.exec_refs::0                   1496195                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                   1497596                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total               2993791                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                  449791                       # Number of stores executed
system.cpu.iew.exec_stores::1                  450941                       # Number of stores executed
system.cpu.iew.exec_stores::total              900732                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2041228                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2119450                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1992                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               953327                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16019929                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0            1046404                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1            1046655                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total        2093059                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             99769                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15160327                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10244                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2706                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  59169                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21997                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            354                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        45135                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          20089                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                9579618                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                9652005                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total           19231623                       # num instructions consuming a value
system.cpu.iew.wb_count::0                    7494601                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                    7538221                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total               15032822                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.584669                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.583461                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.584063                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                5600910                       # num instructions producing a value
system.cpu.iew.wb_producers::1                5631573                       # num instructions producing a value
system.cpu.iew.wb_producers::total           11232483                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.967558                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.973189                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.940747                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                     7497079                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                     7543920                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                15040999                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 23609585                       # number of integer regfile reads
system.cpu.int_regfile_writes                12489459                       # number of integer regfile writes
system.cpu.ipc::0                            0.491904                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.491904                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.983808                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             90735      1.18%      1.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5860774     76.27%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  527      0.01%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 46335      0.60%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               11440      0.15%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1502      0.02%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8615      0.11%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                25626      0.33%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  182      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21823      0.28%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               21920      0.29%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1478      0.02%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             191      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             64      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              1      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1088405     14.16%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              429266      5.59%     99.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           47282      0.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          28303      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7684475                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass             96716      1.25%      1.25% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu               5900568     76.05%     77.30% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                  549      0.01%     77.31% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 47468      0.61%     77.92% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               12034      0.16%     78.07% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                1482      0.02%     78.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     78.09% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 8851      0.11%     78.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                25522      0.33%     78.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                  174      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                21897      0.28%     78.82% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               22203      0.29%     79.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               1665      0.02%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               5      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt             167      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult             56      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              1      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead              1106813     14.27%     93.40% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite              433084      5.58%     98.98% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           50445      0.65%     99.63% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite          28723      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                7758424                       # Type of FU issued
system.cpu.iq.FU_type::total                 15442899      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                  563126                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              922085                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       313704                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             478452                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  4397762                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                  2883865                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total              7281627                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.284776                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.186744                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.471519                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3999601     54.93%     54.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    380      0.01%     54.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  253818      3.49%     58.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 18015      0.25%     58.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1583      0.02%     58.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  13632      0.19%     58.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28211      0.39%     59.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    265      0.00%     59.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  26472      0.36%     59.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29519      0.41%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 2441      0.03%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 7      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               154      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 1      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               84      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2084032     28.62%     88.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                823412     11.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               28052478                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51014922                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14719118                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          17870904                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16017140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15442899                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2789                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2329074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             73899                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            143                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3225795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7617158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.027383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.944897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2668739     35.04%     35.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1149500     15.09%     50.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              713536      9.37%     59.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              753947      9.90%     69.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1280807     16.81%     86.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              850217     11.16%     97.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              177251      2.33%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               18621      0.24%     99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4540      0.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7617158                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.993689                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             22762                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13513                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1057079                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              477000                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads             21344                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores            16049                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads              1062371                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores              476327                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6158890                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1584                       # number of misc regfile writes
system.cpu.numCycles                          7745893                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  117                       # Number of system calls
system.cpu.workload1.numSyscalls                  117                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          128                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239429                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             33                       # Total number of snoops made to the snoop filter.
sim_insts                                     7620474                       # Number of instructions simulated
sim_ops                                      13690844                       # Number of ops (including micro ops) simulated
host_inst_rate                                 183492                       # Simulator instruction rate (inst/s)
host_op_rate                                   329659                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1787904                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1434811                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             73532                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               826685                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  785045                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.963015                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   80278                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                124                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           81257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              43646                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            37611                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         6466                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         2208917                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2646                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             57788                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7613993                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.798116                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.846095                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         4625522     60.75%     60.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          609672      8.01%     68.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          309405      4.06%     72.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          508904      6.68%     79.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          184228      2.42%     81.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          117610      1.54%     83.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          150950      1.98%     85.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          156628      2.06%     87.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          951074     12.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7613993                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0           3810237                       # Number of instructions committed
system.cpu.commit.instsCommitted::1           3810237                       # Number of instructions committed
system.cpu.commit.instsCommitted::total       7620474                       # Number of instructions committed
system.cpu.commit.opsCommitted::0             6845422                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1             6845422                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total        13690844                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                  1310433                       # Number of memory references committed
system.cpu.commit.memRefs::1                  1310433                       # Number of memory references committed
system.cpu.commit.memRefs::total              2620866                       # Number of memory references committed
system.cpu.commit.loads::0                     905312                       # Number of loads committed
system.cpu.commit.loads::1                     905312                       # Number of loads committed
system.cpu.commit.loads::total                1810624                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      354                       # Number of memory barriers committed
system.cpu.commit.membars::1                      354                       # Number of memory barriers committed
system.cpu.commit.membars::total                  708                       # Number of memory barriers committed
system.cpu.commit.branches::0                  679817                       # Number of branches committed
system.cpu.commit.branches::1                  679817                       # Number of branches committed
system.cpu.commit.branches::total             1359634                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  132636                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  132636                       # Number of committed floating point instructions.
system.cpu.commit.floating::total              265272                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                  6711682                       # Number of committed integer instructions.
system.cpu.commit.integer::1                  6711682                       # Number of committed integer instructions.
system.cpu.commit.integer::total             13423364                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              32403                       # Number of function calls committed.
system.cpu.commit.functionCalls::1              32403                       # Number of function calls committed.
system.cpu.commit.functionCalls::total          64806                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        65412      0.96%      0.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5345366     78.09%     79.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          484      0.01%     79.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        46057      0.67%     79.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         7566      0.11%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1408      0.02%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7892      0.12%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20535      0.30%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          174      0.00%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        18930      0.28%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        19572      0.29%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1377      0.02%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          157      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           52      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       878591     12.83%     93.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       380675      5.56%     99.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        26721      0.39%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        24446      0.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      6845422                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass        65412      0.96%      0.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu      5345366     78.09%     79.04% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult          484      0.01%     79.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        46057      0.67%     79.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd         7566      0.11%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt         1408      0.02%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         7892      0.12%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        20535      0.30%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp          174      0.00%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        18930      0.28%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        19572      0.29%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         1377      0.02%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            5      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt          157      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult           52      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead       878591     12.83%     93.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite       380675      5.56%     99.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        26721      0.39%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite        24446      0.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total      6845422                       # Class of committed instruction
system.cpu.commit.committedInstType::total     13690844      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples        951074                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2446337                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2446337                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2446337                       # number of overall hits
system.cpu.dcache.overall_hits::total         2446337                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       251765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         251765                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       251765                       # number of overall misses
system.cpu.dcache.overall_misses::total        251765                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9402193685                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9402193685                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9402193685                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9402193685                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2698102                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2698102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2698102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2698102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.093312                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093312                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.093312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093312                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37345.118205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37345.118205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37345.118205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37345.118205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       883424                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           10009                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.262963                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97959                       # number of writebacks
system.cpu.dcache.writebacks::total             97959                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       153685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       153685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       153685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       153685                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98080                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2942319185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2942319185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2942319185                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2942319185                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036351                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036351                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29999.176030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29999.176030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29999.176030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29999.176030                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2721                       # number of replacements
system.cpu.dcache.expired                       95238                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data      1654813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1654813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       232921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        232921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8758852500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8758852500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1887734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1887734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.123387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.123387                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37604.391618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37604.391618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       153649                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       153649                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        79272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79272                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2318471500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2318471500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29247.041831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29247.041831                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       791524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         791524                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    643341185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    643341185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       810368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       810368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34140.372798                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34140.372798                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18808                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    623847685                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    623847685                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023209                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33169.272916                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33169.272916                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           147.744317                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2544421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98072                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.944418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.744317                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.288563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.288563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21682888                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21682888                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2566401                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7025592                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3372505                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1217026                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  59169                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               742318                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 16545                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               16385032                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                315811                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2012880                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      901634                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        172961                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         11006                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              59121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        9970643                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1787904                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             908969                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       5050845                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   75416                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       4892                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                   3156420                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  8987                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     3562                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples             7617158                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.079058                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.854289                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                  2502240     32.85%     32.85% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                   2010479     26.39%     59.24% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                   3104439     40.76%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total               7617158                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples            7617158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.359798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.844953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3839934     50.41%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   329045      4.32%     54.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   300939      3.95%     58.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   606837      7.97%     66.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   602952      7.92%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   517126      6.79%     81.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   322975      4.24%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   490569      6.44%     92.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   606781      7.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7617158                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.230820                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.287217                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3131414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3131414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3131414                       # number of overall hits
system.cpu.icache.overall_hits::total         3131414                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        25005                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25005                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        25005                       # number of overall misses
system.cpu.icache.overall_misses::total         25005                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    839128000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    839128000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    839128000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    839128000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3156419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3156419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3156419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3156419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007922                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33558.408318                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33558.408318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33558.408318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33558.408318                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    18.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21435                       # number of writebacks
system.cpu.icache.writebacks::total             21435                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3050                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3050                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3050                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3050                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        21955                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21955                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21955                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21955                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    701700500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    701700500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    701700500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    701700500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006956                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31960.851742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31960.851742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31960.851742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31960.851742                       # average overall mshr miss latency
system.cpu.icache.replacements                  21435                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst      3131414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3131414                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        25005                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25005                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    839128000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    839128000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3156419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3156419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33558.408318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33558.408318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3050                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3050                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    701700500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    701700500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31960.851742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31960.851742                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.376487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3153369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21955                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            143.628741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.376487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25273307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25273307                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3160580                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         19078                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       51754                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  151767                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  124                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 149                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  71878                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4482                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                       57754                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  157059                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   95                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 205                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  71206                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   4777                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3872946000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  59169                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3363212                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5717166                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          49169                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3818468                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1233509                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               16112684                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 88521                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0              14913                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1              12592                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total          27505                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0              166125                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1              138358                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total          304483                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                3597                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                6460                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total           10057                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0              131810                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1              127706                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total          259516                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0       282298                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1       142511                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total       424809                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            20057196                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    40775169                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 25095730                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    526799                       # Number of floating rename lookups
system.cpu.rename.committedMaps              17161854                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2895331                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1652                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1606                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2428832                       # count of insts added to the skid buffer
system.cpu.rob.reads                         87666466                       # The number of ROB reads
system.cpu.rob.writes                        32112917                       # The number of ROB writes
system.cpu.thread21860.numInsts               3810237                       # Number of Instructions committed
system.cpu.thread21860.numOps                 6845422                       # Number of Ops committed
system.cpu.thread21860.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                13688                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                67505                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81193                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               13688                       # number of overall hits
system.l2.overall_hits::.cpu.data               67505                       # number of overall hits
system.l2.overall_hits::total                   81193                       # number of overall hits
system.l2.demand_misses::.cpu.inst               8249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              30567                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38816                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              8249                       # number of overall misses
system.l2.overall_misses::.cpu.data             30567                       # number of overall misses
system.l2.overall_misses::total                 38816                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    588503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2259024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2847527500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    588503000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2259024500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2847527500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            21937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            98072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120009                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           21937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           98072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120009                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.376031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.311679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.323442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.376031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.311679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.323442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71342.344527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73904.030490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73359.632626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71342.344527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73904.030490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73359.632626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        11                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 341                       # number of writebacks
system.l2.writebacks::total                       341                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          8249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         30560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         8249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        30560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        10679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49488                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    539009000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2075360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2614369000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    539009000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2075360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    739130103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3353499103                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.376031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.311608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.323384                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.376031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.311608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.412369                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65342.344527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67910.994764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67365.018424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65342.344527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67910.994764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69213.419140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67763.884235                       # average overall mshr miss latency
system.l2.replacements                           1342                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks        43370                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43370                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        75963                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            75963                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        75963                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        75963                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        10679                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          10679                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    739130103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    739130103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69213.419140                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69213.419140                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             11987                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11987                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            6820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6820                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    498980000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     498980000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.362631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.362631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73164.222874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73164.222874                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         6820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    458060000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    458060000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.362631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.362631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67164.222874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67164.222874                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          13688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         8249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    588503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    588503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        21937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.376031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.376031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71342.344527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71342.344527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         8249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    539009000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    539009000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.376031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.376031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65342.344527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65342.344527                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         55518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             55518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        23747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1760044500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1760044500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        79265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         79265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.299590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.299590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74116.498926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74116.498926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        23740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23740                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1617300000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1617300000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.299502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.299502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68125.526537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68125.526537                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   10977                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               10977                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2295                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26631.565054                       # Cycle average of tags in use
system.l2.tags.total_refs                      250022                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49521                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.048808                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.010083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3140.607638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18259.188464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  5226.758870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.047922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.278613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.079754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.406365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         10386                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         37793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         9967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32116                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.158478                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.576675                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3879121                       # Number of tag accesses
system.l2.tags.data_accesses                  3879121                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples       173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      4114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples     15298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples      5312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002191729652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              50190                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               119                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      24764                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       175                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    24764                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     175                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    40                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     16.86                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                24764                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 175                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  17409                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3723                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1565                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1162                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    624                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    170                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean   3528.714286                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   583.801845                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  8356.236966                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511            4     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            2     28.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22016-22527            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            7                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            7                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   2560                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                1584896                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               11200                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   409.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     2.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                   3872796000                       # Total gap between requests
system.mem_ctrls0.avgGap                    155290.75                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       263296                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data       979072                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher       339968                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks         8064                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 67983390.421658352017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 252797741.047770887613                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 87780206.592087775469                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 2082135.924435817171                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         4114                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data        15338                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher         5312                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks          175                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst    114202861                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    443305620                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher    160091917                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks  54980635704                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     27759.57                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     28902.44                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     30137.79                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 314175061.17                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       263296                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data       981632                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher       339968                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      1584896                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       263296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       263296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks        11200                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total        11200                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         4114                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data        15338                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher         5312                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total         24764                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks          175                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total          175                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     67983390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    253458737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher     87780207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       409222334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     67983390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     67983390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks      2891855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total        2891855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks      2891855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     67983390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    253458737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher     87780207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      412114189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts               24724                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                126                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0          762                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          655                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2          609                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3          651                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4          817                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          904                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6          930                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7          925                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8          985                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         1125                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10          992                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11          953                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          955                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          753                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          760                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          705                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          691                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          785                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18          694                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19          704                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          668                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21          781                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22          545                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          853                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          792                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25          872                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26          596                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27          616                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28          637                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29          714                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30          660                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31          635                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            4                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5            6                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6           10                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7           11                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8           10                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9           27                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            1                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            8                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            3                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21           15                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23            8                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            1                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28           13                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            3                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat              285128190                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             82380368                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat         717600398                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               11532.45                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          29024.45                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              18109                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                84                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           73.24                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          66.67                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples         6650                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   238.975038                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   136.497552                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   299.498776                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         3462     52.06%     52.06% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255         1407     21.16%     73.22% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383          481      7.23%     80.45% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511          234      3.52%     83.97% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          194      2.92%     86.89% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          116      1.74%     88.63% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           82      1.23%     89.86% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           79      1.19%     91.05% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          595      8.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total         6650                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              1582336                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten              8064                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             408.561338                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW               2.082136                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.14                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              73.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   10572569.280000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   14039509.948800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  56705356.780800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 315713.664000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 688532680.718403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 2850984757.756795                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 337672013.145600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 3958822601.294402                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1022.173457                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    502146452                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    173950000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   3196849548                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   10188962.784000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   13533656.371200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  47291619.782400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 157856.832000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 688532680.718403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 2752431654.772800                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 413396431.257600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 3925532862.518404                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1013.578000                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    618870901                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF    173950000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   3080125099                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples       166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      4135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples     15189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples      5367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002005049652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              50045                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               102                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      24724                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       166                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    24724                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     166                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    33                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.33                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     17.97                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                24724                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 166                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  17140                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3711                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1597                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1195                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    760                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    191                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean   4095.500000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   802.666776                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  8952.484097                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511            3     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            2     33.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22016-22527            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            6                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            6                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   2112                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                1582336                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               10624                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   408.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     2.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                   3872784000                       # Total gap between requests
system.mem_ctrls1.avgGap                    155595.98                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       264640                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data       972096                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher       343488                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks         6912                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 68330413.075730979443                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 250996528.224251002073                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 88689075.447992309928                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 1784687.935230700299                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         4135                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data        15222                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher         5367                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks          166                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst    115893887                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    456080693                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher    161182185                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks  52717881215                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28027.54                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     29961.94                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     30032.08                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 317577597.68                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       264640                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data       974208                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher       343488                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      1582336                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       264640                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       264640                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks        10624                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total        10624                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         4135                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data        15222                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher         5367                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total         24724                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks          166                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total          166                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     68330413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    251541850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher     88689075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       408561338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     68330413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     68330413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks      2743131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total        2743131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks      2743131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     68330413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    251541850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher     88689075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      411304470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts               24691                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                108                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0          760                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          668                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2          605                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3          638                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4          819                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          903                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6          928                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7          915                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8          969                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         1138                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10          982                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11          963                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          959                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          762                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          758                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          677                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          687                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          787                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          689                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19          719                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          670                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          776                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22          548                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          857                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24          775                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25          863                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26          602                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27          620                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28          635                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29          723                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30          652                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31          644                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            4                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7           10                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            6                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9           15                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            3                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            5                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12           12                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            2                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21            5                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23           16                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            5                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28           13                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            4                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat              301261793                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             82270412                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat         733156765                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               12201.28                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          29693.28                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              18065                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                66                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           73.16                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          61.11                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples         6662                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   238.064245                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   135.659635                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   299.439812                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         3516     52.78%     52.78% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255         1394     20.92%     73.70% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383          437      6.56%     80.26% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511          287      4.31%     84.57% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          149      2.24%     86.81% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          117      1.76%     88.56% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           92      1.38%     89.94% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           76      1.14%     91.08% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          594      8.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total         6662                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              1580224                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten              6912                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             408.016017                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW               1.784688                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.13                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              73.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   10581925.536000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   14056095.312000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  56549723.059200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 221751.264000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 688532680.718403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 2927232750.355199                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 279085984.934400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 3976260911.179198                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1026.676053                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    412530191                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    173950000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   3286465809                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   10213912.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   13566827.097600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  47308445.049600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 184166.304000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 688532680.718403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 2812255663.593599                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 367429961.203200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 3939491656.766397                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1017.182180                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    548335813                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF    173950000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   3150660187                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              42668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          341                       # Transaction distribution
system.membus.trans_dist::CleanEvict              968                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6820                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6820                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         42668                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port        50184                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port        50101                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       100285                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 100285                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port      1596096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port      1592960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3189056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3189056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49488                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            32672600                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer5.occupancy            32511542                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          262693292                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            101220                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        76024                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1001                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            17142                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18807                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21955                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        79265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65327                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       294119                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                359446                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2775808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12545984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               15321792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           18502                       # Total snoops (count)
system.tol2bus.snoopTraffic                     22976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           138519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001162                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034073                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 138358     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    161      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             138519                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3872946000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          239108500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32982400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         147130962                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
