<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1055" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1055{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1055{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1055{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1055{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1055{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.53px;}
#t6_1055{left:96px;bottom:1017px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t7_1055{left:96px;bottom:986px;}
#t8_1055{left:124px;bottom:986px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_1055{left:96px;bottom:959px;}
#ta_1055{left:124px;bottom:959px;letter-spacing:0.14px;word-spacing:-0.5px;}
#tb_1055{left:96px;bottom:931px;}
#tc_1055{left:124px;bottom:931px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_1055{left:96px;bottom:904px;}
#te_1055{left:124px;bottom:904px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tf_1055{left:96px;bottom:869px;letter-spacing:0.11px;word-spacing:-0.84px;}
#tg_1055{left:96px;bottom:847px;letter-spacing:0.13px;word-spacing:-0.47px;}
#th_1055{left:96px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.4px;}
#ti_1055{left:96px;bottom:791px;letter-spacing:0.11px;word-spacing:-0.73px;}
#tj_1055{left:96px;bottom:769px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tk_1055{left:96px;bottom:734px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tl_1055{left:96px;bottom:713px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tm_1055{left:96px;bottom:691px;letter-spacing:0.12px;word-spacing:-0.68px;}
#tn_1055{left:96px;bottom:670px;letter-spacing:0.11px;word-spacing:-0.46px;}
#to_1055{left:96px;bottom:649px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tp_1055{left:96px;bottom:627px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tq_1055{left:96px;bottom:592px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tr_1055{left:96px;bottom:571px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ts_1055{left:96px;bottom:549px;letter-spacing:0.06px;word-spacing:-0.35px;}
#tt_1055{left:96px;bottom:510px;letter-spacing:0.14px;}
#tu_1055{left:168px;bottom:510px;letter-spacing:0.16px;word-spacing:0.05px;}
#tv_1055{left:96px;bottom:474px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tw_1055{left:96px;bottom:453px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_1055{left:96px;bottom:432px;letter-spacing:0.09px;word-spacing:-0.45px;}
#ty_1055{left:96px;bottom:410px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_1055{left:96px;bottom:380px;}
#t10_1055{left:124px;bottom:380px;letter-spacing:0.08px;word-spacing:-0.45px;}
#t11_1055{left:96px;bottom:352px;}
#t12_1055{left:124px;bottom:352px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t13_1055{left:96px;bottom:325px;}
#t14_1055{left:124px;bottom:325px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t15_1055{left:96px;bottom:297px;}
#t16_1055{left:124px;bottom:297px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t17_1055{left:96px;bottom:270px;}
#t18_1055{left:124px;bottom:270px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t19_1055{left:96px;bottom:242px;}
#t1a_1055{left:124px;bottom:242px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1b_1055{left:96px;bottom:215px;}
#t1c_1055{left:124px;bottom:215px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1d_1055{left:96px;bottom:180px;letter-spacing:0.13px;word-spacing:-1px;}
#t1e_1055{left:96px;bottom:158px;letter-spacing:0.12px;word-spacing:-1.11px;}
#t1f_1055{left:96px;bottom:137px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t1g_1055{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1055{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1055{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1055{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1055{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1055{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1055{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1055{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1055" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1055Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1055" style="-webkit-user-select: none;"><object width="935" height="1210" data="1055/1055.svg" type="image/svg+xml" id="pdf1055" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1055" class="t s1_1055">Secure Virtual Machine </span><span id="t2_1055" class="t s2_1055">600 </span>
<span id="t3_1055" class="t s3_1055">24593—Rev. 3.41—June 2023 </span><span id="t4_1055" class="t s3_1055">AMD64 Technology </span>
<span id="t5_1055" class="t s4_1055">Pointer. Also, the VMRUN instruction will perform the following actions in addition to the standard </span>
<span id="t6_1055" class="t s4_1055">VMRUN behavior: </span>
<span id="t7_1055" class="t s5_1055">• </span><span id="t8_1055" class="t s4_1055">Calculate a checksum over guest state to verify integrity </span>
<span id="t9_1055" class="t s5_1055">• </span><span id="ta_1055" class="t s4_1055">Perform a VMLOAD to load additional guest register state </span>
<span id="tb_1055" class="t s5_1055">• </span><span id="tc_1055" class="t s4_1055">Load guest GPR state </span>
<span id="td_1055" class="t s5_1055">• </span><span id="te_1055" class="t s4_1055">Load guest FPU state </span>
<span id="tf_1055" class="t s4_1055">When a guest has SEV-ES enabled, the encrypted VM state save area definition is expanded to include </span>
<span id="tg_1055" class="t s4_1055">all GPR and FPU state (see Appendix B). If any part of the VMRUN flow faults or if the integrity </span>
<span id="th_1055" class="t s4_1055">checksum fails to match, a #VMEXIT(VMEXIT_INVALID) is generated. </span>
<span id="ti_1055" class="t s4_1055">Note that if SEV-ES is enabled, the VMRUN instruction ignores bits 10:5 of the VMCB clean bits and </span>
<span id="tj_1055" class="t s4_1055">always reloads the full guest state. </span>
<span id="tk_1055" class="t s4_1055">Also note that for SEV-ES guests, while the full guest state is loaded on VMRUN only the minimal </span>
<span id="tl_1055" class="t s4_1055">hypervisor state defined by the legacy VMRUN instruction (see Section 15.5.1) is saved to the host </span>
<span id="tm_1055" class="t s4_1055">save area. The hypervisor itself should save its desired additional segment state and GPR values to the </span>
<span id="tn_1055" class="t s4_1055">host save area since these values will be restored by hardware on a subsequent VMEXIT. Hardware </span>
<span id="to_1055" class="t s4_1055">does not automatically save host state such as FS, STAR, or GPR values from the hypervisor on a </span>
<span id="tp_1055" class="t s4_1055">VMRUN. See Appendix B for a detailed breakdown of each piece of VMCB state. </span>
<span id="tq_1055" class="t s4_1055">Finally, note that event injection for SEV-ES guests is restricted. Software interrupts and exception </span>
<span id="tr_1055" class="t s4_1055">vectors 3 and 4 may not be injected. If this is attempted, the VMRUN will fail with a </span>
<span id="ts_1055" class="t s4_1055">VMEXIT_INVALID error code. </span>
<span id="tt_1055" class="t s6_1055">15.35.9 </span><span id="tu_1055" class="t s6_1055">Automatic Exits </span>
<span id="tv_1055" class="t s4_1055">When an automatic exit event occurs while an SEV-ES enabled guest is executing, hardware </span>
<span id="tw_1055" class="t s4_1055">automatically saves guest state to the encrypted save state area and restores hypervisor state from the </span>
<span id="tx_1055" class="t s4_1055">host save area. Specifically, in addition to the standard state saved/restored by the VMEXIT flow, </span>
<span id="ty_1055" class="t s4_1055">hardware will also perform the following steps: </span>
<span id="tz_1055" class="t s5_1055">• </span><span id="t10_1055" class="t s4_1055">Perform a VMSAVE to save additional guest register state </span>
<span id="t11_1055" class="t s5_1055">• </span><span id="t12_1055" class="t s4_1055">Save guest GPR state </span>
<span id="t13_1055" class="t s5_1055">• </span><span id="t14_1055" class="t s4_1055">Save guest FPU state </span>
<span id="t15_1055" class="t s5_1055">• </span><span id="t16_1055" class="t s4_1055">Calculate and store a checksum over the guest state for use in a subsequent VMRUN </span>
<span id="t17_1055" class="t s5_1055">• </span><span id="t18_1055" class="t s4_1055">Perform a VMLOAD to load additional host register state </span>
<span id="t19_1055" class="t s5_1055">• </span><span id="t1a_1055" class="t s4_1055">Load host GPR state </span>
<span id="t1b_1055" class="t s5_1055">• </span><span id="t1c_1055" class="t s4_1055">Re-initialize FPU state to their reset values </span>
<span id="t1d_1055" class="t s4_1055">The loading of host GPR state from the host save area is done using the format of the expanded VMCB </span>
<span id="t1e_1055" class="t s4_1055">described in Appendix B. All register state is either loaded from this location or re-initialized to default </span>
<span id="t1f_1055" class="t s4_1055">values so no guest register state is visible to the hypervisor. </span>
<span id="t1g_1055" class="t s7_1055">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
