Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 25 18:00:56 2020
| Host         : DESKTOP-RQKI1H5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Master_control_sets_placed.rpt
| Design       : Master
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |              19 |            7 |
| No           | Yes                   | No                     |              21 |            7 |
| Yes          | No                    | No                     |              43 |           16 |
| Yes          | No                    | Yes                    |              29 |           17 |
| Yes          | Yes                   | No                     |              43 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------+------------------------------+------------------+----------------+
|       Clock Signal       |                   Enable Signal                   |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/o_SPI_MOSI_i_1_n_0            | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/o_RX_DV5_out                  | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/p_0_in[5]                     | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/p_0_in[4]                     | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/p_0_in[1]                     | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/p_0_in[6]                     | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/p_0_in[3]                     | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/p_0_in[2]                     | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/p_0_in[7]                     | btnC_IBUF                    |                1 |              1 |
|  clk_IBUF_BUFG           | num_disp/temp_disp_val_0                          |                              |                1 |              4 |
|  clk_IBUF_BUFG           | r_Master_TX_DV_reg_n_0                            | btnC_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/r_CS_Inactive_Count_reg[2][0] | btnC_IBUF                    |                2 |              4 |
|  clk_IBUF_BUFG           | num_disp/r_disp_1                                 | num_disp/r_disp_1[6]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG           | num_disp/r_disp_2                                 | num_disp/r_disp_2[6]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG           | num_disp/r_disp_3                                 | num_disp/r_disp_3[6]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/r_SPI_Clk_Edges[4]_i_1_n_0    | btnC_IBUF                    |                2 |              5 |
|  clk_IBUF_BUFG           | num_disp/r_disp_4                                 | num_disp/r_disp_4[6]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/E[0]                          | SPI/SPI_Master_Inst/SR[0]    |                3 |              6 |
|  clk_IBUF_BUFG           | num_disp/r_seg                                    |                              |                3 |              7 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/r_SPI_Clk_Count[6]_i_1_n_0    | btnC_IBUF                    |                3 |              7 |
|  SPI/SPI_Master_Inst/CLK | SPI/o_RX_Count_reg[0]_1[0]                        |                              |                1 |              8 |
|  SPI/SPI_Master_Inst/CLK | SPI/o_RX_Count_reg[0]_0[0]                        |                              |                3 |              8 |
|  clk_IBUF_BUFG           |                                                   | num_disp/r_seg               |                3 |             10 |
|  clk_IBUF_BUFG           |                                                   | num_disp/delay[20]_i_1_n_0   |                4 |             11 |
|  clk_IBUF_BUFG           | num_disp/r_input_num_1                            |                              |                8 |             16 |
|  clk_IBUF_BUFG           | SPI/SPI_Master_Inst/r_hold_cs                     | SPI/o_RX_Count_reg[1]_0      |                4 |             16 |
|  clk_IBUF_BUFG           |                                                   | btnC_IBUF                    |                7 |             19 |
|  clk_IBUF_BUFG           |                                                   |                              |                9 |             22 |
+--------------------------+---------------------------------------------------+------------------------------+------------------+----------------+


