<?xml version="1.0" encoding="UTF-8" ?>
<device>
    <name>Espressif</name>
    <peripherals>
        <peripheral>
            <name>SDMMC</name>
            <baseAddress>0x3ff68000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>MCPWM</name>
            <baseAddress>0x0</baseAddress>
            <registers>
                <register>
                    <name>MCPWM_CLK_CFG</name>
                    <addressOffset>0x0</addressOffset>
                    <description>MCPWM_CLK_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CLK_PRESCALE</name>
                            <description>Period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER0_CFG0</name>
                    <addressOffset>0x4</addressOffset>
                    <description>MCPWM_TIMER0_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER0_PERIOD_UPMETHOD</name>
                            <description>Update method for active reg of PWM timer0 period  0: immediate  1: TEZ  2: sync  3: TEZ or sync. TEZ here and below means timer equal zero event</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_PERIOD</name>
                            <description>Period shadow reg of PWM timer0</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_PRESCALE</name>
                            <description>Period of PT0_clk = Period of PWM_clk * (PWM_TIMER0_PRESCALE + 1)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER0_CFG1</name>
                    <addressOffset>0x8</addressOffset>
                    <description>MCPWM_TIMER0_CFG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER0_MOD</name>
                            <description>PWM timer0 working mode  0: freeze  1: increase mod  2: decrease mod  3: up-down mod</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_START</name>
                            <description>PWM timer0 start and stop control. 0: stop @ TEZ  1: stop @ TEP  2: free run  3: start and stop @ next TEZ  4: start and stop @ next TEP. TEP here and below means timer equal period event</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER0_SYNC</name>
                    <addressOffset>0xc</addressOffset>
                    <description>MCPWM_TIMER0_SYNC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER0_PHASE</name>
                            <description>Phase for timer reload on sync event</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>17</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_SYNCO_SEL</name>
                            <description>PWM timer0 synco selection  0: synci  1: TEZ  2: TEP  else 0</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_SYNC_SW</name>
                            <description>Toggling this bit will trigger a software sync</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_SYNCI_EN</name>
                            <description>When set   timer reload with phase on sync input event is enabled</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER0_STATUS</name>
                    <addressOffset>0x10</addressOffset>
                    <description>MCPWM_TIMER0_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER0_DIRECTION</name>
                            <description>Current PWM timer0 counter direction  0: increment 1: decrement</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_VALUE</name>
                            <description>Current PWM timer0 counter value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER1_CFG0</name>
                    <addressOffset>0x14</addressOffset>
                    <description>MCPWM_TIMER1_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER1_PERIOD_UPMETHOD</name>
                            <description>Update method for active reg of PWM timer1 period  0: immediate  1: TEZ  2: sync  3: TEZ or sync</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_PERIOD</name>
                            <description>Period shadow reg of PWM timer1</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_PRESCALE</name>
                            <description>Period of PT1_clk = Period of PWM_clk * (PWM_TIMER1_PRESCALE + 1)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER1_CFG1</name>
                    <addressOffset>0x18</addressOffset>
                    <description>MCPWM_TIMER1_CFG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER1_MOD</name>
                            <description>PWM timer1 working mode  0: freeze  1: increase mod  2: decrease mod  3: up-down mod</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_START</name>
                            <description>PWM timer1 start and stop control. 0: stop @ TEZ  1: stop @ TEP  2: free run  3: start and stop @ next TEZ  4: start and stop @ next TEP.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER1_SYNC</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>MCPWM_TIMER1_SYNC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER1_PHASE</name>
                            <description>Phase for timer reload on sync event</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>17</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_SYNCO_SEL</name>
                            <description>PWM timer1 synco selection  0: synci  1: TEZ  2: TEP  else 0</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_SYNC_SW</name>
                            <description>Toggling this bit will trigger a software sync</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_SYNCI_EN</name>
                            <description>When set   timer reload with phase on sync input event is enabled</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER1_STATUS</name>
                    <addressOffset>0x20</addressOffset>
                    <description>MCPWM_TIMER1_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER1_DIRECTION</name>
                            <description>Current PWM timer1 counter direction  0: increment 1: decrement</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_VALUE</name>
                            <description>Current PWM timer1 counter value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER2_CFG0</name>
                    <addressOffset>0x24</addressOffset>
                    <description>MCPWM_TIMER2_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER2_PERIOD_UPMETHOD</name>
                            <description>Update method for active reg of PWM timer2 period  0: immediate  1: TEZ  2: sync  3: TEZ or sync</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_PERIOD</name>
                            <description>Period shadow reg of PWM timer2</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_PRESCALE</name>
                            <description>Period of PT2_clk = Period of PWM_clk * (PWM_TIMER2_PRESCALE + 1)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER2_CFG1</name>
                    <addressOffset>0x28</addressOffset>
                    <description>MCPWM_TIMER2_CFG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER2_MOD</name>
                            <description>PWM timer2 working mode  0: freeze  1: increase mod  2: decrease mod  3: up-down mod</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_START</name>
                            <description>PWM timer2 start and stop control. 0: stop @ TEZ  1: stop @ TEP  2: free run  3: start and stop @ next TEZ  4: start and stop @ next TEP.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER2_SYNC</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>MCPWM_TIMER2_SYNC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER2_PHASE</name>
                            <description>Phase for timer reload on sync event</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>17</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_SYNCO_SEL</name>
                            <description>PWM timer2 synco selection  0: synci  1: TEZ  2: TEP  else 0</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_SYNC_SW</name>
                            <description>Toggling this bit will trigger a software sync</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_SYNCI_EN</name>
                            <description>When set   timer reload with phase on sync input event is enabled</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER2_STATUS</name>
                    <addressOffset>0x30</addressOffset>
                    <description>MCPWM_TIMER2_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_TIMER2_DIRECTION</name>
                            <description>Current PWM timer2 counter direction  0: increment 1: decrement</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_VALUE</name>
                            <description>Current PWM timer2 counter value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_TIMER_SYNCI_CFG</name>
                    <addressOffset>0x34</addressOffset>
                    <description>MCPWM_TIMER_SYNCI_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_EXTERNAL_SYNCI2_INVERT</name>
                            <description>Onvert SYNC2 from GPIO matrix</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_EXTERNAL_SYNCI1_INVERT</name>
                            <description>Invert SYNC1 from GPIO matrix</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_EXTERNAL_SYNCI0_INVERT</name>
                            <description>Invert SYNC0 from GPIO matrix</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_SYNCISEL</name>
                            <description>Select sync input for PWM timer2  1: PWM timer0 synco  2: PWM timer1 synco  3: PWM timer2 synco  4: SYNC0 from GPIO matrix  5: SYNC1 from GPIO matrix  6: SYNC2 from GPIO matrix  other values: no sync input selected</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_SYNCISEL</name>
                            <description>Select sync input for PWM timer1  1: PWM timer0 synco  2: PWM timer1 synco  3: PWM timer2 synco  4: SYNC0 from GPIO matrix  5: SYNC1 from GPIO matrix  6: SYNC2 from GPIO matrix  other values: no sync input selected</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_SYNCISEL</name>
                            <description>Select sync input for PWM timer0  1: PWM timer0 synco  2: PWM timer1 synco  3: PWM timer2 synco  4: SYNC0 from GPIO matrix  5: SYNC1 from GPIO matrix  6: SYNC2 from GPIO matrix  other values: no sync input selected</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_OPERATOR_TIMERSEL</name>
                    <addressOffset>0x38</addressOffset>
                    <description>MCPWM_OPERATOR_TIMERSEL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_OPERATOR2_TIMERSEL</name>
                            <description>Select which PWM timer's is the timing reference for PWM operator2  0: timer0  1: timer1  2: timer2</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OPERATOR1_TIMERSEL</name>
                            <description>Select which PWM timer's is the timing reference for PWM operator1  0: timer0  1: timer1  2: timer2</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OPERATOR0_TIMERSEL</name>
                            <description>Select which PWM timer's is the timing reference for PWM operator0  0: timer0  1: timer1  2: timer2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN0_STMP_CFG</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>MCPWM_GEN0_STMP_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN0_B_SHDW_FULL</name>
                            <description>Set and reset by hardware. If set  PWM generator 0 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared  B's active reg has been updated with shadow reg latest value</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_SHDW_FULL</name>
                            <description>Set and reset by hardware. If set  PWM generator 0 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared  A's active reg has been updated with shadow reg latest value</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_UPMETHOD</name>
                            <description>Update method for PWM generator 0 time stamp B's active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_UPMETHOD</name>
                            <description>Update method for PWM generator 0 time stamp A's active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN0_TSTMP_A</name>
                    <addressOffset>0x40</addressOffset>
                    <description>MCPWM_GEN0_TSTMP_A</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN0_A</name>
                            <description>PWM generator 0 time stamp A's shadow reg</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN0_TSTMP_B</name>
                    <addressOffset>0x44</addressOffset>
                    <description>MCPWM_GEN0_TSTMP_B</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN0_B</name>
                            <description>PWM generator 0 time stamp B's shadow reg</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN0_CFG0</name>
                    <addressOffset>0x48</addressOffset>
                    <description>MCPWM_GEN0_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN0_T1_SEL</name>
                            <description>Source selection for PWM generator 0 event_t1  take effect immediately  0: fault_event0  1: fault_event1  2: fault_event2  3: sync_taken  4: none</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_T0_SEL</name>
                            <description>Source selection for PWM generator 0 event_t0  take effect immediately  0: fault_event0  1: fault_event1  2: fault_event2  3: sync_taken  4: none</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_CFG_UPMETHOD</name>
                            <description>Update method for PWM generator 0's active reg of configuration. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync. bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN0_FORCE</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>MCPWM_GEN0_FORCE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN0_B_NCIFORCE_MODE</name>
                            <description>Non-continuous immediate software force mode for PWM0B  0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_NCIFORCE</name>
                            <description>Non-continuous immediate software force trigger for PWM0B  a toggle will trigger a force event</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_NCIFORCE_MODE</name>
                            <description>Non-continuous immediate software force mode for PWM0A  0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_NCIFORCE</name>
                            <description>Non-continuous immediate software force trigger for PWM0A  a toggle will trigger a force event</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_CNTUFORCE_MODE</name>
                            <description>Continuous software force mode for PWM0B. 0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_CNTUFORCE_MODE</name>
                            <description>Continuous software force mode for PWM0A. 0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_CNTUFORCE_UPMETHOD</name>
                            <description>Update method for continuous software force of PWM generator0. 0: immediate  bit0: TEZ  bit1: TEP  bit2: TEA  bit3: TEB  bit4: sync  bit5: disable update. (TEA/B here and below means an event generated when timer value equals A/B register)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN0_A</name>
                    <addressOffset>0x50</addressOffset>
                    <description>MCPWM_GEN0_A</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN0_A_DT1</name>
                            <description>Action on PWM0A triggered by event_t1 when timer decreasing. 0: no change  1: low  2: high  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_DT0</name>
                            <description>Action on PWM0A triggered by event_t0 when timer decreasing</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_DTEB</name>
                            <description>Action on PWM0A triggered by event TEB when timer decreasing</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_DTEA</name>
                            <description>Action on PWM0A triggered by event TEA when timer decreasing</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_DTEP</name>
                            <description>Action on PWM0A triggered by event TEP when timer decreasing</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_DTEZ</name>
                            <description>Action on PWM0A triggered by event TEZ when timer decreasing</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_UT1</name>
                            <description>Action on PWM0A triggered by event_t1 when timer increasing</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_UT0</name>
                            <description>Action on PWM0A triggered by event_t0 when timer increasing</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_UTEB</name>
                            <description>Action on PWM0A triggered by event TEB when timer increasing</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_UTEA</name>
                            <description>Action on PWM0A triggered by event TEA when timer increasing</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_UTEP</name>
                            <description>Action on PWM0A triggered by event TEP when timer increasing</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_A_UTEZ</name>
                            <description>Action on PWM0A triggered by event TEZ when timer increasing</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN0_B</name>
                    <addressOffset>0x54</addressOffset>
                    <description>MCPWM_GEN0_B</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN0_B_DT1</name>
                            <description>Action on PWM0B triggered by event_t1 when timer decreasing. 0: no change  1: low  2: high  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_DT0</name>
                            <description>Action on PWM0B triggered by event_t0 when timer decreasing</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_DTEB</name>
                            <description>Action on PWM0B triggered by event TEB when timer decreasing</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_DTEA</name>
                            <description>Action on PWM0B triggered by event TEA when timer decreasing</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_DTEP</name>
                            <description>Action on PWM0B triggered by event TEP when timer decreasing</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_DTEZ</name>
                            <description>Action on PWM0B triggered by event TEZ when timer decreasing</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_UT1</name>
                            <description>Action on PWM0B triggered by event_t1 when timer increasing</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_UT0</name>
                            <description>Action on PWM0B triggered by event_t0 when timer increasing</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_UTEB</name>
                            <description>Action on PWM0B triggered by event TEB when timer increasing</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_UTEA</name>
                            <description>Action on PWM0B triggered by event TEA when timer increasing</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_UTEP</name>
                            <description>Action on PWM0B triggered by event TEP when timer increasing</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN0_B_UTEZ</name>
                            <description>Action on PWM0B triggered by event TEZ when timer increasing</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT0_CFG</name>
                    <addressOffset>0x58</addressOffset>
                    <description>MCPWM_DT0_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT0_CLK_SEL</name>
                            <description>Dead time generator 0 clock selection. 0: PWM_clk  1: PT_clk</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_B_OUTBYPASS</name>
                            <description>S0 in documentation</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_A_OUTBYPASS</name>
                            <description>S1 in documentation</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_FED_OUTINVERT</name>
                            <description>S3 in documentation</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_RED_OUTINVERT</name>
                            <description>S2 in documentation</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_FED_INSEL</name>
                            <description>S5 in documentation</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_RED_INSEL</name>
                            <description>S4 in documentation</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_B_OUTSWAP</name>
                            <description>S7 in documentation</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_A_OUTSWAP</name>
                            <description>S6 in documentation</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_DEB_MODE</name>
                            <description>S8 in documentation  dual-edge B mode  0: FED/RED take effect on different path separately  1: FED/RED take effect on B path  A out is in bypass or normal operation mode</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_RED_UPMETHOD</name>
                            <description>Update method for RED (rising edge delay) active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT0_FED_UPMETHOD</name>
                            <description>Update method for FED (falling edge delay) active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT0_FED_CFG</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>MCPWM_DT0_FED_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT0_FED</name>
                            <description>Shadow reg for FED</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT0_RED_CFG</name>
                    <addressOffset>0x60</addressOffset>
                    <description>MCPWM_DT0_RED_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT0_RED</name>
                            <description>Shadow reg for RED</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CARRIER0_CFG</name>
                    <addressOffset>0x64</addressOffset>
                    <description>MCPWM_CARRIER0_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CARRIER0_IN_INVERT</name>
                            <description>When set  invert the input of PWM0A and PWM0B for this submodule</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER0_OUT_INVERT</name>
                            <description>When set  invert the output of PWM0A and PWM0B for this submodule</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER0_OSHWTH</name>
                            <description>Width of the fist pulse in number of periods of the carrier</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER0_DUTY</name>
                            <description>Carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER0_PRESCALE</name>
                            <description>PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER0_PRESCALE + 1)</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER0_EN</name>
                            <description>When set  carrier0 function is enabled. When cleared  carrier0 is bypassed</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH0_CFG0</name>
                    <addressOffset>0x68</addressOffset>
                    <description>MCPWM_FH0_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH0_B_OST_U</name>
                            <description>One-shot mode action on PWM0B when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_B_OST_D</name>
                            <description>One-shot mode action on PWM0B when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_B_CBC_U</name>
                            <description>Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_B_CBC_D</name>
                            <description>Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_A_OST_U</name>
                            <description>One-shot mode action on PWM0A when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_A_OST_D</name>
                            <description>One-shot mode action on PWM0A when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_A_CBC_U</name>
                            <description>Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_A_CBC_D</name>
                            <description>Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_F0_OST</name>
                            <description>event_f0 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_F1_OST</name>
                            <description>event_f1 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_F2_OST</name>
                            <description>event_f2 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_SW_OST</name>
                            <description>Enable register for software force one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_F0_CBC</name>
                            <description>event_f0 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_F1_CBC</name>
                            <description>event_f1 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_F2_CBC</name>
                            <description>event_f2 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_SW_CBC</name>
                            <description>Enable register for software force cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH0_CFG1</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>MCPWM_FH0_CFG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH0_FORCE_OST</name>
                            <description>A toggle (software negation of value of this bit) triggers a one-shot mode action</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_FORCE_CBC</name>
                            <description>A toggle triggers a cycle-by-cycle mode action</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_CBCPULSE</name>
                            <description>The cycle-by-cycle mode action refresh moment selection. Bit0: TEZ  bit1:TEP</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_CLR_OST</name>
                            <description>A toggle will clear on going one-shot mode action</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH0_STATUS</name>
                    <addressOffset>0x70</addressOffset>
                    <description>MCPWM_FH0_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH0_OST_ON</name>
                            <description>Set and reset by hardware. If set  an one-shot mode action is on going</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_CBC_ON</name>
                            <description>Set and reset by hardware. If set  an cycle-by-cycle mode action is on going</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN1_STMP_CFG</name>
                    <addressOffset>0x74</addressOffset>
                    <description>MCPWM_GEN1_STMP_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN1_B_SHDW_FULL</name>
                            <description>Set and reset by hardware. If set  PWM generator 1 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared  B's active reg has been updated with shadow reg latest value</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_SHDW_FULL</name>
                            <description>Set and reset by hardware. If set  PWM generator 1 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared  A's active reg has been updated with shadow reg latest value</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_UPMETHOD</name>
                            <description>Update method for PWM generator 1 time stamp B's active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_UPMETHOD</name>
                            <description>Update method for PWM generator 1 time stamp A's active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN1_TSTMP_A</name>
                    <addressOffset>0x78</addressOffset>
                    <description>MCPWM_GEN1_TSTMP_A</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN1_A</name>
                            <description>PWM generator 1 time stamp A's shadow reg</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN1_TSTMP_B</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>MCPWM_GEN1_TSTMP_B</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN1_B</name>
                            <description>PWM generator 1 time stamp B's shadow reg</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN1_CFG0</name>
                    <addressOffset>0x80</addressOffset>
                    <description>MCPWM_GEN1_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN1_T1_SEL</name>
                            <description>Source selection for PWM generate1 event_t1  take effect immediately  0: fault_event0  1: fault_event1  2: fault_event2  3: sync_taken  4: none</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_T0_SEL</name>
                            <description>Source selection for PWM generate1 event_t0  take effect immediately  0: fault_event0  1: fault_event1  2: fault_event2  3: sync_taken  4: none</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_CFG_UPMETHOD</name>
                            <description>Update method for PWM generate1's active reg of configuration. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync. bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN1_FORCE</name>
                    <addressOffset>0x84</addressOffset>
                    <description>MCPWM_GEN1_FORCE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN1_B_NCIFORCE_MODE</name>
                            <description>Non-continuous immediate software force mode for PWM1B  0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_NCIFORCE</name>
                            <description>Non-continuous immediate software force trigger for PWM1B  a toggle will trigger a force event</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_NCIFORCE_MODE</name>
                            <description>Non-continuous immediate software force mode for PWM1A  0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_NCIFORCE</name>
                            <description>Non-continuous immediate software force trigger for PWM1A  a toggle will trigger a force event</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_CNTUFORCE_MODE</name>
                            <description>Continuous software force mode for PWM1B. 0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_CNTUFORCE_MODE</name>
                            <description>Continuous software force mode for PWM1A. 0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_CNTUFORCE_UPMETHOD</name>
                            <description>Update method for continuous software force of PWM generator1. 0: immediate  bit0: TEZ  bit1: TEP  bit2: TEA  bit3: TEB  bit4: sync  bit5: disable update. (TEA/B here and below means an event generated when timer value equals A/B register)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN1_A</name>
                    <addressOffset>0x88</addressOffset>
                    <description>MCPWM_GEN1_A</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN1_A_DT1</name>
                            <description>Action on PWM1A triggered by event_t1 when timer decreasing. 0: no change  1: low  2: high  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_DT0</name>
                            <description>Action on PWM1A triggered by event_t0 when timer decreasing</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_DTEB</name>
                            <description>Action on PWM1A triggered by event TEB when timer decreasing</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_DTEA</name>
                            <description>Action on PWM1A triggered by event TEA when timer decreasing</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_DTEP</name>
                            <description>Action on PWM1A triggered by event TEP when timer decreasing</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_DTEZ</name>
                            <description>Action on PWM1A triggered by event TEZ when timer decreasing</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_UT1</name>
                            <description>Action on PWM1A triggered by event_t1 when timer increasing</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_UT0</name>
                            <description>Action on PWM1A triggered by event_t0 when timer increasing</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_UTEB</name>
                            <description>Action on PWM1A triggered by event TEB when timer increasing</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_UTEA</name>
                            <description>Action on PWM1A triggered by event TEA when timer increasing</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_UTEP</name>
                            <description>Action on PWM1A triggered by event TEP when timer increasing</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_A_UTEZ</name>
                            <description>Action on PWM1A triggered by event TEZ when timer increasing</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN1_B</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>MCPWM_GEN1_B</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN1_B_DT1</name>
                            <description>Action on PWM1B triggered by event_t1 when timer decreasing. 0: no change  1: low  2: high  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_DT0</name>
                            <description>Action on PWM1B triggered by event_t0 when timer decreasing</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_DTEB</name>
                            <description>Action on PWM1B triggered by event TEB when timer decreasing</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_DTEA</name>
                            <description>Action on PWM1B triggered by event TEA when timer decreasing</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_DTEP</name>
                            <description>Action on PWM1B triggered by event TEP when timer decreasing</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_DTEZ</name>
                            <description>Action on PWM1B triggered by event TEZ when timer decreasing</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_UT1</name>
                            <description>Action on PWM1B triggered by event_t1 when timer increasing</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_UT0</name>
                            <description>Action on PWM1B triggered by event_t0 when timer increasing</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_UTEB</name>
                            <description>Action on PWM1B triggered by event TEB when timer increasing</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_UTEA</name>
                            <description>Action on PWM1B triggered by event TEA when timer increasing</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_UTEP</name>
                            <description>Action on PWM1B triggered by event TEP when timer increasing</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN1_B_UTEZ</name>
                            <description>Action on PWM1B triggered by event TEZ when timer increasing</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT1_CFG</name>
                    <addressOffset>0x90</addressOffset>
                    <description>MCPWM_DT1_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT1_CLK_SEL</name>
                            <description>Dead time generator 1 clock selection. 0: PWM_clk  1: PT_clk</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_B_OUTBYPASS</name>
                            <description>S0 in documentation</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_A_OUTBYPASS</name>
                            <description>S1 in documentation</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_FED_OUTINVERT</name>
                            <description>S3 in documentation</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_RED_OUTINVERT</name>
                            <description>S2 in documentation</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_FED_INSEL</name>
                            <description>S5 in documentation</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_RED_INSEL</name>
                            <description>S4 in documentation</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_B_OUTSWAP</name>
                            <description>S7 in documentation</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_A_OUTSWAP</name>
                            <description>S6 in documentation</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_DEB_MODE</name>
                            <description>S8 in documentation  dual-edge B mode  0: FED/RED take effect on different path separately  1: FED/RED take effect on B path  A out is in bypass or normal operation mode</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_RED_UPMETHOD</name>
                            <description>Update method for RED (rising edge delay) active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT1_FED_UPMETHOD</name>
                            <description>Update method for FED (falling edge delay) active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT1_FED_CFG</name>
                    <addressOffset>0x94</addressOffset>
                    <description>MCPWM_DT1_FED_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT1_FED</name>
                            <description>Shadow reg for FED</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT1_RED_CFG</name>
                    <addressOffset>0x98</addressOffset>
                    <description>MCPWM_DT1_RED_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT1_RED</name>
                            <description>Shadow reg for RED</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CARRIER1_CFG</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>MCPWM_CARRIER1_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CARRIER1_IN_INVERT</name>
                            <description>When set  invert the input of PWM1A and PWM1B for this submodule</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER1_OUT_INVERT</name>
                            <description>When set  invert the output of PWM1A and PWM1B for this submodule</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER1_OSHWTH</name>
                            <description>Width of the fist pulse in number of periods of the carrier</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER1_DUTY</name>
                            <description>Carrier duty selection. Duty = PWM_CARRIER1_DUTY / 8</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER1_PRESCALE</name>
                            <description>PWM carrier1 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER1_PRESCALE + 1)</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER1_EN</name>
                            <description>When set  carrier1 function is enabled. When cleared  carrier1 is bypassed</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH1_CFG0</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>MCPWM_FH1_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH1_B_OST_U</name>
                            <description>One-shot mode action on PWM1B when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_B_OST_D</name>
                            <description>One-shot mode action on PWM1B when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_B_CBC_U</name>
                            <description>Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_B_CBC_D</name>
                            <description>Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_A_OST_U</name>
                            <description>One-shot mode action on PWM1A when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_A_OST_D</name>
                            <description>One-shot mode action on PWM1A when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_A_CBC_U</name>
                            <description>Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_A_CBC_D</name>
                            <description>Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_F0_OST</name>
                            <description>event_f0 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_F1_OST</name>
                            <description>event_f1 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_F2_OST</name>
                            <description>event_f2 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_SW_OST</name>
                            <description>Enable register for software force one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_F0_CBC</name>
                            <description>event_f0 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_F1_CBC</name>
                            <description>event_f1 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_F2_CBC</name>
                            <description>event_f2 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_SW_CBC</name>
                            <description>Enable register for software force cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH1_CFG1</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>MCPWM_FH1_CFG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH1_FORCE_OST</name>
                            <description>A toggle (software negation of value of this bit) triggers a one-shot mode action</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_FORCE_CBC</name>
                            <description>A toggle triggers a cycle-by-cycle mode action</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_CBCPULSE</name>
                            <description>The cycle-by-cycle mode action refresh moment selection. Bit0: TEZ  bit1:TEP</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_CLR_OST</name>
                            <description>A toggle will clear on going one-shot mode action</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH1_STATUS</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>MCPWM_FH1_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH1_OST_ON</name>
                            <description>Set and reset by hardware. If set  an one-shot mode action is on going</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_CBC_ON</name>
                            <description>Set and reset by hardware. If set  an cycle-by-cycle mode action is on going</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN2_STMP_CFG</name>
                    <addressOffset>0xac</addressOffset>
                    <description>MCPWM_GEN2_STMP_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN2_B_SHDW_FULL</name>
                            <description>Set and reset by hardware. If set  PWM generator 2 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg. If cleared  B's active reg has been updated with shadow reg latest value</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_SHDW_FULL</name>
                            <description>Set and reset by hardware. If set  PWM generator 2 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg. If cleared  A's active reg has been updated with shadow reg latest value</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_UPMETHOD</name>
                            <description>Update method for PWM generator 2 time stamp B's active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_UPMETHOD</name>
                            <description>Update method for PWM generator 2 time stamp A's active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN2_TSTMP_A</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>MCPWM_GEN2_TSTMP_A</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN2_A</name>
                            <description>PWM generator 2 time stamp A's shadow reg</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN2_TSTMP_B</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>MCPWM_GEN2_TSTMP_B</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN2_B</name>
                            <description>PWM generator 2 time stamp B's shadow reg</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN2_CFG0</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>MCPWM_GEN2_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN2_T1_SEL</name>
                            <description>Source selection for PWM generate2 event_t1  take effect immediately  0: fault_event0  1: fault_event1  2: fault_event2  3: sync_taken  4: none</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_T0_SEL</name>
                            <description>Source selection for PWM generate2 event_t0  take effect immediately  0: fault_event0  1: fault_event1  2: fault_event2  3: sync_taken  4: none</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_CFG_UPMETHOD</name>
                            <description>Update method for PWM generate2's active reg of configuration. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync. bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN2_FORCE</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>MCPWM_GEN2_FORCE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN2_B_NCIFORCE_MODE</name>
                            <description>Non-continuous immediate software force mode for PWM2B  0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_NCIFORCE</name>
                            <description>Non-continuous immediate software force trigger for PWM2B  a toggle will trigger a force event</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_NCIFORCE_MODE</name>
                            <description>Non-continuous immediate software force mode for PWM2A  0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_NCIFORCE</name>
                            <description>Non-continuous immediate software force trigger for PWM2A  a toggle will trigger a force event</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_CNTUFORCE_MODE</name>
                            <description>Continuous software force mode for PWM2B. 0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_CNTUFORCE_MODE</name>
                            <description>Continuous software force mode for PWM2A. 0: disabled  1: low  2: high  3: disabled</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_CNTUFORCE_UPMETHOD</name>
                            <description>Update method for continuous software force of PWM generator2. 0: immediate  bit0: TEZ  bit1: TEP  bit2: TEA  bit3: TEB  bit4: sync  bit5: disable update. (TEA/B here and below means an event generated when timer value equals A/B register)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN2_A</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>MCPWM_GEN2_A</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN2_A_DT1</name>
                            <description>Action on PWM2A triggered by event_t1 when timer decreasing. 0: no change  1: low  2: high  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_DT0</name>
                            <description>Action on PWM2A triggered by event_t0 when timer decreasing</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_DTEB</name>
                            <description>Action on PWM2A triggered by event TEB when timer decreasing</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_DTEA</name>
                            <description>Action on PWM2A triggered by event TEA when timer decreasing</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_DTEP</name>
                            <description>Action on PWM2A triggered by event TEP when timer decreasing</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_DTEZ</name>
                            <description>Action on PWM2A triggered by event TEZ when timer decreasing</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_UT1</name>
                            <description>Action on PWM2A triggered by event_t1 when timer increasing</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_UT0</name>
                            <description>Action on PWM2A triggered by event_t0 when timer increasing</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_UTEB</name>
                            <description>Action on PWM2A triggered by event TEB when timer increasing</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_UTEA</name>
                            <description>Action on PWM2A triggered by event TEA when timer increasing</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_UTEP</name>
                            <description>Action on PWM2A triggered by event TEP when timer increasing</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_A_UTEZ</name>
                            <description>Action on PWM2A triggered by event TEZ when timer increasing</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_GEN2_B</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>MCPWM_GEN2_B</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_GEN2_B_DT1</name>
                            <description>Action on PWM2B triggered by event_t1 when timer decreasing. 0: no change  1: low  2: high  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_DT0</name>
                            <description>Action on PWM2B triggered by event_t0 when timer decreasing</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_DTEB</name>
                            <description>Action on PWM2B triggered by event TEB when timer decreasing</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_DTEA</name>
                            <description>Action on PWM2B triggered by event TEA when timer decreasing</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_DTEP</name>
                            <description>Action on PWM2B triggered by event TEP when timer decreasing</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_DTEZ</name>
                            <description>Action on PWM2B triggered by event TEZ when timer decreasing</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_UT1</name>
                            <description>Action on PWM2B triggered by event_t1 when timer increasing</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_UT0</name>
                            <description>Action on PWM2B triggered by event_t0 when timer increasing</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_UTEB</name>
                            <description>Action on PWM2B triggered by event TEB when timer increasing</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_UTEA</name>
                            <description>Action on PWM2B triggered by event TEA when timer increasing</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_UTEP</name>
                            <description>Action on PWM2B triggered by event TEP when timer increasing</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GEN2_B_UTEZ</name>
                            <description>Action on PWM2B triggered by event TEZ when timer increasing</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT2_CFG</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>MCPWM_DT2_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT2_CLK_SEL</name>
                            <description>Dead time generator 1 clock selection. 0: PWM_clk  1: PT_clk</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_B_OUTBYPASS</name>
                            <description>S0 in documentation</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_A_OUTBYPASS</name>
                            <description>S1 in documentation</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_FED_OUTINVERT</name>
                            <description>S3 in documentation</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_RED_OUTINVERT</name>
                            <description>S2 in documentation</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_FED_INSEL</name>
                            <description>S5 in documentation</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_RED_INSEL</name>
                            <description>S4 in documentation</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_B_OUTSWAP</name>
                            <description>S7 in documentation</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_A_OUTSWAP</name>
                            <description>S6 in documentation</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_DEB_MODE</name>
                            <description>S8 in documentation  dual-edge B mode  0: FED/RED take effect on different path separately  1: FED/RED take effect on B path  A out is in bypass or normal operation mode</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_RED_UPMETHOD</name>
                            <description>Update method for RED (rising edge delay) active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_DT2_FED_UPMETHOD</name>
                            <description>Update method for FED (falling edge delay) active reg. 0: immediate  bit0: TEZ  bit1: TEP  bit2: sync  bit3: disable update</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT2_FED_CFG</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>MCPWM_DT2_FED_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT2_FED</name>
                            <description>Shadow reg for FED</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_DT2_RED_CFG</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>MCPWM_DT2_RED_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DT2_RED</name>
                            <description>Shadow reg for RED</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CARRIER2_CFG</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>MCPWM_CARRIER2_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CARRIER2_IN_INVERT</name>
                            <description>When set  invert the input of PWM2A and PWM2B for this submodule</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER2_OUT_INVERT</name>
                            <description>When set  invert the output of PWM2A and PWM2B for this submodule</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER2_OSHWTH</name>
                            <description>Width of the fist pulse in number of periods of the carrier</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER2_DUTY</name>
                            <description>Carrier duty selection. Duty = PWM_CARRIER2_DUTY / 8</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER2_PRESCALE</name>
                            <description>PWM carrier2 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk * (PWM_CARRIER2_PRESCALE + 1)</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CARRIER2_EN</name>
                            <description>When set  carrier2 function is enabled. When cleared  carrier2 is bypassed</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH2_CFG0</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>MCPWM_FH2_CFG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH2_B_OST_U</name>
                            <description>One-shot mode action on PWM2B when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_B_OST_D</name>
                            <description>One-shot mode action on PWM2B when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_B_CBC_U</name>
                            <description>Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_B_CBC_D</name>
                            <description>Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_A_OST_U</name>
                            <description>One-shot mode action on PWM2A when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_A_OST_D</name>
                            <description>One-shot mode action on PWM2A when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_A_CBC_U</name>
                            <description>Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is increasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_A_CBC_D</name>
                            <description>Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is decreasing. 0: do nothing  1: force lo  2: force hi  3: toggle</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_F0_OST</name>
                            <description>event_f0 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_F1_OST</name>
                            <description>event_f1 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_F2_OST</name>
                            <description>event_f2 will trigger one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_SW_OST</name>
                            <description>Enable register for software force one-shot mode action. 0: disable  1: enable</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_F0_CBC</name>
                            <description>event_f0 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_F1_CBC</name>
                            <description>event_f1 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_F2_CBC</name>
                            <description>event_f2 will trigger cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_SW_CBC</name>
                            <description>Enable register for software force cycle-by-cycle mode action. 0: disable  1: enable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH2_CFG1</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>MCPWM_FH2_CFG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH2_FORCE_OST</name>
                            <description>A toggle (software negation of value of this bit) triggers a one-shot mode action</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_FORCE_CBC</name>
                            <description>A toggle triggers a cycle-by-cycle mode action</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_CBCPULSE</name>
                            <description>The cycle-by-cycle mode action refresh moment selection. Bit0: TEZ  bit1:TEP</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_CLR_OST</name>
                            <description>A toggle will clear on going one-shot mode action</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FH2_STATUS</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>MCPWM_FH2_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_FH2_OST_ON</name>
                            <description>Set and reset by hardware. If set  an one-shot mode action is on going</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_CBC_ON</name>
                            <description>Set and reset by hardware. If set  an cycle-by-cycle mode action is on going</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_FAULT_DETECT</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>MCPWM_FAULT_DETECT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_EVENT_F2</name>
                            <description>Set and reset by hardware. If set  event_f2 is on going</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_EVENT_F1</name>
                            <description>Set and reset by hardware. If set  event_f1 is on going</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_EVENT_F0</name>
                            <description>Set and reset by hardware. If set  event_f0 is on going</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_F2_POLE</name>
                            <description>Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low  1: level high</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_F1_POLE</name>
                            <description>Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low  1: level high</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_F0_POLE</name>
                            <description>Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low  1: level high</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_F2_EN</name>
                            <description>Set to enable generation of event_f2</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_F1_EN</name>
                            <description>Set to enable generation of event_f1</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_F0_EN</name>
                            <description>Set to enable generation of event_f0</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_TIMER_CFG</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>MCPWM_CAP_TIMER_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP_SYNC_SW</name>
                            <description>Set this bit to force a capture timer sync  capture timer is loaded with value in phase register.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP_SYNCI_SEL</name>
                            <description>Capture module sync input selection. 0: none  1: timer0 synco  2: timer1 synco  3: timer2 synco  4: SYNC0 from GPIO matrix  5: SYNC1 from GPIO matrix  6: SYNC2 from GPIO matrix</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP_SYNCI_EN</name>
                            <description>When set  capture timer sync is enabled.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP_TIMER_EN</name>
                            <description>When set  capture timer incrementing under APB_clk is enabled.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_TIMER_PHASE</name>
                    <addressOffset>0xec</addressOffset>
                    <description>MCPWM_CAP_TIMER_PHASE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP_PHASE</name>
                            <description>Phase value for capture timer sync operation.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_CH0_CFG</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>MCPWM_CAP_CH0_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP0_SW</name>
                            <description>Write 1 will trigger a software forced capture on channel 0</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_IN_INVERT</name>
                            <description>When set  CAP0 form GPIO matrix is inverted before prescale</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_PRESCALE</name>
                            <description>Value of prescale on possitive edge of CAP0. Prescale value = PWM_CAP0_PRESCALE + 1</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_MODE</name>
                            <description>Edge of capture on channel 0 after prescale.  bit0: negedge cap en  bit1: posedge cap en</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_EN</name>
                            <description>When set  capture on channel 0 is enabled</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_CH1_CFG</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>MCPWM_CAP_CH1_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP1_SW</name>
                            <description>Write 1 will trigger a software forced capture on channel 1</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_IN_INVERT</name>
                            <description>When set  CAP1 form GPIO matrix is inverted before prescale</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_PRESCALE</name>
                            <description>Value of prescale on possitive edge of CAP1. Prescale value = PWM_CAP1_PRESCALE + 1</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_MODE</name>
                            <description>Edge of capture on channel 1 after prescale.  bit0: negedge cap en  bit1: posedge cap en</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_EN</name>
                            <description>When set  capture on channel 1 is enabled</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_CH2_CFG</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>MCPWM_CAP_CH2_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP2_SW</name>
                            <description>Write 1 will trigger a software forced capture on channel 2</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP2_IN_INVERT</name>
                            <description>When set  CAP2 form GPIO matrix is inverted before prescale</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP2_PRESCALE</name>
                            <description>Value of prescale on possitive edge of CAP2. Prescale value = PWM_CAP2_PRESCALE + 1</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP2_MODE</name>
                            <description>Edge of capture on channel 2 after prescale.  bit0: negedge cap en  bit1: posedge cap en</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP2_EN</name>
                            <description>When set  capture on channel 2 is enabled</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_CH0</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>MCPWM_CAP_CH0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP0_VALUE</name>
                            <description>Value of last capture on channel 0</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_CH1</name>
                    <addressOffset>0x100</addressOffset>
                    <description>MCPWM_CAP_CH1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP1_VALUE</name>
                            <description>Value of last capture on channel 1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_CH2</name>
                    <addressOffset>0x104</addressOffset>
                    <description>MCPWM_CAP_CH2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP2_VALUE</name>
                            <description>Value of last capture on channel 2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CAP_STATUS</name>
                    <addressOffset>0x108</addressOffset>
                    <description>MCPWM_CAP_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP2_EDGE</name>
                            <description>Edge of last capture trigger on channel 2  0: posedge  1: negedge</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_EDGE</name>
                            <description>Edge of last capture trigger on channel 1  0: posedge  1: negedge</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_EDGE</name>
                            <description>Edge of last capture trigger on channel 0  0: posedge  1: negedge</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_UPDATE_CFG</name>
                    <addressOffset>0x10c</addressOffset>
                    <description>MCPWM_UPDATE_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_OP2_FORCE_UP</name>
                            <description>A toggle (software negation of value of this bit) will trigger a forced update of active registers in PWM operator 2</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_UP_EN</name>
                            <description>When set and PWM_GLOBAL_UP_EN is set  update of active registers in PWM operator 2 are enabled</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_FORCE_UP</name>
                            <description>A toggle (software negation of value of this bit) will trigger a forced update of active registers in PWM operator 1</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_UP_EN</name>
                            <description>When set and PWM_GLOBAL_UP_EN is set  update of active registers in PWM operator 1 are enabled</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_FORCE_UP</name>
                            <description>A toggle (software negation of value of this bit) will trigger a forced update of active registers in PWM operator 0</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_UP_EN</name>
                            <description>When set and PWM_GLOBAL_UP_EN is set  update of active registers in PWM operator 0 are enabled</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GLOBAL_FORCE_UP</name>
                            <description>A toggle (software negation of value of this bit) will trigger a forced update of all active registers in MCPWM module</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_GLOBAL_UP_EN</name>
                            <description>The global enable of update of all active registers in MCPWM module</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCMCPWM_INT_ENA_MCPWM</name>
                    <addressOffset>0x110</addressOffset>
                    <description>MCMCPWM_INT_ENA_MCPWM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP2_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by captureon channel 2</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by captureon channel 1</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by captureon channel 0</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_OST_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by an one-shot mode action on PWM2</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_OST_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_OST_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_CBC_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by an cycle-by-cycle mode action on PWM2</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_CBC_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by an cycle-by-cycle mode action on PWM1</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_CBC_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by an cycle-by-cycle mode action on PWM0</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEB_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM operator 2 TEB event</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEB_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM operator 1 TEB event</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEB_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM operator 0 TEB event</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEA_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM operator 2 TEA event</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEA_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM operator 1 TEA event</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEA_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM operator 0 TEA event</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_CLR_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when event_f2 ends</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_CLR_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when event_f1 ends</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_CLR_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when event_f0 ends</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when event_f2 starts</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when event_f1 starts</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when event_f0 starts</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEP_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM timer 2 TEP event</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEP_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM timer 1 TEP event</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEP_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM timer 0 TEP event</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEZ_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM timer 2 TEZ event</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEZ_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM timer 1 TEZ event</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEZ_INT_ENA</name>
                            <description>The enable bit for interrupt triggered by a PWM timer 0 TEZ event</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_STOP_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when timer 2 stops</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_STOP_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when timer 1 stops</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_STOP_INT_ENA</name>
                            <description>The enable bit for interrupt triggered when timer 0 stops</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCMCPWM_INT_RAW_MCPWM</name>
                    <addressOffset>0x114</addressOffset>
                    <description>MCMCPWM_INT_RAW_MCPWM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP2_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by captureon channel 2</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by captureon channel 1</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by captureon channel 0</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_OST_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by an one-shot mode action on PWM2</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_OST_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_OST_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_CBC_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by an cycle-by-cycle mode action on PWM2</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_CBC_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by an cycle-by-cycle mode action on PWM1</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_CBC_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by an cycle-by-cycle mode action on PWM0</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEB_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM operator 2 TEB event</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEB_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM operator 1 TEB event</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEB_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM operator 0 TEB event</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEA_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM operator 2 TEA event</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEA_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM operator 1 TEA event</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEA_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM operator 0 TEA event</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_CLR_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when event_f2 ends</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_CLR_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when event_f1 ends</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_CLR_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when event_f0 ends</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when event_f2 starts</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when event_f1 starts</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when event_f0 starts</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEP_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM timer 2 TEP event</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEP_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM timer 1 TEP event</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEP_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM timer 0 TEP event</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEZ_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM timer 2 TEZ event</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEZ_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM timer 1 TEZ event</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEZ_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered by a PWM timer 0 TEZ event</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_STOP_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when timer 2 stops</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_STOP_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when timer 1 stops</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_STOP_INT_RAW</name>
                            <description>The raw status bit for interrupt triggered when timer 0 stops</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCMCPWM_INT_ST_MCPWM</name>
                    <addressOffset>0x118</addressOffset>
                    <description>MCMCPWM_INT_ST_MCPWM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP2_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by captureon channel 2</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by captureon channel 1</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by captureon channel 0</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_OST_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by an one-shot mode action on PWM2</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_OST_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_OST_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_CBC_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by an cycle-by-cycle mode action on PWM2</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_CBC_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by an cycle-by-cycle mode action on PWM1</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_CBC_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by an cycle-by-cycle mode action on PWM0</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEB_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM operator 2 TEB event</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEB_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM operator 1 TEB event</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEB_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM operator 0 TEB event</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEA_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM operator 2 TEA event</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEA_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM operator 1 TEA event</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEA_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM operator 0 TEA event</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_CLR_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when event_f2 ends</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_CLR_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when event_f1 ends</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_CLR_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when event_f0 ends</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when event_f2 starts</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when event_f1 starts</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when event_f0 starts</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEP_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM timer 2 TEP event</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEP_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM timer 1 TEP event</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEP_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM timer 0 TEP event</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEZ_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM timer 2 TEZ event</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEZ_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM timer 1 TEZ event</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEZ_INT_ST</name>
                            <description>The masked status bit for interrupt triggered by a PWM timer 0 TEZ event</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_STOP_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when timer 2 stops</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_STOP_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when timer 1 stops</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_STOP_INT_ST</name>
                            <description>The masked status bit for interrupt triggered when timer 0 stops</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCMCPWM_INT_CLR_MCPWM</name>
                    <addressOffset>0x11c</addressOffset>
                    <description>MCMCPWM_INT_CLR_MCPWM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CAP2_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by captureon channel 2</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP1_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by captureon channel 1</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_CAP0_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by captureon channel 0</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_OST_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by an one-shot mode action on PWM2</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_OST_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_OST_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by an one-shot mode action on PWM0</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH2_CBC_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by an cycle-by-cycle mode action on PWM2</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH1_CBC_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by an cycle-by-cycle mode action on PWM1</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FH0_CBC_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by an cycle-by-cycle mode action on PWM0</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEB_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM operator 2 TEB event</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEB_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM operator 1 TEB event</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEB_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM operator 0 TEB event</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP2_TEA_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM operator 2 TEA event</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP1_TEA_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM operator 1 TEA event</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_OP0_TEA_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM operator 0 TEA event</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_CLR_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when event_f2 ends</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_CLR_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when event_f1 ends</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_CLR_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when event_f0 ends</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT2_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when event_f2 starts</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT1_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when event_f1 starts</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_FAULT0_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when event_f0 starts</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEP_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM timer 2 TEP event</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEP_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM timer 1 TEP event</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEP_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM timer 0 TEP event</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_TEZ_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM timer 2 TEZ event</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_TEZ_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM timer 1 TEZ event</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_TEZ_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered by a PWM timer 0 TEZ event</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER2_STOP_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when timer 2 stops</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER1_STOP_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when timer 1 stops</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>MCPWM_TIMER0_STOP_INT_CLR</name>
                            <description>Set this bit to clear interrupt triggered when timer 0 stops</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_CLK</name>
                    <addressOffset>0x120</addressOffset>
                    <description>MCPWM_CLK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_CLK_EN</name>
                            <description>Force clock on for this reg file</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>MCPWM_VERSION</name>
                    <addressOffset>0x124</addressOffset>
                    <description>MCPWM_VERSION</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>MCPWM_DATE</name>
                            <description>Version of this reg file</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>I2C_EXT</name>
            <baseAddress>0x3ff53000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>UART2</name>
            <baseAddress>0x3ff6e000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>PWM1</name>
            <baseAddress>0x3ff6c000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>UHCI0</name>
            <baseAddress>0x3ff54000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>NRX</name>
            <baseAddress>0x3ff5cc00</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>TIMERGROUP0</name>
            <baseAddress>0x3ff5f000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>I2S</name>
            <baseAddress>0x3ff4f000</baseAddress>
            <registers>
                <register>
                    <name>I2S_CONF</name>
                    <addressOffset>0x8</addressOffset>
                    <description>I2S_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_SIG_LOOPBACK</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_MSB_RIGHT</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_MSB_RIGHT</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_MONO</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_MONO</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_SHORT_SYNC</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_SHORT_SYNC</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_MSB_SHIFT</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_MSB_SHIFT</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_RIGHT_FIRST</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_RIGHT_FIRST</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_SLAVE_MOD</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_SLAVE_MOD</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_START</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_START</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_FIFO_RESET</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_FIFO_RESET</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_RESET</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_RESET</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INT_RAW</name>
                    <addressOffset>0xc</addressOffset>
                    <description>I2S_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUT_TOTAL_EOF_INT_RAW</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_EMPTY_INT_RAW</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DSCR_ERR_INT_RAW</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_ERR_INT_RAW</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_EOF_INT_RAW</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DONE_INT_RAW</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_ERR_EOF_INT_RAW</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_SUC_EOF_INT_RAW</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DONE_INT_RAW</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_HUNG_INT_RAW</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_HUNG_INT_RAW</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_REMPTY_INT_RAW</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_WFULL_INT_RAW</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_REMPTY_INT_RAW</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_WFULL_INT_RAW</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PUT_DATA_INT_RAW</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_TAKE_DATA_INT_RAW</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INT_ST</name>
                    <addressOffset>0x10</addressOffset>
                    <description>I2S_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUT_TOTAL_EOF_INT_ST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_EMPTY_INT_ST</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DSCR_ERR_INT_ST</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_ERR_INT_ST</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_EOF_INT_ST</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DONE_INT_ST</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_ERR_EOF_INT_ST</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_SUC_EOF_INT_ST</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DONE_INT_ST</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_HUNG_INT_ST</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_HUNG_INT_ST</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_REMPTY_INT_ST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_WFULL_INT_ST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_REMPTY_INT_ST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_WFULL_INT_ST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PUT_DATA_INT_ST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_TAKE_DATA_INT_ST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INT_ENA</name>
                    <addressOffset>0x14</addressOffset>
                    <description>I2S_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUT_TOTAL_EOF_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_EMPTY_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DSCR_ERR_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_ERR_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_EOF_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DONE_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_ERR_EOF_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_SUC_EOF_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DONE_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_HUNG_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_HUNG_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_REMPTY_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_WFULL_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_REMPTY_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_WFULL_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PUT_DATA_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_TAKE_DATA_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INT_CLR</name>
                    <addressOffset>0x18</addressOffset>
                    <description>I2S_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUT_TOTAL_EOF_INT_CLR</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_EMPTY_INT_CLR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DSCR_ERR_INT_CLR</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DSCR_ERR_INT_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_EOF_INT_CLR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DONE_INT_CLR</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_ERR_EOF_INT_CLR</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_SUC_EOF_INT_CLR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_DONE_INT_CLR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_HUNG_INT_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_HUNG_INT_CLR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_REMPTY_INT_CLR</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_WFULL_INT_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_REMPTY_INT_CLR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_WFULL_INT_CLR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_PUT_DATA_INT_CLR</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TAKE_DATA_INT_CLR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_TIMING</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>I2S_TIMING</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_TX_BCK_IN_INV</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_DATA_ENABLE_DELAY</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_DSYNC_SW</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_DSYNC_SW</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_BCK_OUT_DELAY</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_WS_OUT_DELAY</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_SD_OUT_DELAY</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_WS_OUT_DELAY</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_BCK_OUT_DELAY</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_SD_IN_DELAY</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_WS_IN_DELAY</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_BCK_IN_DELAY</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_WS_IN_DELAY</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_BCK_IN_DELAY</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_FIFO_CONF</name>
                    <addressOffset>0x20</addressOffset>
                    <description>I2S_FIFO_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_RX_FIFO_MOD_FORCE_EN</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_FIFO_MOD_FORCE_EN</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_FIFO_MOD</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_FIFO_MOD</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_DSCR_EN</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_DATA_NUM</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_DATA_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_RXEOF_NUM</name>
                    <addressOffset>0x24</addressOffset>
                    <description>I2S_RXEOF_NUM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_RX_EOF_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CONF_SIGLE_DATA</name>
                    <addressOffset>0x28</addressOffset>
                    <description>I2S_CONF_SIGLE_DATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_SIGLE_DATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CONF_CHAN</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>I2S_CONF_CHAN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_RX_CHAN_MOD</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_CHAN_MOD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_OUT_LINK</name>
                    <addressOffset>0x30</addressOffset>
                    <description>I2S_OUT_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUTLINK_PARK</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUTLINK_RESTART</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUTLINK_START</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUTLINK_STOP</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUTLINK_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_IN_LINK</name>
                    <addressOffset>0x34</addressOffset>
                    <description>I2S_IN_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_INLINK_PARK</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_INLINK_RESTART</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_INLINK_START</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_INLINK_STOP</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_INLINK_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_OUT_EOF_DES_ADDR</name>
                    <addressOffset>0x38</addressOffset>
                    <description>I2S_OUT_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUT_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_IN_EOF_DES_ADDR</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>I2S_IN_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_IN_SUC_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_OUT_EOF_BFR_DES_ADDR</name>
                    <addressOffset>0x40</addressOffset>
                    <description>I2S_OUT_EOF_BFR_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUT_EOF_BFR_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_AHB_TEST</name>
                    <addressOffset>0x44</addressOffset>
                    <description>I2S_AHB_TEST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_AHB_TESTADDR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_AHB_TESTMODE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INLINK_DSCR</name>
                    <addressOffset>0x48</addressOffset>
                    <description>I2S_INLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_INLINK_DSCR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INLINK_DSCR_BF0</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>I2S_INLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_INLINK_DSCR_BF0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INLINK_DSCR_BF1</name>
                    <addressOffset>0x50</addressOffset>
                    <description>I2S_INLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_INLINK_DSCR_BF1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_OUTLINK_DSCR</name>
                    <addressOffset>0x54</addressOffset>
                    <description>I2S_OUTLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUTLINK_DSCR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_OUTLINK_DSCR_BF0</name>
                    <addressOffset>0x58</addressOffset>
                    <description>I2S_OUTLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUTLINK_DSCR_BF0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_OUTLINK_DSCR_BF1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>I2S_OUTLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUTLINK_DSCR_BF1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_LC_CONF</name>
                    <addressOffset>0x60</addressOffset>
                    <description>I2S_LC_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_MEM_TRANS_EN</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CHECK_OWNER</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_DATA_BURST_EN</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_INDSCR_BURST_EN</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUTDSCR_BURST_EN</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_EOF_MODE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_NO_RESTART_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_AUTO_WRBACK</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_LOOP_TEST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_LOOP_TEST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_AHBM_RST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_AHBM_FIFO_RST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUT_RST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_IN_RST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_OUTFIFO_PUSH</name>
                    <addressOffset>0x64</addressOffset>
                    <description>I2S_OUTFIFO_PUSH</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_OUTFIFO_PUSH</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_OUTFIFO_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_INFIFO_POP</name>
                    <addressOffset>0x68</addressOffset>
                    <description>I2S_INFIFO_POP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_INFIFO_POP</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_INFIFO_RDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_LC_STATE0</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>I2S_LC_STATE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_LC_STATE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_LC_STATE1</name>
                    <addressOffset>0x70</addressOffset>
                    <description>I2S_LC_STATE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_LC_STATE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_LC_HUNG_CONF</name>
                    <addressOffset>0x74</addressOffset>
                    <description>I2S_LC_HUNG_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_LC_FIFO_TIMEOUT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_LC_FIFO_TIMEOUT_SHIFT</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_LC_FIFO_TIMEOUT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CVSD_CONF0</name>
                    <addressOffset>0x80</addressOffset>
                    <description>I2S_CVSD_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_CVSD_Y_MIN</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_Y_MAX</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CVSD_CONF1</name>
                    <addressOffset>0x84</addressOffset>
                    <description>I2S_CVSD_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_CVSD_SIGMA_MIN</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_SIGMA_MAX</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CVSD_CONF2</name>
                    <addressOffset>0x88</addressOffset>
                    <description>I2S_CVSD_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_CVSD_H</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_BETA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_J</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_K</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_PLC_CONF0</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>I2S_PLC_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_N_MIN_ERR</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_PACK_LEN_8K</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>I2S_MAX_SLIDE_SAMPLE</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>I2S_SHIFT_RATE</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_N_ERR_SEG</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_GOOD_PACK_MAX</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_PLC_CONF1</name>
                    <addressOffset>0x90</addressOffset>
                    <description>I2S_PLC_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_SLIDE_WIN_LEN</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>I2S_BAD_OLA_WIN2_PARA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>I2S_BAD_OLA_WIN2_PARA_SHIFT</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>I2S_BAD_CEF_ATTEN_PARA_SHIFT</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>I2S_BAD_CEF_ATTEN_PARA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_PLC_CONF2</name>
                    <addressOffset>0x94</addressOffset>
                    <description>I2S_PLC_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_MIN_PERIOD</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_SEG_MOD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_ESCO_CONF0</name>
                    <addressOffset>0x98</addressOffset>
                    <description>I2S_ESCO_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_PLC2DMA_EN</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_PLC_EN</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_DEC_RESET</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_DEC_START</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_ESCO_CVSD_INF_EN</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_ESCO_CVSD_PACK_LEN_8K</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>I2S_ESCO_CVSD_DEC_PACK_ERR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_ESCO_CHAN_MOD</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_ESCO_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_SCO_CONF0</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>I2S_SCO_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_CVSD_ENC_RESET</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CVSD_ENC_START</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_SCO_NO_I2S_EN</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_SCO_WITH_I2S_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CONF1</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>I2S_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_TX_ZEROS_RM_EN</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_STOP_EN</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_PCM_BYPASS</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_PCM_CONF</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PCM_BYPASS</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PCM_CONF</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_PD_CONF</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>I2S_PD_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_PLC_MEM_FORCE_PU</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_PLC_MEM_FORCE_PD</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_FIFO_FORCE_PU</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_FIFO_FORCE_PD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CONF2</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>I2S_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_INTER_VALID_EN</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_EXT_ADC_START_EN</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_LCD_EN</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_DATA_ENABLE</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_DATA_ENABLE_TEST_EN</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_LCD_TX_SDX2_EN</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_LCD_TX_WRX2_EN</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CAMERA_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_CLKM_CONF</name>
                    <addressOffset>0xac</addressOffset>
                    <description>I2S_CLKM_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_CLKA_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CLK_EN</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CLKM_DIV_A</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CLKM_DIV_B</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2S_CLKM_DIV_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_SAMPLE_RATE_CONF</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>I2S_SAMPLE_RATE_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_RX_BITS_MOD</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_BITS_MOD</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_BCK_DIV_NUM</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_BCK_DIV_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_PDM_CONF</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>I2S_PDM_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_TX_PDM_HP_BYPASS</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_PDM_SINC_DSR_16_EN</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_SIGMADELTA_IN_SHIFT</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_SINC_IN_SHIFT</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_LP_IN_SHIFT</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_HP_IN_SHIFT</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_SINC_OSR2</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>I2S_PDM2PCM_CONV_EN</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_PCM2PDM_CONV_EN</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_RX_PDM_EN</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_PDM_FREQ_CONF</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>I2S_PDM_FREQ_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_TX_PDM_FP</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_PDM_FS</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_STATE</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>I2S_STATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_RX_FIFO_RESET_BACK</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_FIFO_RESET_BACK</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2S_TX_IDLE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2S_DATE</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>I2S_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2S_I2SDATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>I2C1_EXT</name>
            <baseAddress>0x3ff67000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SLCHOST</name>
            <baseAddress>0x3ff55000</baseAddress>
            <registers>
                <register>
                    <name>HOST_SLCHOST_FUNC2_0</name>
                    <addressOffset>0x10</addressOffset>
                    <description>HOST_SLCHOST_FUNC2_0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC_FUNC2_INT</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_FUNC2_1</name>
                    <addressOffset>0x14</addressOffset>
                    <description>HOST_SLCHOST_FUNC2_1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC_FUNC2_INT_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_FUNC2_2</name>
                    <addressOffset>0x20</addressOffset>
                    <description>HOST_SLCHOST_FUNC2_2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC_FUNC1_MDSTAT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_GPIO_STATUS0</name>
                    <addressOffset>0x34</addressOffset>
                    <description>HOST_SLCHOST_GPIO_STATUS0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_INT0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_GPIO_STATUS1</name>
                    <addressOffset>0x38</addressOffset>
                    <description>HOST_SLCHOST_GPIO_STATUS1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_INT1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_GPIO_IN0</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>HOST_SLCHOST_GPIO_IN0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_IN0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_GPIO_IN1</name>
                    <addressOffset>0x40</addressOffset>
                    <description>HOST_SLCHOST_GPIO_IN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_IN1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_TOKEN_RDATA</name>
                    <addressOffset>0x44</addressOffset>
                    <description>HOST_SLC0HOST_TOKEN_RDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC0_RX_PF_EOF</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>HOST_HOSTSLC0_TOKEN1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_PF_VALID</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0_HOST_PF</name>
                    <addressOffset>0x48</addressOffset>
                    <description>HOST_SLC0_HOST_PF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC0_PF_DATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1_HOST_PF</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>HOST_SLC1_HOST_PF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1_PF_DATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_INT_RAW</name>
                    <addressOffset>0x50</addressOffset>
                    <description>HOST_SLC0HOST_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_INT_RAW</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_HOST_RD_RETRY_INT_RAW</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_NEW_PACKET_INT_RAW</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT3_INT_RAW</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT2_INT_RAW</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT1_INT_RAW</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT0_INT_RAW</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_PF_VALID_INT_RAW</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TX_OVF_INT_RAW</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_UDF_INT_RAW</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TX_START_INT_RAW</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_START_INT_RAW</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_EOF_INT_RAW</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_SOF_INT_RAW</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_0TO1_INT_RAW</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_0TO1_INT_RAW</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_1TO0_INT_RAW</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_1TO0_INT_RAW</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT7_INT_RAW</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT6_INT_RAW</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT5_INT_RAW</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT4_INT_RAW</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT3_INT_RAW</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT2_INT_RAW</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT1_INT_RAW</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT0_INT_RAW</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_INT_RAW</name>
                    <addressOffset>0x54</addressOffset>
                    <description>HOST_SLC1HOST_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_HOST_RD_RETRY_INT_RAW</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT3_INT_RAW</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT2_INT_RAW</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT1_INT_RAW</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT0_INT_RAW</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_PF_VALID_INT_RAW</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TX_OVF_INT_RAW</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_UDF_INT_RAW</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TX_START_INT_RAW</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_START_INT_RAW</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_EOF_INT_RAW</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_SOF_INT_RAW</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_0TO1_INT_RAW</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_0TO1_INT_RAW</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_1TO0_INT_RAW</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_1TO0_INT_RAW</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT7_INT_RAW</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT6_INT_RAW</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT5_INT_RAW</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT4_INT_RAW</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT3_INT_RAW</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT2_INT_RAW</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT1_INT_RAW</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT0_INT_RAW</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_INT_ST</name>
                    <addressOffset>0x58</addressOffset>
                    <description>HOST_SLC0HOST_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_INT_ST</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_HOST_RD_RETRY_INT_ST</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_NEW_PACKET_INT_ST</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT3_INT_ST</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT2_INT_ST</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT1_INT_ST</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT0_INT_ST</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_PF_VALID_INT_ST</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TX_OVF_INT_ST</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_UDF_INT_ST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TX_START_INT_ST</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_START_INT_ST</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_EOF_INT_ST</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_SOF_INT_ST</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_0TO1_INT_ST</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_0TO1_INT_ST</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_1TO0_INT_ST</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_1TO0_INT_ST</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT7_INT_ST</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT6_INT_ST</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT5_INT_ST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT4_INT_ST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT3_INT_ST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT2_INT_ST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT1_INT_ST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT0_INT_ST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_INT_ST</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>HOST_SLC1HOST_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1_BT_RX_NEW_PACKET_INT_ST</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_HOST_RD_RETRY_INT_ST</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT3_INT_ST</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT2_INT_ST</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT1_INT_ST</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT0_INT_ST</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_PF_VALID_INT_ST</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TX_OVF_INT_ST</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_UDF_INT_ST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TX_START_INT_ST</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_START_INT_ST</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_EOF_INT_ST</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_SOF_INT_ST</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_0TO1_INT_ST</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_0TO1_INT_ST</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_1TO0_INT_ST</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_1TO0_INT_ST</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT7_INT_ST</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT6_INT_ST</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT5_INT_ST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT4_INT_ST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT3_INT_ST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT2_INT_ST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT1_INT_ST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT0_INT_ST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_PKT_LEN</name>
                    <addressOffset>0x60</addressOffset>
                    <description>HOST_SLCHOST_PKT_LEN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_HOSTSLC0_LEN_CHECK</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>HOST_HOSTSLC0_LEN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_STATE_W0</name>
                    <addressOffset>0x64</addressOffset>
                    <description>HOST_SLCHOST_STATE_W0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_STATE3</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_STATE2</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_STATE1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_STATE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_STATE_W1</name>
                    <addressOffset>0x68</addressOffset>
                    <description>HOST_SLCHOST_STATE_W1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_STATE7</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_STATE6</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_STATE5</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_STATE4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W0</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>HOST_SLCHOST_CONF_W0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF3</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF2</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W1</name>
                    <addressOffset>0x70</addressOffset>
                    <description>HOST_SLCHOST_CONF_W1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF7</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF6</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF5</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W2</name>
                    <addressOffset>0x74</addressOffset>
                    <description>HOST_SLCHOST_CONF_W2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF11</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF10</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF9</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF8</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W3</name>
                    <addressOffset>0x78</addressOffset>
                    <description>HOST_SLCHOST_CONF_W3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF15</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF14</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF13</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF12</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W4</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>HOST_SLCHOST_CONF_W4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF19</name>
                            <description>Interrupt to target CPU</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF18</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF17</name>
                            <description>SLC timeout enable</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF16</name>
                            <description>SLC timeout value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W5</name>
                    <addressOffset>0x80</addressOffset>
                    <description>HOST_SLCHOST_CONF_W5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF23</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF22</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF21</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF20</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W6</name>
                    <addressOffset>0x88</addressOffset>
                    <description>HOST_SLCHOST_CONF_W6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF27</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF26</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF25</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF24</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W7</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>HOST_SLCHOST_CONF_W7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF31</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF30</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF29</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF28</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_PKT_LEN0</name>
                    <addressOffset>0x90</addressOffset>
                    <description>HOST_SLCHOST_PKT_LEN0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_HOSTSLC0_LEN0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_PKT_LEN1</name>
                    <addressOffset>0x94</addressOffset>
                    <description>HOST_SLCHOST_PKT_LEN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_HOSTSLC0_LEN1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_PKT_LEN2</name>
                    <addressOffset>0x98</addressOffset>
                    <description>HOST_SLCHOST_PKT_LEN2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_HOSTSLC0_LEN2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W8</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>HOST_SLCHOST_CONF_W8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF35</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF34</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF33</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF32</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W9</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>HOST_SLCHOST_CONF_W9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF39</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF38</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF37</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF36</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W10</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>HOST_SLCHOST_CONF_W10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF43</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF42</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF41</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF40</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W11</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>HOST_SLCHOST_CONF_W11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF47</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF46</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF45</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF44</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W12</name>
                    <addressOffset>0xac</addressOffset>
                    <description>HOST_SLCHOST_CONF_W12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF51</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF50</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF49</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF48</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W13</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>HOST_SLCHOST_CONF_W13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF55</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF54</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF53</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF52</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W14</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>HOST_SLCHOST_CONF_W14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF59</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF58</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF57</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF56</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF_W15</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>HOST_SLCHOST_CONF_W15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CONF63</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF62</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF61</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_CONF60</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CHECK_SUM0</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>HOST_SLCHOST_CHECK_SUM0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CHECK_SUM0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CHECK_SUM1</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>HOST_SLCHOST_CHECK_SUM1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_CHECK_SUM1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_TOKEN_RDATA</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>HOST_SLC1HOST_TOKEN_RDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1_RX_PF_EOF</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>HOST_HOSTSLC1_TOKEN1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_PF_VALID</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_TOKEN_WDATA</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>HOST_SLC0HOST_TOKEN_WDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC0HOST_TOKEN1_WD</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TOKEN0_WD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_TOKEN_WDATA</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>HOST_SLC1HOST_TOKEN_WDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1HOST_TOKEN1_WD</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TOKEN0_WD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_TOKEN_CON</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>HOST_SLCHOST_TOKEN_CON</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC0HOST_LEN_WR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TOKEN1_WR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TOKEN0_WR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TOKEN1_DEC</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TOKEN0_DEC</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TOKEN1_WR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TOKEN0_WR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TOKEN1_DEC</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TOKEN0_DEC</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_INT_CLR</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>HOST_SLC0HOST_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_INT_CLR</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_HOST_RD_RETRY_INT_CLR</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_NEW_PACKET_INT_CLR</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT3_INT_CLR</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT2_INT_CLR</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT1_INT_CLR</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT0_INT_CLR</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_PF_VALID_INT_CLR</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TX_OVF_INT_CLR</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_UDF_INT_CLR</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TX_START_INT_CLR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_START_INT_CLR</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_EOF_INT_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_SOF_INT_CLR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_0TO1_INT_CLR</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_0TO1_INT_CLR</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_1TO0_INT_CLR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_1TO0_INT_CLR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT7_INT_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT6_INT_CLR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT5_INT_CLR</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT4_INT_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT3_INT_CLR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT2_INT_CLR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT1_INT_CLR</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT0_INT_CLR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_INT_CLR</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>HOST_SLC1HOST_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_HOST_RD_RETRY_INT_CLR</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT3_INT_CLR</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT2_INT_CLR</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT1_INT_CLR</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT0_INT_CLR</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_PF_VALID_INT_CLR</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TX_OVF_INT_CLR</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_UDF_INT_CLR</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TX_START_INT_CLR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_START_INT_CLR</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_EOF_INT_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_SOF_INT_CLR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_0TO1_INT_CLR</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_0TO1_INT_CLR</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_1TO0_INT_CLR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_1TO0_INT_CLR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT7_INT_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT6_INT_CLR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT5_INT_CLR</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT4_INT_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT3_INT_CLR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT2_INT_CLR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT1_INT_CLR</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT0_INT_CLR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_FUNC1_INT_ENA</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>HOST_SLC0HOST_FUNC1_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_FN1_GPIO_SDIO_INT_ENA</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_EXT_BIT3_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_EXT_BIT2_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_EXT_BIT1_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_EXT_BIT0_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_RX_PF_VALID_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TX_OVF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_RX_UDF_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0HOST_TX_START_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0HOST_RX_START_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0HOST_RX_EOF_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0HOST_RX_SOF_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_FUNC1_INT_ENA</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>HOST_SLC1HOST_FUNC1_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_EXT_BIT3_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_EXT_BIT2_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_EXT_BIT1_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_EXT_BIT0_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_RX_PF_VALID_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TX_OVF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_RX_UDF_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1HOST_TX_START_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1HOST_RX_START_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1HOST_RX_EOF_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1HOST_RX_SOF_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_FUNC2_INT_ENA</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>HOST_SLC0HOST_FUNC2_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_FN2_GPIO_SDIO_INT_ENA</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_EXT_BIT3_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_EXT_BIT2_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_EXT_BIT1_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_EXT_BIT0_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_RX_PF_VALID_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TX_OVF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_RX_UDF_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0HOST_TX_START_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0HOST_RX_START_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0HOST_RX_EOF_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0HOST_RX_SOF_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_FUNC2_INT_ENA</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>HOST_SLC1HOST_FUNC2_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_EXT_BIT3_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_EXT_BIT2_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_EXT_BIT1_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_EXT_BIT0_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_RX_PF_VALID_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TX_OVF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_RX_UDF_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1HOST_TX_START_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1HOST_RX_START_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1HOST_RX_EOF_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1HOST_RX_SOF_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_INT_ENA</name>
                    <addressOffset>0xec</addressOffset>
                    <description>HOST_SLC0HOST_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_INT_ENA</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_HOST_RD_RETRY_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT3_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT2_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT1_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT0_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_PF_VALID_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TX_OVF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_UDF_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TX_START_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_START_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_EOF_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_SOF_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_0TO1_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_0TO1_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT7_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT6_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT5_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT4_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT3_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT2_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT1_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT0_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_INT_ENA</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>HOST_SLC1HOST_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_HOST_RD_RETRY_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT3_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT2_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT1_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT0_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_PF_VALID_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TX_OVF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_UDF_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TX_START_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_START_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_EOF_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_SOF_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_0TO1_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_0TO1_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT7_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT6_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT5_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT4_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT3_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT2_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT1_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT0_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_RX_INFOR</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>HOST_SLC0HOST_RX_INFOR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC0HOST_RX_INFOR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_RX_INFOR</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>HOST_SLC1HOST_RX_INFOR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1HOST_RX_INFOR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_LEN_WD</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>HOST_SLC0HOST_LEN_WD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC0HOST_LEN_WD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC_APBWIN_WDATA</name>
                    <addressOffset>0x100</addressOffset>
                    <description>HOST_SLC_APBWIN_WDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC_APBWIN_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC_APBWIN_CONF</name>
                    <addressOffset>0x104</addressOffset>
                    <description>HOST_SLC_APBWIN_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC_APBWIN_START</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC_APBWIN_WR</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC_APBWIN_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC_APBWIN_RDATA</name>
                    <addressOffset>0x108</addressOffset>
                    <description>HOST_SLC_APBWIN_RDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC_APBWIN_RDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_RDCLR0</name>
                    <addressOffset>0x10c</addressOffset>
                    <description>HOST_SLCHOST_RDCLR0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_SLC0_BIT6_CLRADDR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_SLC0_BIT7_CLRADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_RDCLR1</name>
                    <addressOffset>0x110</addressOffset>
                    <description>HOST_SLCHOST_RDCLR1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_SLC1_BIT6_CLRADDR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLCHOST_SLC1_BIT7_CLRADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC0HOST_INT_ENA1</name>
                    <addressOffset>0x114</addressOffset>
                    <description>HOST_SLC0HOST_INT_ENA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_GPIO_SDIO_INT_ENA1</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_HOST_RD_RETRY_INT_ENA1</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_NEW_PACKET_INT_ENA1</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT3_INT_ENA1</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT2_INT_ENA1</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT1_INT_ENA1</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_EXT_BIT0_INT_ENA1</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_PF_VALID_INT_ENA1</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TX_OVF_INT_ENA1</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_RX_UDF_INT_ENA1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_TX_START_INT_ENA1</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_START_INT_ENA1</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_EOF_INT_ENA1</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0HOST_RX_SOF_INT_ENA1</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_0TO1_INT_ENA1</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_0TO1_INT_ENA1</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN1_1TO0_INT_ENA1</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOKEN0_1TO0_INT_ENA1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT7_INT_ENA1</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT6_INT_ENA1</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT5_INT_ENA1</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT4_INT_ENA1</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT3_INT_ENA1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT2_INT_ENA1</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT1_INT_ENA1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC0_TOHOST_BIT0_INT_ENA1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLC1HOST_INT_ENA1</name>
                    <addressOffset>0x118</addressOffset>
                    <description>HOST_SLC1HOST_INT_ENA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_HOST_RD_RETRY_INT_ENA1</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT3_INT_ENA1</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT2_INT_ENA1</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT1_INT_ENA1</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_EXT_BIT0_INT_ENA1</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_PF_VALID_INT_ENA1</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TX_OVF_INT_ENA1</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_RX_UDF_INT_ENA1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_TX_START_INT_ENA1</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_START_INT_ENA1</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_EOF_INT_ENA1</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1HOST_RX_SOF_INT_ENA1</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_0TO1_INT_ENA1</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_0TO1_INT_ENA1</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN1_1TO0_INT_ENA1</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOKEN0_1TO0_INT_ENA1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT7_INT_ENA1</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT6_INT_ENA1</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT5_INT_ENA1</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT4_INT_ENA1</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT3_INT_ENA1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT2_INT_ENA1</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT1_INT_ENA1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SLC1_TOHOST_BIT0_INT_ENA1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOSTDATE</name>
                    <addressOffset>0x178</addressOffset>
                    <description>HOST_SLCHOSTDATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOSTID</name>
                    <addressOffset>0x17c</addressOffset>
                    <description>HOST_SLCHOSTID</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SLCHOST_ID</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_CONF</name>
                    <addressOffset>0x1f0</addressOffset>
                    <description>HOST_SLCHOST_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_HSPEED_CON_EN</name>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SDIO_PAD_PULLUP</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SDIO20_INT_DELAY</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FRC_QUICK_IN</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FRC_POS_SAMP</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FRC_NEG_SAMP</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FRC_SDIO20</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>HOST_FRC_SDIO11</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HOST_SLCHOST_INF_ST</name>
                    <addressOffset>0x1f4</addressOffset>
                    <description>HOST_SLCHOST_INF_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HOST_SDIO_QUICK_IN</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SDIO_NEG_SAMP</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>HOST_SDIO20_MODE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>DPORT</name>
            <baseAddress>0x3ff00000</baseAddress>
            <registers>
                <register>
                    <name>DPORT_PRO_BOOT_REMAP_CTRL</name>
                    <addressOffset>0x0</addressOffset>
                    <description>DPORT_PRO_BOOT_REMAP_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_BOOT_REMAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_BOOT_REMAP_CTRL</name>
                    <addressOffset>0x4</addressOffset>
                    <description>DPORT_APP_BOOT_REMAP_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_BOOT_REMAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ACCESS_CHECK</name>
                    <addressOffset>0x8</addressOffset>
                    <description>DPORT_ACCESS_CHECK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_ACCESS_CHECK_APP</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_ACCESS_CHECK_PRO</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DPORT_APB_MASK0</name>
                    <addressOffset>0xc</addressOffset>
                    <description>DPORT_PRO_DPORT_APB_MASK0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRODPORT_APB_MASK0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DPORT_APB_MASK1</name>
                    <addressOffset>0x10</addressOffset>
                    <description>DPORT_PRO_DPORT_APB_MASK1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRODPORT_APB_MASK1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DPORT_APB_MASK0</name>
                    <addressOffset>0x14</addressOffset>
                    <description>DPORT_APP_DPORT_APB_MASK0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APPDPORT_APB_MASK0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DPORT_APB_MASK1</name>
                    <addressOffset>0x18</addressOffset>
                    <description>DPORT_APP_DPORT_APB_MASK1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APPDPORT_APB_MASK1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PERI_CLK_EN</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>DPORT_PERI_CLK_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PERI_CLK_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PERI_RST_EN</name>
                    <addressOffset>0x20</addressOffset>
                    <description>DPORT_PERI_RST_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PERI_RST_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_WIFI_BB_CFG</name>
                    <addressOffset>0x24</addressOffset>
                    <description>DPORT_WIFI_BB_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_WIFI_BB_CFG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_WIFI_BB_CFG_2</name>
                    <addressOffset>0x28</addressOffset>
                    <description>DPORT_WIFI_BB_CFG_2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_WIFI_BB_CFG_2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APPCPU_CTRL_A</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>DPORT_APPCPU_CTRL_A</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APPCPU_RESETTING</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APPCPU_CTRL_B</name>
                    <addressOffset>0x30</addressOffset>
                    <description>DPORT_APPCPU_CTRL_B</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APPCPU_CLKGATE_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APPCPU_CTRL_C</name>
                    <addressOffset>0x34</addressOffset>
                    <description>DPORT_APPCPU_CTRL_C</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APPCPU_RUNSTALL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APPCPU_CTRL_D</name>
                    <addressOffset>0x38</addressOffset>
                    <description>DPORT_APPCPU_CTRL_D</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APPCPU_BOOT_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CPU_PER_CONF</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>DPORT_CPU_PER_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_FAST_CLK_RTC_SEL</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_LOWSPEED_CLK_SEL</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CPUPERIOD_SEL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CACHE_CTRL</name>
                    <addressOffset>0x40</addressOffset>
                    <description>DPORT_PRO_CACHE_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_DRAM_HL</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SLAVE_REQ</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHB_SPI_REQ</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_SLAVE_REQ</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_AHB_SPI_REQ</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_DRAM_SPLIT</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_SINGLE_IRAM_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_3_EN</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_2_EN</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_1_EN</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_0_EN</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_FLUSH_DONE</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_FLUSH_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_ENABLE</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MODE</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CACHE_CTRL1</name>
                    <addressOffset>0x44</addressOffset>
                    <description>DPORT_PRO_CACHE_CTRL1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_MMU_IA_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CMMU_PD</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CMMU_FORCE_ON</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CMMU_FLASH_PAGE_MODE</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CMMU_SRAM_PAGE_MODE</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MASK_OPSDRAM</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MASK_DROM0</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MASK_DRAM1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MASK_IROM0</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MASK_IRAM1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MASK_IRAM0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CACHE_LOCK_0_ADDR</name>
                    <addressOffset>0x48</addressOffset>
                    <description>DPORT_PRO_CACHE_LOCK_0_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_0_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_0_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_0_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CACHE_LOCK_1_ADDR</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>DPORT_PRO_CACHE_LOCK_1_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_1_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_1_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_1_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CACHE_LOCK_2_ADDR</name>
                    <addressOffset>0x50</addressOffset>
                    <description>DPORT_PRO_CACHE_LOCK_2_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_2_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_2_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_2_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CACHE_LOCK_3_ADDR</name>
                    <addressOffset>0x54</addressOffset>
                    <description>DPORT_PRO_CACHE_LOCK_3_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_3_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_3_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_LOCK_3_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CACHE_CTRL</name>
                    <addressOffset>0x58</addressOffset>
                    <description>DPORT_APP_CACHE_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_DRAM_HL</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_SLAVE_REQ</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_AHB_SPI_REQ</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_DRAM_SPLIT</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_SINGLE_IRAM_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_3_EN</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_2_EN</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_1_EN</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_0_EN</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_FLUSH_DONE</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_FLUSH_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_ENABLE</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MODE</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CACHE_CTRL1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>DPORT_APP_CACHE_CTRL1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_MMU_IA_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CMMU_PD</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CMMU_FORCE_ON</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CMMU_FLASH_PAGE_MODE</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CMMU_SRAM_PAGE_MODE</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MASK_OPSDRAM</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MASK_DROM0</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MASK_DRAM1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MASK_IROM0</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MASK_IRAM1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MASK_IRAM0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CACHE_LOCK_0_ADDR</name>
                    <addressOffset>0x60</addressOffset>
                    <description>DPORT_APP_CACHE_LOCK_0_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_0_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_0_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_0_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CACHE_LOCK_1_ADDR</name>
                    <addressOffset>0x64</addressOffset>
                    <description>DPORT_APP_CACHE_LOCK_1_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_1_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_1_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_1_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CACHE_LOCK_2_ADDR</name>
                    <addressOffset>0x68</addressOffset>
                    <description>DPORT_APP_CACHE_LOCK_2_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_2_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_2_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_2_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CACHE_LOCK_3_ADDR</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>DPORT_APP_CACHE_LOCK_3_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_3_ADDR_MAX</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_3_ADDR_MIN</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_LOCK_3_ADDR_PRE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_TRACEMEM_MUX_MODE</name>
                    <addressOffset>0x70</addressOffset>
                    <description>DPORT_TRACEMEM_MUX_MODE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_TRACEMEM_MUX_MODE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TRACEMEM_ENA</name>
                    <addressOffset>0x74</addressOffset>
                    <description>DPORT_PRO_TRACEMEM_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TRACEMEM_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TRACEMEM_ENA</name>
                    <addressOffset>0x78</addressOffset>
                    <description>DPORT_APP_TRACEMEM_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TRACEMEM_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CACHE_MUX_MODE</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>DPORT_CACHE_MUX_MODE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CACHE_MUX_MODE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_PAGE_MODE</name>
                    <addressOffset>0x80</addressOffset>
                    <description>DPORT_IMMU_PAGE_MODE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_PAGE_MODE</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_INTERNAL_SRAM_IMMU_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_PAGE_MODE</name>
                    <addressOffset>0x84</addressOffset>
                    <description>DPORT_DMMU_PAGE_MODE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_PAGE_MODE</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_INTERNAL_SRAM_DMMU_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ROM_MPU_ENA</name>
                    <addressOffset>0x88</addressOffset>
                    <description>DPORT_ROM_MPU_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_ROM_MPU_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_ROM_MPU_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SHARE_ROM_MPU_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_MEM_PD_MASK</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>DPORT_MEM_PD_MASK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_LSLP_MEM_PD_MASK</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ROM_PD_CTRL</name>
                    <addressOffset>0x90</addressOffset>
                    <description>DPORT_ROM_PD_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHARE_ROM_PD</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_ROM_PD</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_ROM_PD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ROM_FO_CTRL</name>
                    <addressOffset>0x94</addressOffset>
                    <description>DPORT_ROM_FO_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHARE_ROM_FO</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_ROM_FO</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_ROM_FO</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SRAM_PD_CTRL_0</name>
                    <addressOffset>0x98</addressOffset>
                    <description>DPORT_SRAM_PD_CTRL_0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SRAM_PD_0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SRAM_PD_CTRL_1</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>DPORT_SRAM_PD_CTRL_1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SRAM_PD_1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SRAM_FO_CTRL_0</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>DPORT_SRAM_FO_CTRL_0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SRAM_FO_0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SRAM_FO_CTRL_1</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>DPORT_SRAM_FO_CTRL_1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SRAM_FO_1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IRAM_DRAM_AHB_SEL</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>DPORT_IRAM_DRAM_AHB_SEL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_MAC_DUMP_MODE</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_MASK_AHB</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_MASK_APP_DRAM</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_MASK_PRO_DRAM</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_MASK_APP_IRAM</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_MASK_PRO_IRAM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_TAG_FO_CTRL</name>
                    <addressOffset>0xac</addressOffset>
                    <description>DPORT_TAG_FO_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_TAG_PD</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_TAG_FORCE_ON</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_TAG_PD</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_TAG_FORCE_ON</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHB_LITE_MASK</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>DPORT_AHB_LITE_MASK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_AHB_LITE_SDHOST_PID_REG</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHB_LITE_MASK_APPDPORT</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHB_LITE_MASK_PRODPORT</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHB_LITE_MASK_SDIO</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHB_LITE_MASK_APP</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHB_LITE_MASK_PRO</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHB_MPU_TABLE_0</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>DPORT_AHB_MPU_TABLE_0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_AHB_ACCESS_GRANT_0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHB_MPU_TABLE_1</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>DPORT_AHB_MPU_TABLE_1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_AHB_ACCESS_GRANT_1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_HOST_INF_SEL</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>DPORT_HOST_INF_SEL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_LINK_DEVICE_SEL</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PERI_IO_SWAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PERIP_CLK_EN</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>DPORT_PERIP_CLK_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PERIP_CLK_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PERIP_RST_EN</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>DPORT_PERIP_RST_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PERIP_RST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SPI_DECRYPT_ENABLE</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SPI_ENCRYPT_ENABLE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SLAVE_SPI_MASK_APP</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SLAVE_SPI_MASK_PRO</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_WIFI_CLK_EN</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>DPORT_WIFI_CLK_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_WIFI_CLK_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CORE_RST_EN</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>DPORT_CORE_RST_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CORE_RST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_BT_LPCK_DIV_INT</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>DPORT_BT_LPCK_DIV_INT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_BTEXTWAKEUP_REQ</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_BT_LPCK_DIV_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_BT_LPCK_DIV_FRAC</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>DPORT_BT_LPCK_DIV_FRAC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_LPCLK_SEL_XTAL32K</name>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_LPCLK_SEL_XTAL</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_LPCLK_SEL_8M</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_LPCLK_SEL_RTC_SLOW</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_BT_LPCK_DIV_A</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_BT_LPCK_DIV_B</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CPU_INTR_FROM_CPU_0</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>DPORT_CPU_INTR_FROM_CPU_0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CPU_INTR_FROM_CPU_0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CPU_INTR_FROM_CPU_1</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>DPORT_CPU_INTR_FROM_CPU_1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CPU_INTR_FROM_CPU_1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CPU_INTR_FROM_CPU_2</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>DPORT_CPU_INTR_FROM_CPU_2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CPU_INTR_FROM_CPU_2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CPU_INTR_FROM_CPU_3</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>DPORT_CPU_INTR_FROM_CPU_3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CPU_INTR_FROM_CPU_3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_INTR_STATUS_0</name>
                    <addressOffset>0xec</addressOffset>
                    <description>DPORT_PRO_INTR_STATUS_0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_INTR_STATUS_0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_INTR_STATUS_1</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>DPORT_PRO_INTR_STATUS_1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_INTR_STATUS_1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_INTR_STATUS_2</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>DPORT_PRO_INTR_STATUS_2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_INTR_STATUS_2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_INTR_STATUS_0</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>DPORT_APP_INTR_STATUS_0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_INTR_STATUS_0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_INTR_STATUS_1</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>DPORT_APP_INTR_STATUS_1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_INTR_STATUS_1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_INTR_STATUS_2</name>
                    <addressOffset>0x100</addressOffset>
                    <description>DPORT_APP_INTR_STATUS_2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_INTR_STATUS_2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_MAC_INTR_MAP</name>
                    <addressOffset>0x104</addressOffset>
                    <description>DPORT_PRO_MAC_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_MAC_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_MAC_NMI_MAP</name>
                    <addressOffset>0x108</addressOffset>
                    <description>DPORT_PRO_MAC_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_MAC_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_BB_INT_MAP</name>
                    <addressOffset>0x10c</addressOffset>
                    <description>DPORT_PRO_BB_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_BB_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_BT_MAC_INT_MAP</name>
                    <addressOffset>0x110</addressOffset>
                    <description>DPORT_PRO_BT_MAC_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_BT_MAC_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_BT_BB_INT_MAP</name>
                    <addressOffset>0x114</addressOffset>
                    <description>DPORT_PRO_BT_BB_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_BT_BB_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_BT_BB_NMI_MAP</name>
                    <addressOffset>0x118</addressOffset>
                    <description>DPORT_PRO_BT_BB_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_BT_BB_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_RWBT_IRQ_MAP</name>
                    <addressOffset>0x11c</addressOffset>
                    <description>DPORT_PRO_RWBT_IRQ_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RWBT_IRQ_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_RWBLE_IRQ_MAP</name>
                    <addressOffset>0x120</addressOffset>
                    <description>DPORT_PRO_RWBLE_IRQ_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RWBLE_IRQ_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_RWBT_NMI_MAP</name>
                    <addressOffset>0x124</addressOffset>
                    <description>DPORT_PRO_RWBT_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RWBT_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_RWBLE_NMI_MAP</name>
                    <addressOffset>0x128</addressOffset>
                    <description>DPORT_PRO_RWBLE_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RWBLE_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SLC0_INTR_MAP</name>
                    <addressOffset>0x12c</addressOffset>
                    <description>DPORT_PRO_SLC0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SLC0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SLC1_INTR_MAP</name>
                    <addressOffset>0x130</addressOffset>
                    <description>DPORT_PRO_SLC1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SLC1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_UHCI0_INTR_MAP</name>
                    <addressOffset>0x134</addressOffset>
                    <description>DPORT_PRO_UHCI0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_UHCI0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_UHCI1_INTR_MAP</name>
                    <addressOffset>0x138</addressOffset>
                    <description>DPORT_PRO_UHCI1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_UHCI1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_T0_LEVEL_INT_MAP</name>
                    <addressOffset>0x13c</addressOffset>
                    <description>DPORT_PRO_TG_T0_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_T0_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_T1_LEVEL_INT_MAP</name>
                    <addressOffset>0x140</addressOffset>
                    <description>DPORT_PRO_TG_T1_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_T1_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_WDT_LEVEL_INT_MAP</name>
                    <addressOffset>0x144</addressOffset>
                    <description>DPORT_PRO_TG_WDT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_WDT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_LACT_LEVEL_INT_MAP</name>
                    <addressOffset>0x148</addressOffset>
                    <description>DPORT_PRO_TG_LACT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_LACT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_T0_LEVEL_INT_MAP</name>
                    <addressOffset>0x14c</addressOffset>
                    <description>DPORT_PRO_TG1_T0_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_T0_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_T1_LEVEL_INT_MAP</name>
                    <addressOffset>0x150</addressOffset>
                    <description>DPORT_PRO_TG1_T1_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_T1_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_WDT_LEVEL_INT_MAP</name>
                    <addressOffset>0x154</addressOffset>
                    <description>DPORT_PRO_TG1_WDT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_WDT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_LACT_LEVEL_INT_MAP</name>
                    <addressOffset>0x158</addressOffset>
                    <description>DPORT_PRO_TG1_LACT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_LACT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_GPIO_INTERRUPT_MAP</name>
                    <addressOffset>0x15c</addressOffset>
                    <description>DPORT_PRO_GPIO_INTERRUPT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_GPIO_INTERRUPT_PRO_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_GPIO_INTERRUPT_NMI_MAP</name>
                    <addressOffset>0x160</addressOffset>
                    <description>DPORT_PRO_GPIO_INTERRUPT_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP</name>
                    <addressOffset>0x164</addressOffset>
                    <description>DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CPU_INTR_FROM_CPU_0_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP</name>
                    <addressOffset>0x168</addressOffset>
                    <description>DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CPU_INTR_FROM_CPU_1_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP</name>
                    <addressOffset>0x16c</addressOffset>
                    <description>DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CPU_INTR_FROM_CPU_2_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP</name>
                    <addressOffset>0x170</addressOffset>
                    <description>DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CPU_INTR_FROM_CPU_3_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SPI_INTR_0_MAP</name>
                    <addressOffset>0x174</addressOffset>
                    <description>DPORT_PRO_SPI_INTR_0_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SPI_INTR_0_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SPI_INTR_1_MAP</name>
                    <addressOffset>0x178</addressOffset>
                    <description>DPORT_PRO_SPI_INTR_1_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SPI_INTR_1_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SPI_INTR_2_MAP</name>
                    <addressOffset>0x17c</addressOffset>
                    <description>DPORT_PRO_SPI_INTR_2_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SPI_INTR_2_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SPI_INTR_3_MAP</name>
                    <addressOffset>0x180</addressOffset>
                    <description>DPORT_PRO_SPI_INTR_3_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SPI_INTR_3_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_I2S0_INT_MAP</name>
                    <addressOffset>0x184</addressOffset>
                    <description>DPORT_PRO_I2S0_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_I2S0_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_I2S1_INT_MAP</name>
                    <addressOffset>0x188</addressOffset>
                    <description>DPORT_PRO_I2S1_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_I2S1_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_UART_INTR_MAP</name>
                    <addressOffset>0x18c</addressOffset>
                    <description>DPORT_PRO_UART_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_UART_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_UART1_INTR_MAP</name>
                    <addressOffset>0x190</addressOffset>
                    <description>DPORT_PRO_UART1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_UART1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_UART2_INTR_MAP</name>
                    <addressOffset>0x194</addressOffset>
                    <description>DPORT_PRO_UART2_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_UART2_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SDIO_HOST_INTERRUPT_MAP</name>
                    <addressOffset>0x198</addressOffset>
                    <description>DPORT_PRO_SDIO_HOST_INTERRUPT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SDIO_HOST_INTERRUPT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_EMAC_INT_MAP</name>
                    <addressOffset>0x19c</addressOffset>
                    <description>DPORT_PRO_EMAC_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_EMAC_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_PWM0_INTR_MAP</name>
                    <addressOffset>0x1a0</addressOffset>
                    <description>DPORT_PRO_PWM0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_PWM0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_PWM1_INTR_MAP</name>
                    <addressOffset>0x1a4</addressOffset>
                    <description>DPORT_PRO_PWM1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_PWM1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_PWM2_INTR_MAP</name>
                    <addressOffset>0x1a8</addressOffset>
                    <description>DPORT_PRO_PWM2_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_PWM2_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_PWM3_INTR_MAP</name>
                    <addressOffset>0x1ac</addressOffset>
                    <description>DPORT_PRO_PWM3_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_PWM3_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_LEDC_INT_MAP</name>
                    <addressOffset>0x1b0</addressOffset>
                    <description>DPORT_PRO_LEDC_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_LEDC_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_EFUSE_INT_MAP</name>
                    <addressOffset>0x1b4</addressOffset>
                    <description>DPORT_PRO_EFUSE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_EFUSE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CAN_INT_MAP</name>
                    <addressOffset>0x1b8</addressOffset>
                    <description>DPORT_PRO_CAN_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CAN_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_RTC_CORE_INTR_MAP</name>
                    <addressOffset>0x1bc</addressOffset>
                    <description>DPORT_PRO_RTC_CORE_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RTC_CORE_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_RMT_INTR_MAP</name>
                    <addressOffset>0x1c0</addressOffset>
                    <description>DPORT_PRO_RMT_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RMT_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_PCNT_INTR_MAP</name>
                    <addressOffset>0x1c4</addressOffset>
                    <description>DPORT_PRO_PCNT_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_PCNT_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_I2C_EXT0_INTR_MAP</name>
                    <addressOffset>0x1c8</addressOffset>
                    <description>DPORT_PRO_I2C_EXT0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_I2C_EXT0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_I2C_EXT1_INTR_MAP</name>
                    <addressOffset>0x1cc</addressOffset>
                    <description>DPORT_PRO_I2C_EXT1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_I2C_EXT1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_RSA_INTR_MAP</name>
                    <addressOffset>0x1d0</addressOffset>
                    <description>DPORT_PRO_RSA_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RSA_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SPI1_DMA_INT_MAP</name>
                    <addressOffset>0x1d4</addressOffset>
                    <description>DPORT_PRO_SPI1_DMA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SPI1_DMA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SPI2_DMA_INT_MAP</name>
                    <addressOffset>0x1d8</addressOffset>
                    <description>DPORT_PRO_SPI2_DMA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SPI2_DMA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_SPI3_DMA_INT_MAP</name>
                    <addressOffset>0x1dc</addressOffset>
                    <description>DPORT_PRO_SPI3_DMA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_SPI3_DMA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_WDG_INT_MAP</name>
                    <addressOffset>0x1e0</addressOffset>
                    <description>DPORT_PRO_WDG_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_WDG_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TIMER_INT1_MAP</name>
                    <addressOffset>0x1e4</addressOffset>
                    <description>DPORT_PRO_TIMER_INT1_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TIMER_INT1_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TIMER_INT2_MAP</name>
                    <addressOffset>0x1e8</addressOffset>
                    <description>DPORT_PRO_TIMER_INT2_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TIMER_INT2_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_T0_EDGE_INT_MAP</name>
                    <addressOffset>0x1ec</addressOffset>
                    <description>DPORT_PRO_TG_T0_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_T0_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_T1_EDGE_INT_MAP</name>
                    <addressOffset>0x1f0</addressOffset>
                    <description>DPORT_PRO_TG_T1_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_T1_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_WDT_EDGE_INT_MAP</name>
                    <addressOffset>0x1f4</addressOffset>
                    <description>DPORT_PRO_TG_WDT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_WDT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG_LACT_EDGE_INT_MAP</name>
                    <addressOffset>0x1f8</addressOffset>
                    <description>DPORT_PRO_TG_LACT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG_LACT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_T0_EDGE_INT_MAP</name>
                    <addressOffset>0x1fc</addressOffset>
                    <description>DPORT_PRO_TG1_T0_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_T0_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_T1_EDGE_INT_MAP</name>
                    <addressOffset>0x200</addressOffset>
                    <description>DPORT_PRO_TG1_T1_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_T1_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_WDT_EDGE_INT_MAP</name>
                    <addressOffset>0x204</addressOffset>
                    <description>DPORT_PRO_TG1_WDT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_WDT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_TG1_LACT_EDGE_INT_MAP</name>
                    <addressOffset>0x208</addressOffset>
                    <description>DPORT_PRO_TG1_LACT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_TG1_LACT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_MMU_IA_INT_MAP</name>
                    <addressOffset>0x20c</addressOffset>
                    <description>DPORT_PRO_MMU_IA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_MMU_IA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_MPU_IA_INT_MAP</name>
                    <addressOffset>0x210</addressOffset>
                    <description>DPORT_PRO_MPU_IA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_MPU_IA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CACHE_IA_INT_MAP</name>
                    <addressOffset>0x214</addressOffset>
                    <description>DPORT_PRO_CACHE_IA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_IA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_MAC_INTR_MAP</name>
                    <addressOffset>0x218</addressOffset>
                    <description>DPORT_APP_MAC_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_MAC_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_MAC_NMI_MAP</name>
                    <addressOffset>0x21c</addressOffset>
                    <description>DPORT_APP_MAC_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_MAC_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_BB_INT_MAP</name>
                    <addressOffset>0x220</addressOffset>
                    <description>DPORT_APP_BB_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_BB_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_BT_MAC_INT_MAP</name>
                    <addressOffset>0x224</addressOffset>
                    <description>DPORT_APP_BT_MAC_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_BT_MAC_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_BT_BB_INT_MAP</name>
                    <addressOffset>0x228</addressOffset>
                    <description>DPORT_APP_BT_BB_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_BT_BB_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_BT_BB_NMI_MAP</name>
                    <addressOffset>0x22c</addressOffset>
                    <description>DPORT_APP_BT_BB_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_BT_BB_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_RWBT_IRQ_MAP</name>
                    <addressOffset>0x230</addressOffset>
                    <description>DPORT_APP_RWBT_IRQ_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RWBT_IRQ_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_RWBLE_IRQ_MAP</name>
                    <addressOffset>0x234</addressOffset>
                    <description>DPORT_APP_RWBLE_IRQ_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RWBLE_IRQ_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_RWBT_NMI_MAP</name>
                    <addressOffset>0x238</addressOffset>
                    <description>DPORT_APP_RWBT_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RWBT_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_RWBLE_NMI_MAP</name>
                    <addressOffset>0x23c</addressOffset>
                    <description>DPORT_APP_RWBLE_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RWBLE_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SLC0_INTR_MAP</name>
                    <addressOffset>0x240</addressOffset>
                    <description>DPORT_APP_SLC0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SLC0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SLC1_INTR_MAP</name>
                    <addressOffset>0x244</addressOffset>
                    <description>DPORT_APP_SLC1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SLC1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_UHCI0_INTR_MAP</name>
                    <addressOffset>0x248</addressOffset>
                    <description>DPORT_APP_UHCI0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_UHCI0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_UHCI1_INTR_MAP</name>
                    <addressOffset>0x24c</addressOffset>
                    <description>DPORT_APP_UHCI1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_UHCI1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_T0_LEVEL_INT_MAP</name>
                    <addressOffset>0x250</addressOffset>
                    <description>DPORT_APP_TG_T0_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_T0_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_T1_LEVEL_INT_MAP</name>
                    <addressOffset>0x254</addressOffset>
                    <description>DPORT_APP_TG_T1_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_T1_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_WDT_LEVEL_INT_MAP</name>
                    <addressOffset>0x258</addressOffset>
                    <description>DPORT_APP_TG_WDT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_WDT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_LACT_LEVEL_INT_MAP</name>
                    <addressOffset>0x25c</addressOffset>
                    <description>DPORT_APP_TG_LACT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_LACT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_T0_LEVEL_INT_MAP</name>
                    <addressOffset>0x260</addressOffset>
                    <description>DPORT_APP_TG1_T0_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_T0_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_T1_LEVEL_INT_MAP</name>
                    <addressOffset>0x264</addressOffset>
                    <description>DPORT_APP_TG1_T1_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_T1_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_WDT_LEVEL_INT_MAP</name>
                    <addressOffset>0x268</addressOffset>
                    <description>DPORT_APP_TG1_WDT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_WDT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_LACT_LEVEL_INT_MAP</name>
                    <addressOffset>0x26c</addressOffset>
                    <description>DPORT_APP_TG1_LACT_LEVEL_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_LACT_LEVEL_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_GPIO_INTERRUPT_MAP</name>
                    <addressOffset>0x270</addressOffset>
                    <description>DPORT_APP_GPIO_INTERRUPT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_GPIO_INTERRUPT_APP_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_GPIO_INTERRUPT_NMI_MAP</name>
                    <addressOffset>0x274</addressOffset>
                    <description>DPORT_APP_GPIO_INTERRUPT_NMI_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_GPIO_INTERRUPT_APP_NMI_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_INTR_FROM_CPU_0_MAP</name>
                    <addressOffset>0x278</addressOffset>
                    <description>DPORT_APP_CPU_INTR_FROM_CPU_0_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CPU_INTR_FROM_CPU_0_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_INTR_FROM_CPU_1_MAP</name>
                    <addressOffset>0x27c</addressOffset>
                    <description>DPORT_APP_CPU_INTR_FROM_CPU_1_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CPU_INTR_FROM_CPU_1_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_INTR_FROM_CPU_2_MAP</name>
                    <addressOffset>0x280</addressOffset>
                    <description>DPORT_APP_CPU_INTR_FROM_CPU_2_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CPU_INTR_FROM_CPU_2_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_INTR_FROM_CPU_3_MAP</name>
                    <addressOffset>0x284</addressOffset>
                    <description>DPORT_APP_CPU_INTR_FROM_CPU_3_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CPU_INTR_FROM_CPU_3_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SPI_INTR_0_MAP</name>
                    <addressOffset>0x288</addressOffset>
                    <description>DPORT_APP_SPI_INTR_0_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SPI_INTR_0_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SPI_INTR_1_MAP</name>
                    <addressOffset>0x28c</addressOffset>
                    <description>DPORT_APP_SPI_INTR_1_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SPI_INTR_1_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SPI_INTR_2_MAP</name>
                    <addressOffset>0x290</addressOffset>
                    <description>DPORT_APP_SPI_INTR_2_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SPI_INTR_2_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SPI_INTR_3_MAP</name>
                    <addressOffset>0x294</addressOffset>
                    <description>DPORT_APP_SPI_INTR_3_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SPI_INTR_3_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_I2S0_INT_MAP</name>
                    <addressOffset>0x298</addressOffset>
                    <description>DPORT_APP_I2S0_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_I2S0_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_I2S1_INT_MAP</name>
                    <addressOffset>0x29c</addressOffset>
                    <description>DPORT_APP_I2S1_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_I2S1_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_UART_INTR_MAP</name>
                    <addressOffset>0x2a0</addressOffset>
                    <description>DPORT_APP_UART_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_UART_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_UART1_INTR_MAP</name>
                    <addressOffset>0x2a4</addressOffset>
                    <description>DPORT_APP_UART1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_UART1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_UART2_INTR_MAP</name>
                    <addressOffset>0x2a8</addressOffset>
                    <description>DPORT_APP_UART2_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_UART2_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SDIO_HOST_INTERRUPT_MAP</name>
                    <addressOffset>0x2ac</addressOffset>
                    <description>DPORT_APP_SDIO_HOST_INTERRUPT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SDIO_HOST_INTERRUPT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_EMAC_INT_MAP</name>
                    <addressOffset>0x2b0</addressOffset>
                    <description>DPORT_APP_EMAC_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_EMAC_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_PWM0_INTR_MAP</name>
                    <addressOffset>0x2b4</addressOffset>
                    <description>DPORT_APP_PWM0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_PWM0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_PWM1_INTR_MAP</name>
                    <addressOffset>0x2b8</addressOffset>
                    <description>DPORT_APP_PWM1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_PWM1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_PWM2_INTR_MAP</name>
                    <addressOffset>0x2bc</addressOffset>
                    <description>DPORT_APP_PWM2_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_PWM2_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_PWM3_INTR_MAP</name>
                    <addressOffset>0x2c0</addressOffset>
                    <description>DPORT_APP_PWM3_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_PWM3_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_LEDC_INT_MAP</name>
                    <addressOffset>0x2c4</addressOffset>
                    <description>DPORT_APP_LEDC_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_LEDC_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_EFUSE_INT_MAP</name>
                    <addressOffset>0x2c8</addressOffset>
                    <description>DPORT_APP_EFUSE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_EFUSE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CAN_INT_MAP</name>
                    <addressOffset>0x2cc</addressOffset>
                    <description>DPORT_APP_CAN_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CAN_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_RTC_CORE_INTR_MAP</name>
                    <addressOffset>0x2d0</addressOffset>
                    <description>DPORT_APP_RTC_CORE_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RTC_CORE_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_RMT_INTR_MAP</name>
                    <addressOffset>0x2d4</addressOffset>
                    <description>DPORT_APP_RMT_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RMT_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_PCNT_INTR_MAP</name>
                    <addressOffset>0x2d8</addressOffset>
                    <description>DPORT_APP_PCNT_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_PCNT_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_I2C_EXT0_INTR_MAP</name>
                    <addressOffset>0x2dc</addressOffset>
                    <description>DPORT_APP_I2C_EXT0_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_I2C_EXT0_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_I2C_EXT1_INTR_MAP</name>
                    <addressOffset>0x2e0</addressOffset>
                    <description>DPORT_APP_I2C_EXT1_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_I2C_EXT1_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_RSA_INTR_MAP</name>
                    <addressOffset>0x2e4</addressOffset>
                    <description>DPORT_APP_RSA_INTR_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RSA_INTR_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SPI1_DMA_INT_MAP</name>
                    <addressOffset>0x2e8</addressOffset>
                    <description>DPORT_APP_SPI1_DMA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SPI1_DMA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SPI2_DMA_INT_MAP</name>
                    <addressOffset>0x2ec</addressOffset>
                    <description>DPORT_APP_SPI2_DMA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SPI2_DMA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_SPI3_DMA_INT_MAP</name>
                    <addressOffset>0x2f0</addressOffset>
                    <description>DPORT_APP_SPI3_DMA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_SPI3_DMA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_WDG_INT_MAP</name>
                    <addressOffset>0x2f4</addressOffset>
                    <description>DPORT_APP_WDG_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_WDG_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TIMER_INT1_MAP</name>
                    <addressOffset>0x2f8</addressOffset>
                    <description>DPORT_APP_TIMER_INT1_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TIMER_INT1_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TIMER_INT2_MAP</name>
                    <addressOffset>0x2fc</addressOffset>
                    <description>DPORT_APP_TIMER_INT2_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TIMER_INT2_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_T0_EDGE_INT_MAP</name>
                    <addressOffset>0x300</addressOffset>
                    <description>DPORT_APP_TG_T0_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_T0_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_T1_EDGE_INT_MAP</name>
                    <addressOffset>0x304</addressOffset>
                    <description>DPORT_APP_TG_T1_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_T1_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_WDT_EDGE_INT_MAP</name>
                    <addressOffset>0x308</addressOffset>
                    <description>DPORT_APP_TG_WDT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_WDT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG_LACT_EDGE_INT_MAP</name>
                    <addressOffset>0x30c</addressOffset>
                    <description>DPORT_APP_TG_LACT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG_LACT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_T0_EDGE_INT_MAP</name>
                    <addressOffset>0x310</addressOffset>
                    <description>DPORT_APP_TG1_T0_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_T0_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_T1_EDGE_INT_MAP</name>
                    <addressOffset>0x314</addressOffset>
                    <description>DPORT_APP_TG1_T1_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_T1_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_WDT_EDGE_INT_MAP</name>
                    <addressOffset>0x318</addressOffset>
                    <description>DPORT_APP_TG1_WDT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_WDT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_TG1_LACT_EDGE_INT_MAP</name>
                    <addressOffset>0x31c</addressOffset>
                    <description>DPORT_APP_TG1_LACT_EDGE_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_TG1_LACT_EDGE_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_MMU_IA_INT_MAP</name>
                    <addressOffset>0x320</addressOffset>
                    <description>DPORT_APP_MMU_IA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_MMU_IA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_MPU_IA_INT_MAP</name>
                    <addressOffset>0x324</addressOffset>
                    <description>DPORT_APP_MPU_IA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_MPU_IA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CACHE_IA_INT_MAP</name>
                    <addressOffset>0x328</addressOffset>
                    <description>DPORT_APP_CACHE_IA_INT_MAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_IA_INT_MAP</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_UART</name>
                    <addressOffset>0x32c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_UART</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_UART_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SPI1</name>
                    <addressOffset>0x330</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SPI1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SPI1_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SPI0</name>
                    <addressOffset>0x334</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SPI0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SPI0_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_GPIO</name>
                    <addressOffset>0x338</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_GPIO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_GPIO_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_FE2</name>
                    <addressOffset>0x33c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_FE2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_FE2_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_FE</name>
                    <addressOffset>0x340</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_FE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_FE_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_TIMER</name>
                    <addressOffset>0x344</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_TIMER</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_TIMER_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_RTC</name>
                    <addressOffset>0x348</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_RTC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RTC_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_IO_MUX</name>
                    <addressOffset>0x34c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_IO_MUX</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IOMUX_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_WDG</name>
                    <addressOffset>0x350</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_WDG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_WDG_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_HINF</name>
                    <addressOffset>0x354</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_HINF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_HINF_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_UHCI1</name>
                    <addressOffset>0x358</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_UHCI1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_UHCI1_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_MISC</name>
                    <addressOffset>0x35c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_MISC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_MISC_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_I2C</name>
                    <addressOffset>0x360</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_I2C</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_I2C_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_I2S0</name>
                    <addressOffset>0x364</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_I2S0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_I2S0_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_UART1</name>
                    <addressOffset>0x368</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_UART1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_UART1_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_BT</name>
                    <addressOffset>0x36c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_BT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_BT_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_BT_BUFFER</name>
                    <addressOffset>0x370</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_BT_BUFFER</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_BTBUFFER_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_I2C_EXT0</name>
                    <addressOffset>0x374</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_I2C_EXT0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_I2CEXT0_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_UHCI0</name>
                    <addressOffset>0x378</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_UHCI0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_UHCI0_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SLCHOST</name>
                    <addressOffset>0x37c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SLCHOST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SLCHOST_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_RMT</name>
                    <addressOffset>0x380</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_RMT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RMT_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_PCNT</name>
                    <addressOffset>0x384</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_PCNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PCNT_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SLC</name>
                    <addressOffset>0x388</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SLC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SLC_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_LEDC</name>
                    <addressOffset>0x38c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_LEDC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_LEDC_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_EFUSE</name>
                    <addressOffset>0x390</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_EFUSE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_EFUSE_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SPI_ENCRYPT</name>
                    <addressOffset>0x394</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SPI_ENCRYPT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SPI_ENCRYPY_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_BB</name>
                    <addressOffset>0x398</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_BB</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_BB_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_PWM0</name>
                    <addressOffset>0x39c</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_PWM0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PWM0_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_TIMERGROUP</name>
                    <addressOffset>0x3a0</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_TIMERGROUP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_TIMERGROUP_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_TIMERGROUP1</name>
                    <addressOffset>0x3a4</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_TIMERGROUP1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_TIMERGROUP1_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SPI2</name>
                    <addressOffset>0x3a8</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SPI2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SPI2_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SPI3</name>
                    <addressOffset>0x3ac</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SPI3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SPI3_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_APB_CTRL</name>
                    <addressOffset>0x3b0</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_APB_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APBCTRL_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_I2C_EXT1</name>
                    <addressOffset>0x3b4</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_I2C_EXT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_I2CEXT1_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_SDIO_HOST</name>
                    <addressOffset>0x3b8</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_SDIO_HOST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SDIOHOST_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_EMAC</name>
                    <addressOffset>0x3bc</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_EMAC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_EMAC_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_CAN</name>
                    <addressOffset>0x3c0</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_CAN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CAN_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_PWM1</name>
                    <addressOffset>0x3c4</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_PWM1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PWM1_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_I2S1</name>
                    <addressOffset>0x3c8</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_I2S1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_I2S1_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_UART2</name>
                    <addressOffset>0x3cc</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_UART2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_UART2_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_PWM2</name>
                    <addressOffset>0x3d0</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_PWM2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PWM2_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_PWM3</name>
                    <addressOffset>0x3d4</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_PWM3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PWM3_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_RWBT</name>
                    <addressOffset>0x3d8</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_RWBT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RWBT_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_BTMAC</name>
                    <addressOffset>0x3dc</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_BTMAC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_BTMAC_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_WIFIMAC</name>
                    <addressOffset>0x3e0</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_WIFIMAC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_WIFIMAC_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_AHBLITE_MPU_TABLE_PWR</name>
                    <addressOffset>0x3e4</addressOffset>
                    <description>DPORT_AHBLITE_MPU_TABLE_PWR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PWR_ACCESS_GRANT_CONFIG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_MEM_ACCESS_DBUG0</name>
                    <addressOffset>0x3e8</addressOffset>
                    <description>DPORT_MEM_ACCESS_DBUG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_INTERNAL_SRAM_MMU_MULTI_HIT</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_INTERNAL_SRAM_IA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_INTERNAL_SRAM_MMU_AD</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SHARE_ROM_IA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SHARE_ROM_MPU_AD</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_ROM_IA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_ROM_MPU_AD</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_ROM_IA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_ROM_MPU_AD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_MEM_ACCESS_DBUG1</name>
                    <addressOffset>0x3ec</addressOffset>
                    <description>DPORT_MEM_ACCESS_DBUG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_AHBLITE_IA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHBLITE_ACCESS_DENY</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AHB_ACCESS_DENY</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PIDGEN_IA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_ARB_IA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_INTERNAL_SRAM_MMU_MISS</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG0</name>
                    <addressOffset>0x3f0</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_RX_END</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_SLAVE_WDATA_V</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_SLAVE_WR</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_TX_END</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_WR_BAK_TO_READ</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_STATE</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_IA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CACHE_MMU_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG1</name>
                    <addressOffset>0x3f4</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CTAG_RAM_RDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG2</name>
                    <addressOffset>0x3f8</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_VADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>27</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG3</name>
                    <addressOffset>0x3fc</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CACHE_IRAM0_PID_ERROR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CPU_DISABLED_CACHE_IA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG4</name>
                    <addressOffset>0x400</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_DRAM1ADDR0_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG5</name>
                    <addressOffset>0x404</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_DROM0ADDR0_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG6</name>
                    <addressOffset>0x408</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_IRAM0ADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG7</name>
                    <addressOffset>0x40c</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_IRAM1ADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG8</name>
                    <addressOffset>0x410</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_IROM0ADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_DCACHE_DBUG9</name>
                    <addressOffset>0x414</addressOffset>
                    <description>DPORT_PRO_DCACHE_DBUG9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_OPSDRAMADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG0</name>
                    <addressOffset>0x418</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_RX_END</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_SLAVE_WDATA_V</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_SLAVE_WR</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_TX_END</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_WR_BAK_TO_READ</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_STATE</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_IA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CACHE_MMU_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG1</name>
                    <addressOffset>0x41c</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CTAG_RAM_RDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG2</name>
                    <addressOffset>0x420</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_VADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>27</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG3</name>
                    <addressOffset>0x424</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CACHE_IRAM0_PID_ERROR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CPU_DISABLED_CACHE_IA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG4</name>
                    <addressOffset>0x428</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_DRAM1ADDR0_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG5</name>
                    <addressOffset>0x42c</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_DROM0ADDR0_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG6</name>
                    <addressOffset>0x430</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_IRAM0ADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG7</name>
                    <addressOffset>0x434</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_IRAM1ADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG8</name>
                    <addressOffset>0x438</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_IROM0ADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_DCACHE_DBUG9</name>
                    <addressOffset>0x43c</addressOffset>
                    <description>DPORT_APP_DCACHE_DBUG9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_OPSDRAMADDR_IA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_CTRL</name>
                    <addressOffset>0x440</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CPU_PDEBUG_ENABLE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CPU_RECORD_DISABLE</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PRO_CPU_RECORD_ENABLE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_STATUS</name>
                    <addressOffset>0x444</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_CPU_RECORDING</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PID</name>
                    <addressOffset>0x448</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PID</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PID</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PDEBUGINST</name>
                    <addressOffset>0x44c</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PDEBUGINST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PDEBUGINST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PDEBUGSTATUS</name>
                    <addressOffset>0x450</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PDEBUGSTATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PDEBUGSTATUS</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PDEBUGDATA</name>
                    <addressOffset>0x454</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PDEBUGDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PDEBUGDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PDEBUGPC</name>
                    <addressOffset>0x458</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PDEBUGPC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PDEBUGPC</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PDEBUGLS0STAT</name>
                    <addressOffset>0x45c</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PDEBUGLS0STAT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PDEBUGLS0STAT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PDEBUGLS0ADDR</name>
                    <addressOffset>0x460</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PDEBUGLS0ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PDEBUGLS0ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_CPU_RECORD_PDEBUGLS0DATA</name>
                    <addressOffset>0x464</addressOffset>
                    <description>DPORT_PRO_CPU_RECORD_PDEBUGLS0DATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_PRO_PDEBUGLS0DATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_CTRL</name>
                    <addressOffset>0x468</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CPU_PDEBUG_ENABLE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CPU_RECORD_DISABLE</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_APP_CPU_RECORD_ENABLE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_STATUS</name>
                    <addressOffset>0x46c</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_CPU_RECORDING</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PID</name>
                    <addressOffset>0x470</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PID</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PID</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PDEBUGINST</name>
                    <addressOffset>0x474</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PDEBUGINST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PDEBUGINST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PDEBUGSTATUS</name>
                    <addressOffset>0x478</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PDEBUGSTATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PDEBUGSTATUS</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PDEBUGDATA</name>
                    <addressOffset>0x47c</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PDEBUGDATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PDEBUGDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PDEBUGPC</name>
                    <addressOffset>0x480</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PDEBUGPC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PDEBUGPC</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PDEBUGLS0STAT</name>
                    <addressOffset>0x484</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PDEBUGLS0STAT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PDEBUGLS0STAT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PDEBUGLS0ADDR</name>
                    <addressOffset>0x488</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PDEBUGLS0ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PDEBUGLS0ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_CPU_RECORD_PDEBUGLS0DATA</name>
                    <addressOffset>0x48c</addressOffset>
                    <description>DPORT_APP_CPU_RECORD_PDEBUGLS0DATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RECORD_APP_PDEBUGLS0DATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_RSA_PD_CTRL</name>
                    <addressOffset>0x490</addressOffset>
                    <description>DPORT_RSA_PD_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_RSA_PD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ROM_MPU_TABLE0</name>
                    <addressOffset>0x494</addressOffset>
                    <description>DPORT_ROM_MPU_TABLE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_ROM_MPU_TABLE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ROM_MPU_TABLE1</name>
                    <addressOffset>0x498</addressOffset>
                    <description>DPORT_ROM_MPU_TABLE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_ROM_MPU_TABLE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ROM_MPU_TABLE2</name>
                    <addressOffset>0x49c</addressOffset>
                    <description>DPORT_ROM_MPU_TABLE2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_ROM_MPU_TABLE2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_ROM_MPU_TABLE3</name>
                    <addressOffset>0x4a0</addressOffset>
                    <description>DPORT_ROM_MPU_TABLE3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_ROM_MPU_TABLE3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE0</name>
                    <addressOffset>0x4a4</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE1</name>
                    <addressOffset>0x4a8</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE2</name>
                    <addressOffset>0x4ac</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE3</name>
                    <addressOffset>0x4b0</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE4</name>
                    <addressOffset>0x4b4</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE5</name>
                    <addressOffset>0x4b8</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE5</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE6</name>
                    <addressOffset>0x4bc</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE6</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE7</name>
                    <addressOffset>0x4c0</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE7</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE8</name>
                    <addressOffset>0x4c4</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE8</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE9</name>
                    <addressOffset>0x4c8</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE9</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE10</name>
                    <addressOffset>0x4cc</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE10</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE11</name>
                    <addressOffset>0x4d0</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE11</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE12</name>
                    <addressOffset>0x4d4</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE12</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE13</name>
                    <addressOffset>0x4d8</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE13</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE14</name>
                    <addressOffset>0x4dc</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE14</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE15</name>
                    <addressOffset>0x4e0</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE15</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE16</name>
                    <addressOffset>0x4e4</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE16</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE16</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE17</name>
                    <addressOffset>0x4e8</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE17</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE17</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE18</name>
                    <addressOffset>0x4ec</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE18</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE18</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE19</name>
                    <addressOffset>0x4f0</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE19</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE19</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE20</name>
                    <addressOffset>0x4f4</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE20</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE20</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE21</name>
                    <addressOffset>0x4f8</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE21</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE21</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE22</name>
                    <addressOffset>0x4fc</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE22</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE22</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SHROM_MPU_TABLE23</name>
                    <addressOffset>0x500</addressOffset>
                    <description>DPORT_SHROM_MPU_TABLE23</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SHROM_MPU_TABLE23</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE0</name>
                    <addressOffset>0x504</addressOffset>
                    <description>DPORT_IMMU_TABLE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE1</name>
                    <addressOffset>0x508</addressOffset>
                    <description>DPORT_IMMU_TABLE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE2</name>
                    <addressOffset>0x50c</addressOffset>
                    <description>DPORT_IMMU_TABLE2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE3</name>
                    <addressOffset>0x510</addressOffset>
                    <description>DPORT_IMMU_TABLE3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE4</name>
                    <addressOffset>0x514</addressOffset>
                    <description>DPORT_IMMU_TABLE4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE5</name>
                    <addressOffset>0x518</addressOffset>
                    <description>DPORT_IMMU_TABLE5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE5</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE6</name>
                    <addressOffset>0x51c</addressOffset>
                    <description>DPORT_IMMU_TABLE6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE6</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE7</name>
                    <addressOffset>0x520</addressOffset>
                    <description>DPORT_IMMU_TABLE7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE7</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE8</name>
                    <addressOffset>0x524</addressOffset>
                    <description>DPORT_IMMU_TABLE8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE8</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE9</name>
                    <addressOffset>0x528</addressOffset>
                    <description>DPORT_IMMU_TABLE9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE9</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE10</name>
                    <addressOffset>0x52c</addressOffset>
                    <description>DPORT_IMMU_TABLE10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE10</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE11</name>
                    <addressOffset>0x530</addressOffset>
                    <description>DPORT_IMMU_TABLE11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE11</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE12</name>
                    <addressOffset>0x534</addressOffset>
                    <description>DPORT_IMMU_TABLE12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE12</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE13</name>
                    <addressOffset>0x538</addressOffset>
                    <description>DPORT_IMMU_TABLE13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE13</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE14</name>
                    <addressOffset>0x53c</addressOffset>
                    <description>DPORT_IMMU_TABLE14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE14</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_IMMU_TABLE15</name>
                    <addressOffset>0x540</addressOffset>
                    <description>DPORT_IMMU_TABLE15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_IMMU_TABLE15</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE0</name>
                    <addressOffset>0x544</addressOffset>
                    <description>DPORT_DMMU_TABLE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE1</name>
                    <addressOffset>0x548</addressOffset>
                    <description>DPORT_DMMU_TABLE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE2</name>
                    <addressOffset>0x54c</addressOffset>
                    <description>DPORT_DMMU_TABLE2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE3</name>
                    <addressOffset>0x550</addressOffset>
                    <description>DPORT_DMMU_TABLE3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE4</name>
                    <addressOffset>0x554</addressOffset>
                    <description>DPORT_DMMU_TABLE4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE5</name>
                    <addressOffset>0x558</addressOffset>
                    <description>DPORT_DMMU_TABLE5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE5</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE6</name>
                    <addressOffset>0x55c</addressOffset>
                    <description>DPORT_DMMU_TABLE6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE6</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE7</name>
                    <addressOffset>0x560</addressOffset>
                    <description>DPORT_DMMU_TABLE7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE7</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE8</name>
                    <addressOffset>0x564</addressOffset>
                    <description>DPORT_DMMU_TABLE8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE8</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE9</name>
                    <addressOffset>0x568</addressOffset>
                    <description>DPORT_DMMU_TABLE9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE9</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE10</name>
                    <addressOffset>0x56c</addressOffset>
                    <description>DPORT_DMMU_TABLE10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE10</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE11</name>
                    <addressOffset>0x570</addressOffset>
                    <description>DPORT_DMMU_TABLE11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE11</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE12</name>
                    <addressOffset>0x574</addressOffset>
                    <description>DPORT_DMMU_TABLE12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE12</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE13</name>
                    <addressOffset>0x578</addressOffset>
                    <description>DPORT_DMMU_TABLE13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE13</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE14</name>
                    <addressOffset>0x57c</addressOffset>
                    <description>DPORT_DMMU_TABLE14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE14</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DMMU_TABLE15</name>
                    <addressOffset>0x580</addressOffset>
                    <description>DPORT_DMMU_TABLE15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DMMU_TABLE15</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_INTRUSION_CTRL</name>
                    <addressOffset>0x584</addressOffset>
                    <description>DPORT_PRO_INTRUSION_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_INTRUSION_RECORD_RESET_N</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_INTRUSION_STATUS</name>
                    <addressOffset>0x588</addressOffset>
                    <description>DPORT_PRO_INTRUSION_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_INTRUSION_RECORD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_INTRUSION_CTRL</name>
                    <addressOffset>0x58c</addressOffset>
                    <description>DPORT_APP_INTRUSION_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_INTRUSION_RECORD_RESET_N</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_INTRUSION_STATUS</name>
                    <addressOffset>0x590</addressOffset>
                    <description>DPORT_APP_INTRUSION_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_INTRUSION_RECORD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_FRONT_END_MEM_PD</name>
                    <addressOffset>0x594</addressOffset>
                    <description>DPORT_FRONT_END_MEM_PD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PBUS_MEM_FORCE_PD</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_PBUS_MEM_FORCE_PU</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AGC_MEM_FORCE_PD</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_AGC_MEM_FORCE_PU</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_MMU_IA_INT_EN</name>
                    <addressOffset>0x598</addressOffset>
                    <description>DPORT_MMU_IA_INT_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_MMU_IA_INT_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_MPU_IA_INT_EN</name>
                    <addressOffset>0x59c</addressOffset>
                    <description>DPORT_MPU_IA_INT_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_MPU_IA_INT_EN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>17</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_CACHE_IA_INT_EN</name>
                    <addressOffset>0x5a0</addressOffset>
                    <description>DPORT_CACHE_IA_INT_EN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_CACHE_IA_INT_EN</name>
                            <description>Interrupt enable bits for various invalid cache access reasons</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_PRO_OPPOSITE</name>
                            <description>PRO CPU invalid access to APP CPU cache when cache disabled </description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_PRO_DRAM1</name>
                            <description>PRO CPU invalid access to DRAM1 when cache is disabled </description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_PRO_IROM0</name>
                            <description>PRO CPU invalid access to IROM0 when cache is disabled </description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_PRO_IRAM1</name>
                            <description>PRO CPU invalid access to IRAM1 when cache is disabled </description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_PRO_IRAM0</name>
                            <description>PRO CPU invalid access to IRAM0 when cache is disabled </description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_PRO_DROM0</name>
                            <description>PRO CPU invalid access to DROM0 when cache is disabled </description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_APP_OPPOSITE</name>
                            <description>APP CPU invalid access to APP CPU cache when cache disabled </description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_APP_IROM0</name>
                            <description>APP CPU invalid access to IROM0 when cache is disabled </description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_APP_IRAM1</name>
                            <description>APP CPU invalid access to IRAM1 when cache is disabled </description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_APP_IRAM0</name>
                            <description>APP CPU invalid access to IRAM0 when cache is disabled </description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_CACHE_IA_INT_APP_DROM0</name>
                            <description>APP CPU invalid access to DROM0 when cache is disabled </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SECURE_BOOT_CTRL</name>
                    <addressOffset>0x5a4</addressOffset>
                    <description>DPORT_SECURE_BOOT_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SW_BOOTLOADER_SEL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_SPI_DMA_CHAN_SEL</name>
                    <addressOffset>0x5a8</addressOffset>
                    <description>DPORT_SPI_DMA_CHAN_SEL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_SPI3_DMA_CHAN_SEL</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SPI2_DMA_CHAN_SEL</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>DPORT_SPI1_DMA_CHAN_SEL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_VECBASE_CTRL</name>
                    <addressOffset>0x5ac</addressOffset>
                    <description>DPORT_PRO_VECBASE_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_OUT_VECBASE_SEL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_PRO_VECBASE_SET</name>
                    <addressOffset>0x5b0</addressOffset>
                    <description>DPORT_PRO_VECBASE_SET</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_PRO_OUT_VECBASE_REG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>22</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_VECBASE_CTRL</name>
                    <addressOffset>0x5b4</addressOffset>
                    <description>DPORT_APP_VECBASE_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_OUT_VECBASE_SEL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_APP_VECBASE_SET</name>
                    <addressOffset>0x5b8</addressOffset>
                    <description>DPORT_APP_VECBASE_SET</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_APP_OUT_VECBASE_REG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>22</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>DPORT_DATE</name>
                    <addressOffset>0xffc</addressOffset>
                    <description>DPORT_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>DPORT_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>GPIO</name>
            <baseAddress>0x3ff44000</baseAddress>
            <registers>
                <register>
                    <name>GPIO_BT_SELECT</name>
                    <addressOffset>0x0</addressOffset>
                    <description>GPIO_BT_SELECT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_BT_SEL</name>
                            <description>NA</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_OUT</name>
                    <addressOffset>0x4</addressOffset>
                    <description>GPIO_OUT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_OUT_DATA</name>
                            <description>GPIO0~31 output value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_OUT_W1TS</name>
                    <addressOffset>0x8</addressOffset>
                    <description>GPIO_OUT_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_OUT_DATA_W1TS</name>
                            <description>GPIO0~31 output value write 1 to set</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_OUT_W1TC</name>
                    <addressOffset>0xc</addressOffset>
                    <description>GPIO_OUT_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_OUT_DATA_W1TC</name>
                            <description>GPIO0~31 output value write 1 to clear</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_OUT1</name>
                    <addressOffset>0x10</addressOffset>
                    <description>GPIO_OUT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_OUT1_DATA</name>
                            <description>GPIO32~39 output value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_OUT1_W1TS</name>
                    <addressOffset>0x14</addressOffset>
                    <description>GPIO_OUT1_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_OUT1_DATA_W1TS</name>
                            <description>GPIO32~39 output value write 1 to set</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_OUT1_W1TC</name>
                    <addressOffset>0x18</addressOffset>
                    <description>GPIO_OUT1_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_OUT1_DATA_W1TC</name>
                            <description>GPIO32~39 output value write 1 to clear</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SDIO_SELECT</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>GPIO_SDIO_SELECT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SDIO_SEL</name>
                            <description>SDIO PADS on/off control from outside</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ENABLE</name>
                    <addressOffset>0x20</addressOffset>
                    <description>GPIO_ENABLE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_ENABLE_DATA</name>
                            <description>GPIO0~31 output enable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ENABLE_W1TS</name>
                    <addressOffset>0x24</addressOffset>
                    <description>GPIO_ENABLE_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_ENABLE_DATA_W1TS</name>
                            <description>GPIO0~31 output enable write 1 to set</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ENABLE_W1TC</name>
                    <addressOffset>0x28</addressOffset>
                    <description>GPIO_ENABLE_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_ENABLE_DATA_W1TC</name>
                            <description>GPIO0~31 output enable write 1 to clear</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ENABLE1</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>GPIO_ENABLE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_ENABLE1_DATA</name>
                            <description>GPIO32~39 output enable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ENABLE1_W1TS</name>
                    <addressOffset>0x30</addressOffset>
                    <description>GPIO_ENABLE1_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_ENABLE1_DATA_W1TS</name>
                            <description>GPIO32~39 output enable write 1 to set</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ENABLE1_W1TC</name>
                    <addressOffset>0x34</addressOffset>
                    <description>GPIO_ENABLE1_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_ENABLE1_DATA_W1TC</name>
                            <description>GPIO32~39 output enable write 1 to clear</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_STRAP</name>
                    <addressOffset>0x38</addressOffset>
                    <description>GPIO_STRAP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_STRAPPING</name>
                            <description>{10'b0, MTDI, GPIO0, GPIO2, GPIO4, MTDO, GPIO5} </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_IN</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>GPIO_IN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_IN_DATA</name>
                            <description>GPIO0~31 input value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_IN1</name>
                    <addressOffset>0x40</addressOffset>
                    <description>GPIO_IN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_IN1_DATA</name>
                            <description>GPIO32~39 input value</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_STATUS</name>
                    <addressOffset>0x44</addressOffset>
                    <description>GPIO_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_STATUS_INT</name>
                            <description>GPIO0~31 interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_STATUS_W1TS</name>
                    <addressOffset>0x48</addressOffset>
                    <description>GPIO_STATUS_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_STATUS_INT_W1TS</name>
                            <description>GPIO0~31 interrupt status write 1 to set</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_STATUS_W1TC</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>GPIO_STATUS_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_STATUS_INT_W1TC</name>
                            <description>GPIO0~31 interrupt status write 1 to clear</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_STATUS1</name>
                    <addressOffset>0x50</addressOffset>
                    <description>GPIO_STATUS1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_STATUS1_INT</name>
                            <description>GPIO32~39 interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_STATUS1_W1TS</name>
                    <addressOffset>0x54</addressOffset>
                    <description>GPIO_STATUS1_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_STATUS1_INT_W1TS</name>
                            <description>GPIO32~39 interrupt status write 1 to set</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_STATUS1_W1TC</name>
                    <addressOffset>0x58</addressOffset>
                    <description>GPIO_STATUS1_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_STATUS1_INT_W1TC</name>
                            <description>GPIO32~39 interrupt status write 1 to clear</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ACPU_INT</name>
                    <addressOffset>0x60</addressOffset>
                    <description>GPIO_ACPU_INT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_APPCPU_INT</name>
                            <description>GPIO0~31 APP CPU interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ACPU_NMI_INT</name>
                    <addressOffset>0x64</addressOffset>
                    <description>GPIO_ACPU_NMI_INT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_APPCPU_NMI_INT</name>
                            <description>GPIO0~31 APP CPU non-maskable interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PCPU_INT</name>
                    <addressOffset>0x68</addressOffset>
                    <description>GPIO_PCPU_INT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PROCPU_INT</name>
                            <description>GPIO0~31 PRO CPU interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PCPU_NMI_INT</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>GPIO_PCPU_NMI_INT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PROCPU_NMI_INT</name>
                            <description>GPIO0~31 PRO CPU non-maskable interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_CPUSDIO_INT</name>
                    <addressOffset>0x70</addressOffset>
                    <description>GPIO_CPUSDIO_INT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SDIO_INT</name>
                            <description>SDIO's extent GPIO0~31 interrupt</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ACPU_INT1</name>
                    <addressOffset>0x74</addressOffset>
                    <description>GPIO_ACPU_INT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_APPCPU_INT_H</name>
                            <description>GPIO32~39 APP CPU interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_ACPU_NMI_INT1</name>
                    <addressOffset>0x78</addressOffset>
                    <description>GPIO_ACPU_NMI_INT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_APPCPU_NMI_INT_H</name>
                            <description>GPIO32~39 APP CPU non-maskable interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PCPU_INT1</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>GPIO_PCPU_INT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PROCPU_INT_H</name>
                            <description>GPIO32~39 PRO CPU interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PCPU_NMI_INT1</name>
                    <addressOffset>0x80</addressOffset>
                    <description>GPIO_PCPU_NMI_INT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PROCPU_NMI_INT_H</name>
                            <description>GPIO32~39 PRO CPU non-maskable interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_CPUSDIO_INT1</name>
                    <addressOffset>0x84</addressOffset>
                    <description>GPIO_CPUSDIO_INT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SDIO_INT_H</name>
                            <description>SDIO's extent GPIO32~39 interrupt</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN0</name>
                    <addressOffset>0x88</addressOffset>
                    <description>GPIO_PIN0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN0_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN0_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN0_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN0_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN0_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN1</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>GPIO_PIN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN1_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN1_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN1_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN1_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN1_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN2</name>
                    <addressOffset>0x90</addressOffset>
                    <description>GPIO_PIN2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN2_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN2_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN2_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN2_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN2_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN3</name>
                    <addressOffset>0x94</addressOffset>
                    <description>GPIO_PIN3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN3_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN3_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN3_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN3_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN3_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN4</name>
                    <addressOffset>0x98</addressOffset>
                    <description>GPIO_PIN4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN4_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN4_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN4_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN4_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN4_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN5</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>GPIO_PIN5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN5_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN5_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN5_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN5_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN5_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN6</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>GPIO_PIN6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN6_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN6_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN6_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN6_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN6_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN7</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>GPIO_PIN7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN7_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN7_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN7_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN7_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN7_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN8</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>GPIO_PIN8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN8_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN8_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN8_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN8_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN8_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN9</name>
                    <addressOffset>0xac</addressOffset>
                    <description>GPIO_PIN9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN9_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN9_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN9_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN9_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN9_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN10</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>GPIO_PIN10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN10_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN10_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN10_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN10_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN10_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN11</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>GPIO_PIN11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN11_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN11_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN11_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN11_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN11_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN12</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>GPIO_PIN12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN12_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN12_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN12_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN12_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN12_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN13</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>GPIO_PIN13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN13_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN13_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN13_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN13_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN13_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN14</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>GPIO_PIN14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN14_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN14_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN14_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN14_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN14_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN15</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>GPIO_PIN15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN15_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN15_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN15_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN15_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN15_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN16</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>GPIO_PIN16</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN16_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN16_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN16_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN16_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN16_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN17</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>GPIO_PIN17</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN17_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN17_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN17_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN17_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN17_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN18</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>GPIO_PIN18</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN18_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN18_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN18_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN18_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN18_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN19</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>GPIO_PIN19</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN19_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN19_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN19_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN19_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN19_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN20</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>GPIO_PIN20</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN20_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-mask interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-mask interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN20_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN20_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN20_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN20_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN21</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>GPIO_PIN21</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN21_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN21_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN21_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN21_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN21_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN22</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>GPIO_PIN22</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN22_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN22_CONFIG</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN22_WAKEUP_ENABLE</name>
                            <description>NA</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN22_INT_TYPE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN22_PAD_DRIVER</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN23</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>GPIO_PIN23</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN23_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN23_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN23_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN23_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN23_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN24</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>GPIO_PIN24</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN24_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN24_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN24_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN24_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN24_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN25</name>
                    <addressOffset>0xec</addressOffset>
                    <description>GPIO_PIN25</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN25_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN25_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN25_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN25_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN25_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN26</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>GPIO_PIN26</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN26_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN26_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN26_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN26_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN26_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN27</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>GPIO_PIN27</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN27_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN27_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN27_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN27_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN27_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN28</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>GPIO_PIN28</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN28_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN28_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN28_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN28_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN28_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN29</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>GPIO_PIN29</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN29_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN29_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN29_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN29_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN29_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN30</name>
                    <addressOffset>0x100</addressOffset>
                    <description>GPIO_PIN30</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN30_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN30_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN30_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN30_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN30_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN31</name>
                    <addressOffset>0x104</addressOffset>
                    <description>GPIO_PIN31</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN31_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN31_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN31_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN31_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN31_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN32</name>
                    <addressOffset>0x108</addressOffset>
                    <description>GPIO_PIN32</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN32_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN32_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN32_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN32_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN32_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN33</name>
                    <addressOffset>0x10c</addressOffset>
                    <description>GPIO_PIN33</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN33_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN33_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN33_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN33_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN33_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN34</name>
                    <addressOffset>0x110</addressOffset>
                    <description>GPIO_PIN34</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN34_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN34_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN34_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN34_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN34_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN35</name>
                    <addressOffset>0x114</addressOffset>
                    <description>GPIO_PIN35</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN35_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN35_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN35_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN35_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN35_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN36</name>
                    <addressOffset>0x118</addressOffset>
                    <description>GPIO_PIN36</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN36_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN36_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN36_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN36_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN36_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN37</name>
                    <addressOffset>0x11c</addressOffset>
                    <description>GPIO_PIN37</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN37_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN37_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN37_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN37_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN37_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN38</name>
                    <addressOffset>0x120</addressOffset>
                    <description>GPIO_PIN38</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN38_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN38_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN38_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN38_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN38_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_PIN39</name>
                    <addressOffset>0x124</addressOffset>
                    <description>GPIO_PIN39</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_PIN39_INT_ENA</name>
                            <description>bit0: APP CPU interrupt enable  bit1: APP CPU non-maskable interrupt enable  bit3: PRO CPU interrupt enable  bit4:  PRO CPU non-maskable interrupt enable  bit5: SDIO's extent interrupt enable</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN39_CONFIG</name>
                            <description>NA</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN39_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN39_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_PIN39_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_cali_conf</name>
                    <addressOffset>0x128</addressOffset>
                    <description>GPIO_cali_conf</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_CALI_START</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_CALI_RTC_MAX</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_cali_data</name>
                    <addressOffset>0x12c</addressOffset>
                    <description>GPIO_cali_data</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_CALI_RDY_SYNC2</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_CALI_RDY_REAL</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_CALI_VALUE_SYNC2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC0_IN_SEL_CFG</name>
                    <addressOffset>0x130</addressOffset>
                    <description>GPIO_FUNC0_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG0_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC0_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC0_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC1_IN_SEL_CFG</name>
                    <addressOffset>0x134</addressOffset>
                    <description>GPIO_FUNC1_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG1_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC1_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC1_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC2_IN_SEL_CFG</name>
                    <addressOffset>0x138</addressOffset>
                    <description>GPIO_FUNC2_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG2_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC2_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC2_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC3_IN_SEL_CFG</name>
                    <addressOffset>0x13c</addressOffset>
                    <description>GPIO_FUNC3_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG3_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC3_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC3_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC4_IN_SEL_CFG</name>
                    <addressOffset>0x140</addressOffset>
                    <description>GPIO_FUNC4_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG4_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC4_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC4_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC5_IN_SEL_CFG</name>
                    <addressOffset>0x144</addressOffset>
                    <description>GPIO_FUNC5_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG5_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC5_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC5_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC6_IN_SEL_CFG</name>
                    <addressOffset>0x148</addressOffset>
                    <description>GPIO_FUNC6_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG6_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC6_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC6_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC7_IN_SEL_CFG</name>
                    <addressOffset>0x14c</addressOffset>
                    <description>GPIO_FUNC7_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG7_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC7_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC7_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC8_IN_SEL_CFG</name>
                    <addressOffset>0x150</addressOffset>
                    <description>GPIO_FUNC8_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG8_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC8_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC8_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC9_IN_SEL_CFG</name>
                    <addressOffset>0x154</addressOffset>
                    <description>GPIO_FUNC9_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG9_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC9_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC9_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC10_IN_SEL_CFG</name>
                    <addressOffset>0x158</addressOffset>
                    <description>GPIO_FUNC10_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG10_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC10_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC10_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC11_IN_SEL_CFG</name>
                    <addressOffset>0x15c</addressOffset>
                    <description>GPIO_FUNC11_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG11_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC11_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC11_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC12_IN_SEL_CFG</name>
                    <addressOffset>0x160</addressOffset>
                    <description>GPIO_FUNC12_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG12_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC12_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC12_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC13_IN_SEL_CFG</name>
                    <addressOffset>0x164</addressOffset>
                    <description>GPIO_FUNC13_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG13_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC13_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC13_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC14_IN_SEL_CFG</name>
                    <addressOffset>0x168</addressOffset>
                    <description>GPIO_FUNC14_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG14_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC14_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC14_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC15_IN_SEL_CFG</name>
                    <addressOffset>0x16c</addressOffset>
                    <description>GPIO_FUNC15_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG15_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC15_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC15_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC16_IN_SEL_CFG</name>
                    <addressOffset>0x170</addressOffset>
                    <description>GPIO_FUNC16_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG16_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC16_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC16_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC17_IN_SEL_CFG</name>
                    <addressOffset>0x174</addressOffset>
                    <description>GPIO_FUNC17_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG17_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC17_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC17_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC18_IN_SEL_CFG</name>
                    <addressOffset>0x178</addressOffset>
                    <description>GPIO_FUNC18_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG18_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC18_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC18_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC19_IN_SEL_CFG</name>
                    <addressOffset>0x17c</addressOffset>
                    <description>GPIO_FUNC19_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG19_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC19_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC19_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC20_IN_SEL_CFG</name>
                    <addressOffset>0x180</addressOffset>
                    <description>GPIO_FUNC20_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG20_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC20_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC20_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC21_IN_SEL_CFG</name>
                    <addressOffset>0x184</addressOffset>
                    <description>GPIO_FUNC21_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG21_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC21_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC21_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC22_IN_SEL_CFG</name>
                    <addressOffset>0x188</addressOffset>
                    <description>GPIO_FUNC22_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG22_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC22_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC22_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC23_IN_SEL_CFG</name>
                    <addressOffset>0x18c</addressOffset>
                    <description>GPIO_FUNC23_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG23_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC23_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC23_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC24_IN_SEL_CFG</name>
                    <addressOffset>0x190</addressOffset>
                    <description>GPIO_FUNC24_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG24_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC24_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC24_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC25_IN_SEL_CFG</name>
                    <addressOffset>0x194</addressOffset>
                    <description>GPIO_FUNC25_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG25_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC25_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC25_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC26_IN_SEL_CFG</name>
                    <addressOffset>0x198</addressOffset>
                    <description>GPIO_FUNC26_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG26_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC26_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC26_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC27_IN_SEL_CFG</name>
                    <addressOffset>0x19c</addressOffset>
                    <description>GPIO_FUNC27_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG27_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC27_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC27_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC28_IN_SEL_CFG</name>
                    <addressOffset>0x1a0</addressOffset>
                    <description>GPIO_FUNC28_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG28_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC28_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC28_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC29_IN_SEL_CFG</name>
                    <addressOffset>0x1a4</addressOffset>
                    <description>GPIO_FUNC29_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG29_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC29_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC29_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC30_IN_SEL_CFG</name>
                    <addressOffset>0x1a8</addressOffset>
                    <description>GPIO_FUNC30_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG30_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC30_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC30_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC31_IN_SEL_CFG</name>
                    <addressOffset>0x1ac</addressOffset>
                    <description>GPIO_FUNC31_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG31_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC31_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC31_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC32_IN_SEL_CFG</name>
                    <addressOffset>0x1b0</addressOffset>
                    <description>GPIO_FUNC32_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG32_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC32_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC32_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC33_IN_SEL_CFG</name>
                    <addressOffset>0x1b4</addressOffset>
                    <description>GPIO_FUNC33_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG33_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC33_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC33_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC34_IN_SEL_CFG</name>
                    <addressOffset>0x1b8</addressOffset>
                    <description>GPIO_FUNC34_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG34_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC34_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC34_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC35_IN_SEL_CFG</name>
                    <addressOffset>0x1bc</addressOffset>
                    <description>GPIO_FUNC35_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG35_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC35_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC35_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC36_IN_SEL_CFG</name>
                    <addressOffset>0x1c0</addressOffset>
                    <description>GPIO_FUNC36_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG36_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC36_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC36_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC37_IN_SEL_CFG</name>
                    <addressOffset>0x1c4</addressOffset>
                    <description>GPIO_FUNC37_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG37_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC37_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC37_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC38_IN_SEL_CFG</name>
                    <addressOffset>0x1c8</addressOffset>
                    <description>GPIO_FUNC38_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG38_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC38_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC38_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC39_IN_SEL_CFG</name>
                    <addressOffset>0x1cc</addressOffset>
                    <description>GPIO_FUNC39_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG39_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC39_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC39_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC40_IN_SEL_CFG</name>
                    <addressOffset>0x1d0</addressOffset>
                    <description>GPIO_FUNC40_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG40_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC40_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC40_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC41_IN_SEL_CFG</name>
                    <addressOffset>0x1d4</addressOffset>
                    <description>GPIO_FUNC41_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG41_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC41_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC41_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC42_IN_SEL_CFG</name>
                    <addressOffset>0x1d8</addressOffset>
                    <description>GPIO_FUNC42_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG42_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC42_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC42_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC43_IN_SEL_CFG</name>
                    <addressOffset>0x1dc</addressOffset>
                    <description>GPIO_FUNC43_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG43_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC43_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC43_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC44_IN_SEL_CFG</name>
                    <addressOffset>0x1e0</addressOffset>
                    <description>GPIO_FUNC44_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG44_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC44_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC44_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC45_IN_SEL_CFG</name>
                    <addressOffset>0x1e4</addressOffset>
                    <description>GPIO_FUNC45_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG45_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC45_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC45_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC46_IN_SEL_CFG</name>
                    <addressOffset>0x1e8</addressOffset>
                    <description>GPIO_FUNC46_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG46_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC46_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC46_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC47_IN_SEL_CFG</name>
                    <addressOffset>0x1ec</addressOffset>
                    <description>GPIO_FUNC47_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG47_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC47_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC47_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC48_IN_SEL_CFG</name>
                    <addressOffset>0x1f0</addressOffset>
                    <description>GPIO_FUNC48_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG48_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC48_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC48_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC49_IN_SEL_CFG</name>
                    <addressOffset>0x1f4</addressOffset>
                    <description>GPIO_FUNC49_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG49_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC49_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC49_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC50_IN_SEL_CFG</name>
                    <addressOffset>0x1f8</addressOffset>
                    <description>GPIO_FUNC50_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG50_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC50_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC50_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC51_IN_SEL_CFG</name>
                    <addressOffset>0x1fc</addressOffset>
                    <description>GPIO_FUNC51_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG51_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC51_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC51_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC52_IN_SEL_CFG</name>
                    <addressOffset>0x200</addressOffset>
                    <description>GPIO_FUNC52_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG52_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC52_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC52_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC53_IN_SEL_CFG</name>
                    <addressOffset>0x204</addressOffset>
                    <description>GPIO_FUNC53_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG53_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC53_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC53_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC54_IN_SEL_CFG</name>
                    <addressOffset>0x208</addressOffset>
                    <description>GPIO_FUNC54_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG54_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC54_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC54_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC55_IN_SEL_CFG</name>
                    <addressOffset>0x20c</addressOffset>
                    <description>GPIO_FUNC55_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG55_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC55_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC55_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC56_IN_SEL_CFG</name>
                    <addressOffset>0x210</addressOffset>
                    <description>GPIO_FUNC56_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG56_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC56_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC56_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC57_IN_SEL_CFG</name>
                    <addressOffset>0x214</addressOffset>
                    <description>GPIO_FUNC57_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG57_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC57_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC57_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC58_IN_SEL_CFG</name>
                    <addressOffset>0x218</addressOffset>
                    <description>GPIO_FUNC58_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG58_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC58_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC58_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC59_IN_SEL_CFG</name>
                    <addressOffset>0x21c</addressOffset>
                    <description>GPIO_FUNC59_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG59_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC59_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC59_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC60_IN_SEL_CFG</name>
                    <addressOffset>0x220</addressOffset>
                    <description>GPIO_FUNC60_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG60_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC60_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC60_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC61_IN_SEL_CFG</name>
                    <addressOffset>0x224</addressOffset>
                    <description>GPIO_FUNC61_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG61_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC61_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC61_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC62_IN_SEL_CFG</name>
                    <addressOffset>0x228</addressOffset>
                    <description>GPIO_FUNC62_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG62_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC62_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC62_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC63_IN_SEL_CFG</name>
                    <addressOffset>0x22c</addressOffset>
                    <description>GPIO_FUNC63_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG63_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC63_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC63_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC64_IN_SEL_CFG</name>
                    <addressOffset>0x230</addressOffset>
                    <description>GPIO_FUNC64_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG64_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC64_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC64_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC65_IN_SEL_CFG</name>
                    <addressOffset>0x234</addressOffset>
                    <description>GPIO_FUNC65_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG65_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC65_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC65_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC66_IN_SEL_CFG</name>
                    <addressOffset>0x238</addressOffset>
                    <description>GPIO_FUNC66_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG66_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC66_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC66_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC67_IN_SEL_CFG</name>
                    <addressOffset>0x23c</addressOffset>
                    <description>GPIO_FUNC67_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG67_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC67_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC67_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC68_IN_SEL_CFG</name>
                    <addressOffset>0x240</addressOffset>
                    <description>GPIO_FUNC68_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG68_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC68_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC68_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC69_IN_SEL_CFG</name>
                    <addressOffset>0x244</addressOffset>
                    <description>GPIO_FUNC69_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG69_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC69_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC69_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC70_IN_SEL_CFG</name>
                    <addressOffset>0x248</addressOffset>
                    <description>GPIO_FUNC70_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG70_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC70_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC70_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC71_IN_SEL_CFG</name>
                    <addressOffset>0x24c</addressOffset>
                    <description>GPIO_FUNC71_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG71_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC71_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC71_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC72_IN_SEL_CFG</name>
                    <addressOffset>0x250</addressOffset>
                    <description>GPIO_FUNC72_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG72_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC72_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC72_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC73_IN_SEL_CFG</name>
                    <addressOffset>0x254</addressOffset>
                    <description>GPIO_FUNC73_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG73_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC73_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC73_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC74_IN_SEL_CFG</name>
                    <addressOffset>0x258</addressOffset>
                    <description>GPIO_FUNC74_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG74_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC74_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC74_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC75_IN_SEL_CFG</name>
                    <addressOffset>0x25c</addressOffset>
                    <description>GPIO_FUNC75_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG75_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC75_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC75_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC76_IN_SEL_CFG</name>
                    <addressOffset>0x260</addressOffset>
                    <description>GPIO_FUNC76_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG76_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC76_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC76_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC77_IN_SEL_CFG</name>
                    <addressOffset>0x264</addressOffset>
                    <description>GPIO_FUNC77_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG77_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC77_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC77_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC78_IN_SEL_CFG</name>
                    <addressOffset>0x268</addressOffset>
                    <description>GPIO_FUNC78_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG78_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC78_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC78_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC79_IN_SEL_CFG</name>
                    <addressOffset>0x26c</addressOffset>
                    <description>GPIO_FUNC79_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG79_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC79_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC79_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC80_IN_SEL_CFG</name>
                    <addressOffset>0x270</addressOffset>
                    <description>GPIO_FUNC80_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG80_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC80_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC80_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC81_IN_SEL_CFG</name>
                    <addressOffset>0x274</addressOffset>
                    <description>GPIO_FUNC81_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG81_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC81_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC81_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC82_IN_SEL_CFG</name>
                    <addressOffset>0x278</addressOffset>
                    <description>GPIO_FUNC82_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG82_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC82_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC82_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC83_IN_SEL_CFG</name>
                    <addressOffset>0x27c</addressOffset>
                    <description>GPIO_FUNC83_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG83_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC83_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC83_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC84_IN_SEL_CFG</name>
                    <addressOffset>0x280</addressOffset>
                    <description>GPIO_FUNC84_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG84_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC84_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC84_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC85_IN_SEL_CFG</name>
                    <addressOffset>0x284</addressOffset>
                    <description>GPIO_FUNC85_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG85_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC85_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC85_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC86_IN_SEL_CFG</name>
                    <addressOffset>0x288</addressOffset>
                    <description>GPIO_FUNC86_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG86_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC86_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC86_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC87_IN_SEL_CFG</name>
                    <addressOffset>0x28c</addressOffset>
                    <description>GPIO_FUNC87_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG87_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC87_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC87_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC88_IN_SEL_CFG</name>
                    <addressOffset>0x290</addressOffset>
                    <description>GPIO_FUNC88_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG88_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC88_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC88_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC89_IN_SEL_CFG</name>
                    <addressOffset>0x294</addressOffset>
                    <description>GPIO_FUNC89_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG89_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC89_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC89_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC90_IN_SEL_CFG</name>
                    <addressOffset>0x298</addressOffset>
                    <description>GPIO_FUNC90_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG90_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC90_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC90_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC91_IN_SEL_CFG</name>
                    <addressOffset>0x29c</addressOffset>
                    <description>GPIO_FUNC91_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG91_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC91_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC91_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC92_IN_SEL_CFG</name>
                    <addressOffset>0x2a0</addressOffset>
                    <description>GPIO_FUNC92_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG92_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC92_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC92_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC93_IN_SEL_CFG</name>
                    <addressOffset>0x2a4</addressOffset>
                    <description>GPIO_FUNC93_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG93_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC93_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC93_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC94_IN_SEL_CFG</name>
                    <addressOffset>0x2a8</addressOffset>
                    <description>GPIO_FUNC94_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG94_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC94_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC94_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC95_IN_SEL_CFG</name>
                    <addressOffset>0x2ac</addressOffset>
                    <description>GPIO_FUNC95_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG95_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC95_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC95_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC96_IN_SEL_CFG</name>
                    <addressOffset>0x2b0</addressOffset>
                    <description>GPIO_FUNC96_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG96_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC96_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC96_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC97_IN_SEL_CFG</name>
                    <addressOffset>0x2b4</addressOffset>
                    <description>GPIO_FUNC97_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG97_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC97_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC97_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC98_IN_SEL_CFG</name>
                    <addressOffset>0x2b8</addressOffset>
                    <description>GPIO_FUNC98_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG98_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC98_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC98_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC99_IN_SEL_CFG</name>
                    <addressOffset>0x2bc</addressOffset>
                    <description>GPIO_FUNC99_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG99_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC99_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC99_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC100_IN_SEL_CFG</name>
                    <addressOffset>0x2c0</addressOffset>
                    <description>GPIO_FUNC100_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG100_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC100_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC100_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC101_IN_SEL_CFG</name>
                    <addressOffset>0x2c4</addressOffset>
                    <description>GPIO_FUNC101_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG101_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC101_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC101_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC102_IN_SEL_CFG</name>
                    <addressOffset>0x2c8</addressOffset>
                    <description>GPIO_FUNC102_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG102_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC102_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC102_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC103_IN_SEL_CFG</name>
                    <addressOffset>0x2cc</addressOffset>
                    <description>GPIO_FUNC103_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG103_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC103_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC103_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC104_IN_SEL_CFG</name>
                    <addressOffset>0x2d0</addressOffset>
                    <description>GPIO_FUNC104_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG104_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC104_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC104_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC105_IN_SEL_CFG</name>
                    <addressOffset>0x2d4</addressOffset>
                    <description>GPIO_FUNC105_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG105_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC105_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC105_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC106_IN_SEL_CFG</name>
                    <addressOffset>0x2d8</addressOffset>
                    <description>GPIO_FUNC106_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG106_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC106_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC106_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC107_IN_SEL_CFG</name>
                    <addressOffset>0x2dc</addressOffset>
                    <description>GPIO_FUNC107_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG107_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC107_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC107_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC108_IN_SEL_CFG</name>
                    <addressOffset>0x2e0</addressOffset>
                    <description>GPIO_FUNC108_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG108_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC108_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC108_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC109_IN_SEL_CFG</name>
                    <addressOffset>0x2e4</addressOffset>
                    <description>GPIO_FUNC109_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG109_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC109_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC109_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC110_IN_SEL_CFG</name>
                    <addressOffset>0x2e8</addressOffset>
                    <description>GPIO_FUNC110_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG110_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC110_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC110_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC111_IN_SEL_CFG</name>
                    <addressOffset>0x2ec</addressOffset>
                    <description>GPIO_FUNC111_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG111_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC111_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC111_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC112_IN_SEL_CFG</name>
                    <addressOffset>0x2f0</addressOffset>
                    <description>GPIO_FUNC112_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG112_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC112_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC112_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC113_IN_SEL_CFG</name>
                    <addressOffset>0x2f4</addressOffset>
                    <description>GPIO_FUNC113_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG113_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC113_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC113_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC114_IN_SEL_CFG</name>
                    <addressOffset>0x2f8</addressOffset>
                    <description>GPIO_FUNC114_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG114_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC114_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC114_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC115_IN_SEL_CFG</name>
                    <addressOffset>0x2fc</addressOffset>
                    <description>GPIO_FUNC115_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG115_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC115_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC115_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC116_IN_SEL_CFG</name>
                    <addressOffset>0x300</addressOffset>
                    <description>GPIO_FUNC116_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG116_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC116_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC116_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC117_IN_SEL_CFG</name>
                    <addressOffset>0x304</addressOffset>
                    <description>GPIO_FUNC117_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG117_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC117_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC117_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC118_IN_SEL_CFG</name>
                    <addressOffset>0x308</addressOffset>
                    <description>GPIO_FUNC118_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG118_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC118_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC118_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC119_IN_SEL_CFG</name>
                    <addressOffset>0x30c</addressOffset>
                    <description>GPIO_FUNC119_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG119_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC119_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC119_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC120_IN_SEL_CFG</name>
                    <addressOffset>0x310</addressOffset>
                    <description>GPIO_FUNC120_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG120_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC120_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC120_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC121_IN_SEL_CFG</name>
                    <addressOffset>0x314</addressOffset>
                    <description>GPIO_FUNC121_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG121_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC121_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC121_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC122_IN_SEL_CFG</name>
                    <addressOffset>0x318</addressOffset>
                    <description>GPIO_FUNC122_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG122_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC122_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC122_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC123_IN_SEL_CFG</name>
                    <addressOffset>0x31c</addressOffset>
                    <description>GPIO_FUNC123_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG123_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC123_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC123_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC124_IN_SEL_CFG</name>
                    <addressOffset>0x320</addressOffset>
                    <description>GPIO_FUNC124_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG124_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC124_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC124_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC125_IN_SEL_CFG</name>
                    <addressOffset>0x324</addressOffset>
                    <description>GPIO_FUNC125_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG125_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC125_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC125_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC126_IN_SEL_CFG</name>
                    <addressOffset>0x328</addressOffset>
                    <description>GPIO_FUNC126_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG126_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC126_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC126_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC127_IN_SEL_CFG</name>
                    <addressOffset>0x32c</addressOffset>
                    <description>GPIO_FUNC127_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG127_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC127_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC127_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC128_IN_SEL_CFG</name>
                    <addressOffset>0x330</addressOffset>
                    <description>GPIO_FUNC128_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG128_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC128_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC128_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC129_IN_SEL_CFG</name>
                    <addressOffset>0x334</addressOffset>
                    <description>GPIO_FUNC129_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG129_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC129_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC129_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC130_IN_SEL_CFG</name>
                    <addressOffset>0x338</addressOffset>
                    <description>GPIO_FUNC130_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG130_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC130_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC130_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC131_IN_SEL_CFG</name>
                    <addressOffset>0x33c</addressOffset>
                    <description>GPIO_FUNC131_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG131_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC131_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC131_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC132_IN_SEL_CFG</name>
                    <addressOffset>0x340</addressOffset>
                    <description>GPIO_FUNC132_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG132_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC132_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC132_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC133_IN_SEL_CFG</name>
                    <addressOffset>0x344</addressOffset>
                    <description>GPIO_FUNC133_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG133_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC133_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC133_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC134_IN_SEL_CFG</name>
                    <addressOffset>0x348</addressOffset>
                    <description>GPIO_FUNC134_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG134_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC134_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC134_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC135_IN_SEL_CFG</name>
                    <addressOffset>0x34c</addressOffset>
                    <description>GPIO_FUNC135_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG135_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC135_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC135_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC136_IN_SEL_CFG</name>
                    <addressOffset>0x350</addressOffset>
                    <description>GPIO_FUNC136_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG136_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC136_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC136_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC137_IN_SEL_CFG</name>
                    <addressOffset>0x354</addressOffset>
                    <description>GPIO_FUNC137_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG137_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC137_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC137_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC138_IN_SEL_CFG</name>
                    <addressOffset>0x358</addressOffset>
                    <description>GPIO_FUNC138_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG138_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC138_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC138_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC139_IN_SEL_CFG</name>
                    <addressOffset>0x35c</addressOffset>
                    <description>GPIO_FUNC139_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG139_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC139_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC139_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC140_IN_SEL_CFG</name>
                    <addressOffset>0x360</addressOffset>
                    <description>GPIO_FUNC140_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG140_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC140_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC140_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC141_IN_SEL_CFG</name>
                    <addressOffset>0x364</addressOffset>
                    <description>GPIO_FUNC141_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG141_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC141_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC141_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC142_IN_SEL_CFG</name>
                    <addressOffset>0x368</addressOffset>
                    <description>GPIO_FUNC142_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG142_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC142_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC142_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC143_IN_SEL_CFG</name>
                    <addressOffset>0x36c</addressOffset>
                    <description>GPIO_FUNC143_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG143_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC143_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC143_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC144_IN_SEL_CFG</name>
                    <addressOffset>0x370</addressOffset>
                    <description>GPIO_FUNC144_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG144_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC144_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC144_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC145_IN_SEL_CFG</name>
                    <addressOffset>0x374</addressOffset>
                    <description>GPIO_FUNC145_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG145_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC145_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC145_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC146_IN_SEL_CFG</name>
                    <addressOffset>0x378</addressOffset>
                    <description>GPIO_FUNC146_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG146_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC146_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC146_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC147_IN_SEL_CFG</name>
                    <addressOffset>0x37c</addressOffset>
                    <description>GPIO_FUNC147_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG147_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC147_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC147_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC148_IN_SEL_CFG</name>
                    <addressOffset>0x380</addressOffset>
                    <description>GPIO_FUNC148_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG148_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC148_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC148_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC149_IN_SEL_CFG</name>
                    <addressOffset>0x384</addressOffset>
                    <description>GPIO_FUNC149_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG149_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC149_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC149_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC150_IN_SEL_CFG</name>
                    <addressOffset>0x388</addressOffset>
                    <description>GPIO_FUNC150_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG150_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC150_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC150_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC151_IN_SEL_CFG</name>
                    <addressOffset>0x38c</addressOffset>
                    <description>GPIO_FUNC151_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG151_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC151_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC151_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC152_IN_SEL_CFG</name>
                    <addressOffset>0x390</addressOffset>
                    <description>GPIO_FUNC152_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG152_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC152_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC152_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC153_IN_SEL_CFG</name>
                    <addressOffset>0x394</addressOffset>
                    <description>GPIO_FUNC153_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG153_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC153_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC153_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC154_IN_SEL_CFG</name>
                    <addressOffset>0x398</addressOffset>
                    <description>GPIO_FUNC154_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG154_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC154_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC154_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC155_IN_SEL_CFG</name>
                    <addressOffset>0x39c</addressOffset>
                    <description>GPIO_FUNC155_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG155_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC155_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC155_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC156_IN_SEL_CFG</name>
                    <addressOffset>0x3a0</addressOffset>
                    <description>GPIO_FUNC156_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG156_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC156_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC156_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC157_IN_SEL_CFG</name>
                    <addressOffset>0x3a4</addressOffset>
                    <description>GPIO_FUNC157_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG157_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC157_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC157_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC158_IN_SEL_CFG</name>
                    <addressOffset>0x3a8</addressOffset>
                    <description>GPIO_FUNC158_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG158_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC158_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC158_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC159_IN_SEL_CFG</name>
                    <addressOffset>0x3ac</addressOffset>
                    <description>GPIO_FUNC159_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG159_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC159_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC159_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC160_IN_SEL_CFG</name>
                    <addressOffset>0x3b0</addressOffset>
                    <description>GPIO_FUNC160_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG160_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC160_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC160_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC161_IN_SEL_CFG</name>
                    <addressOffset>0x3b4</addressOffset>
                    <description>GPIO_FUNC161_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG161_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC161_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC161_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC162_IN_SEL_CFG</name>
                    <addressOffset>0x3b8</addressOffset>
                    <description>GPIO_FUNC162_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG162_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC162_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC162_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC163_IN_SEL_CFG</name>
                    <addressOffset>0x3bc</addressOffset>
                    <description>GPIO_FUNC163_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG163_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC163_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC163_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC164_IN_SEL_CFG</name>
                    <addressOffset>0x3c0</addressOffset>
                    <description>GPIO_FUNC164_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG164_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC164_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC164_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC165_IN_SEL_CFG</name>
                    <addressOffset>0x3c4</addressOffset>
                    <description>GPIO_FUNC165_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG165_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC165_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC165_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC166_IN_SEL_CFG</name>
                    <addressOffset>0x3c8</addressOffset>
                    <description>GPIO_FUNC166_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG166_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC166_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC166_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC167_IN_SEL_CFG</name>
                    <addressOffset>0x3cc</addressOffset>
                    <description>GPIO_FUNC167_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG167_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC167_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC167_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC168_IN_SEL_CFG</name>
                    <addressOffset>0x3d0</addressOffset>
                    <description>GPIO_FUNC168_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG168_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC168_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC168_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC169_IN_SEL_CFG</name>
                    <addressOffset>0x3d4</addressOffset>
                    <description>GPIO_FUNC169_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG169_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC169_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC169_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC170_IN_SEL_CFG</name>
                    <addressOffset>0x3d8</addressOffset>
                    <description>GPIO_FUNC170_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG170_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC170_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC170_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC171_IN_SEL_CFG</name>
                    <addressOffset>0x3dc</addressOffset>
                    <description>GPIO_FUNC171_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG171_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC171_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC171_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC172_IN_SEL_CFG</name>
                    <addressOffset>0x3e0</addressOffset>
                    <description>GPIO_FUNC172_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG172_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC172_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC172_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC173_IN_SEL_CFG</name>
                    <addressOffset>0x3e4</addressOffset>
                    <description>GPIO_FUNC173_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG173_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC173_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC173_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC174_IN_SEL_CFG</name>
                    <addressOffset>0x3e8</addressOffset>
                    <description>GPIO_FUNC174_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG174_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC174_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC174_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC175_IN_SEL_CFG</name>
                    <addressOffset>0x3ec</addressOffset>
                    <description>GPIO_FUNC175_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG175_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC175_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC175_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC176_IN_SEL_CFG</name>
                    <addressOffset>0x3f0</addressOffset>
                    <description>GPIO_FUNC176_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG176_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC176_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC176_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC177_IN_SEL_CFG</name>
                    <addressOffset>0x3f4</addressOffset>
                    <description>GPIO_FUNC177_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG177_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC177_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC177_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC178_IN_SEL_CFG</name>
                    <addressOffset>0x3f8</addressOffset>
                    <description>GPIO_FUNC178_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG178_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC178_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC178_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC179_IN_SEL_CFG</name>
                    <addressOffset>0x3fc</addressOffset>
                    <description>GPIO_FUNC179_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG179_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC179_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC179_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC180_IN_SEL_CFG</name>
                    <addressOffset>0x400</addressOffset>
                    <description>GPIO_FUNC180_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG180_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC180_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC180_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC181_IN_SEL_CFG</name>
                    <addressOffset>0x404</addressOffset>
                    <description>GPIO_FUNC181_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG181_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC181_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC181_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC182_IN_SEL_CFG</name>
                    <addressOffset>0x408</addressOffset>
                    <description>GPIO_FUNC182_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG182_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC182_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC182_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC183_IN_SEL_CFG</name>
                    <addressOffset>0x40c</addressOffset>
                    <description>GPIO_FUNC183_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG183_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC183_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC183_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC184_IN_SEL_CFG</name>
                    <addressOffset>0x410</addressOffset>
                    <description>GPIO_FUNC184_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG184_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC184_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC184_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC185_IN_SEL_CFG</name>
                    <addressOffset>0x414</addressOffset>
                    <description>GPIO_FUNC185_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG185_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC185_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC185_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC186_IN_SEL_CFG</name>
                    <addressOffset>0x418</addressOffset>
                    <description>GPIO_FUNC186_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG186_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC186_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC186_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC187_IN_SEL_CFG</name>
                    <addressOffset>0x41c</addressOffset>
                    <description>GPIO_FUNC187_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG187_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC187_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC187_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC188_IN_SEL_CFG</name>
                    <addressOffset>0x420</addressOffset>
                    <description>GPIO_FUNC188_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG188_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC188_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC188_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC189_IN_SEL_CFG</name>
                    <addressOffset>0x424</addressOffset>
                    <description>GPIO_FUNC189_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG189_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC189_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC189_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC190_IN_SEL_CFG</name>
                    <addressOffset>0x428</addressOffset>
                    <description>GPIO_FUNC190_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG190_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC190_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC190_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC191_IN_SEL_CFG</name>
                    <addressOffset>0x42c</addressOffset>
                    <description>GPIO_FUNC191_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG191_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC191_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC191_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC192_IN_SEL_CFG</name>
                    <addressOffset>0x430</addressOffset>
                    <description>GPIO_FUNC192_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG192_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC192_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC192_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC193_IN_SEL_CFG</name>
                    <addressOffset>0x434</addressOffset>
                    <description>GPIO_FUNC193_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG193_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC193_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC193_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC194_IN_SEL_CFG</name>
                    <addressOffset>0x438</addressOffset>
                    <description>GPIO_FUNC194_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG194_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC194_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC194_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC195_IN_SEL_CFG</name>
                    <addressOffset>0x43c</addressOffset>
                    <description>GPIO_FUNC195_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG195_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC195_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC195_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC196_IN_SEL_CFG</name>
                    <addressOffset>0x440</addressOffset>
                    <description>GPIO_FUNC196_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG196_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC196_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC196_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC197_IN_SEL_CFG</name>
                    <addressOffset>0x444</addressOffset>
                    <description>GPIO_FUNC197_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG197_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC197_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC197_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC198_IN_SEL_CFG</name>
                    <addressOffset>0x448</addressOffset>
                    <description>GPIO_FUNC198_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG198_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC198_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC198_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC199_IN_SEL_CFG</name>
                    <addressOffset>0x44c</addressOffset>
                    <description>GPIO_FUNC199_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG199_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC199_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC199_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC200_IN_SEL_CFG</name>
                    <addressOffset>0x450</addressOffset>
                    <description>GPIO_FUNC200_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG200_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC200_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC200_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC201_IN_SEL_CFG</name>
                    <addressOffset>0x454</addressOffset>
                    <description>GPIO_FUNC201_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG201_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC201_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC201_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC202_IN_SEL_CFG</name>
                    <addressOffset>0x458</addressOffset>
                    <description>GPIO_FUNC202_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG202_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC202_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC202_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC203_IN_SEL_CFG</name>
                    <addressOffset>0x45c</addressOffset>
                    <description>GPIO_FUNC203_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG203_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC203_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC203_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC204_IN_SEL_CFG</name>
                    <addressOffset>0x460</addressOffset>
                    <description>GPIO_FUNC204_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG204_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC204_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC204_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC205_IN_SEL_CFG</name>
                    <addressOffset>0x464</addressOffset>
                    <description>GPIO_FUNC205_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG205_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC205_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC205_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC206_IN_SEL_CFG</name>
                    <addressOffset>0x468</addressOffset>
                    <description>GPIO_FUNC206_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG206_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC206_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC206_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC207_IN_SEL_CFG</name>
                    <addressOffset>0x46c</addressOffset>
                    <description>GPIO_FUNC207_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG207_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC207_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC207_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC208_IN_SEL_CFG</name>
                    <addressOffset>0x470</addressOffset>
                    <description>GPIO_FUNC208_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG208_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC208_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC208_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC209_IN_SEL_CFG</name>
                    <addressOffset>0x474</addressOffset>
                    <description>GPIO_FUNC209_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG209_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC209_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC209_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC210_IN_SEL_CFG</name>
                    <addressOffset>0x478</addressOffset>
                    <description>GPIO_FUNC210_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG210_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC210_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC210_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC211_IN_SEL_CFG</name>
                    <addressOffset>0x47c</addressOffset>
                    <description>GPIO_FUNC211_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG211_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC211_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC211_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC212_IN_SEL_CFG</name>
                    <addressOffset>0x480</addressOffset>
                    <description>GPIO_FUNC212_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG212_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC212_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC212_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC213_IN_SEL_CFG</name>
                    <addressOffset>0x484</addressOffset>
                    <description>GPIO_FUNC213_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG213_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC213_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC213_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC214_IN_SEL_CFG</name>
                    <addressOffset>0x488</addressOffset>
                    <description>GPIO_FUNC214_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG214_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC214_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC214_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC215_IN_SEL_CFG</name>
                    <addressOffset>0x48c</addressOffset>
                    <description>GPIO_FUNC215_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG215_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC215_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC215_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC216_IN_SEL_CFG</name>
                    <addressOffset>0x490</addressOffset>
                    <description>GPIO_FUNC216_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG216_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC216_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC216_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC217_IN_SEL_CFG</name>
                    <addressOffset>0x494</addressOffset>
                    <description>GPIO_FUNC217_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG217_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC217_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC217_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC218_IN_SEL_CFG</name>
                    <addressOffset>0x498</addressOffset>
                    <description>GPIO_FUNC218_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG218_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC218_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC218_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC219_IN_SEL_CFG</name>
                    <addressOffset>0x49c</addressOffset>
                    <description>GPIO_FUNC219_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG219_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC219_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC219_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC220_IN_SEL_CFG</name>
                    <addressOffset>0x4a0</addressOffset>
                    <description>GPIO_FUNC220_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG220_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC220_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC220_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC221_IN_SEL_CFG</name>
                    <addressOffset>0x4a4</addressOffset>
                    <description>GPIO_FUNC221_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG221_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC221_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC221_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC222_IN_SEL_CFG</name>
                    <addressOffset>0x4a8</addressOffset>
                    <description>GPIO_FUNC222_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG222_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC222_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC222_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC223_IN_SEL_CFG</name>
                    <addressOffset>0x4ac</addressOffset>
                    <description>GPIO_FUNC223_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG223_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC223_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC223_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC224_IN_SEL_CFG</name>
                    <addressOffset>0x4b0</addressOffset>
                    <description>GPIO_FUNC224_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG224_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC224_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC224_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC225_IN_SEL_CFG</name>
                    <addressOffset>0x4b4</addressOffset>
                    <description>GPIO_FUNC225_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG225_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC225_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC225_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC226_IN_SEL_CFG</name>
                    <addressOffset>0x4b8</addressOffset>
                    <description>GPIO_FUNC226_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG226_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC226_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC226_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC227_IN_SEL_CFG</name>
                    <addressOffset>0x4bc</addressOffset>
                    <description>GPIO_FUNC227_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG227_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC227_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC227_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC228_IN_SEL_CFG</name>
                    <addressOffset>0x4c0</addressOffset>
                    <description>GPIO_FUNC228_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG228_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC228_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC228_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC229_IN_SEL_CFG</name>
                    <addressOffset>0x4c4</addressOffset>
                    <description>GPIO_FUNC229_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG229_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC229_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC229_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC230_IN_SEL_CFG</name>
                    <addressOffset>0x4c8</addressOffset>
                    <description>GPIO_FUNC230_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG230_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC230_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC230_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC231_IN_SEL_CFG</name>
                    <addressOffset>0x4cc</addressOffset>
                    <description>GPIO_FUNC231_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG231_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC231_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC231_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC232_IN_SEL_CFG</name>
                    <addressOffset>0x4d0</addressOffset>
                    <description>GPIO_FUNC232_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG232_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC232_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC232_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC233_IN_SEL_CFG</name>
                    <addressOffset>0x4d4</addressOffset>
                    <description>GPIO_FUNC233_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG233_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC233_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC233_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC234_IN_SEL_CFG</name>
                    <addressOffset>0x4d8</addressOffset>
                    <description>GPIO_FUNC234_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG234_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC234_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC234_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC235_IN_SEL_CFG</name>
                    <addressOffset>0x4dc</addressOffset>
                    <description>GPIO_FUNC235_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG235_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC235_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC235_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC236_IN_SEL_CFG</name>
                    <addressOffset>0x4e0</addressOffset>
                    <description>GPIO_FUNC236_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG236_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC236_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC236_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC237_IN_SEL_CFG</name>
                    <addressOffset>0x4e4</addressOffset>
                    <description>GPIO_FUNC237_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG237_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC237_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC237_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC238_IN_SEL_CFG</name>
                    <addressOffset>0x4e8</addressOffset>
                    <description>GPIO_FUNC238_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG238_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC238_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC238_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC239_IN_SEL_CFG</name>
                    <addressOffset>0x4ec</addressOffset>
                    <description>GPIO_FUNC239_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG239_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC239_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC239_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC240_IN_SEL_CFG</name>
                    <addressOffset>0x4f0</addressOffset>
                    <description>GPIO_FUNC240_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG240_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC240_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC240_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC241_IN_SEL_CFG</name>
                    <addressOffset>0x4f4</addressOffset>
                    <description>GPIO_FUNC241_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG241_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC241_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC241_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC242_IN_SEL_CFG</name>
                    <addressOffset>0x4f8</addressOffset>
                    <description>GPIO_FUNC242_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG242_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC242_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC242_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC243_IN_SEL_CFG</name>
                    <addressOffset>0x4fc</addressOffset>
                    <description>GPIO_FUNC243_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG243_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC243_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC243_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC244_IN_SEL_CFG</name>
                    <addressOffset>0x500</addressOffset>
                    <description>GPIO_FUNC244_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG244_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC244_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC244_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC245_IN_SEL_CFG</name>
                    <addressOffset>0x504</addressOffset>
                    <description>GPIO_FUNC245_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG245_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC245_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC245_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC246_IN_SEL_CFG</name>
                    <addressOffset>0x508</addressOffset>
                    <description>GPIO_FUNC246_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG246_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC246_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC246_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC247_IN_SEL_CFG</name>
                    <addressOffset>0x50c</addressOffset>
                    <description>GPIO_FUNC247_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG247_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC247_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC247_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC248_IN_SEL_CFG</name>
                    <addressOffset>0x510</addressOffset>
                    <description>GPIO_FUNC248_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG248_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC248_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC248_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC249_IN_SEL_CFG</name>
                    <addressOffset>0x514</addressOffset>
                    <description>GPIO_FUNC249_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG249_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC249_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC249_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC250_IN_SEL_CFG</name>
                    <addressOffset>0x518</addressOffset>
                    <description>GPIO_FUNC250_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG250_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC250_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC250_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC251_IN_SEL_CFG</name>
                    <addressOffset>0x51c</addressOffset>
                    <description>GPIO_FUNC251_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG251_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC251_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC251_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC252_IN_SEL_CFG</name>
                    <addressOffset>0x520</addressOffset>
                    <description>GPIO_FUNC252_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG252_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC252_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC252_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC253_IN_SEL_CFG</name>
                    <addressOffset>0x524</addressOffset>
                    <description>GPIO_FUNC253_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG253_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC253_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC253_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC254_IN_SEL_CFG</name>
                    <addressOffset>0x528</addressOffset>
                    <description>GPIO_FUNC254_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG254_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC254_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC254_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC255_IN_SEL_CFG</name>
                    <addressOffset>0x52c</addressOffset>
                    <description>GPIO_FUNC255_IN_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SIG255_IN_SEL</name>
                            <description>if the slow signal bypass the io matrix or not if you want  setting the value to 1</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC255_IN_INV_SEL</name>
                            <description>revert the value of the input if you want to revert  please set the value to 1</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC255_IN_SEL</name>
                            <description>select one of the 256 inputs</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC0_OUT_SEL_CFG</name>
                    <addressOffset>0x530</addressOffset>
                    <description>GPIO_FUNC0_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC0_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC0_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC0_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC0_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC1_OUT_SEL_CFG</name>
                    <addressOffset>0x534</addressOffset>
                    <description>GPIO_FUNC1_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC1_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC1_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC1_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC1_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC2_OUT_SEL_CFG</name>
                    <addressOffset>0x538</addressOffset>
                    <description>GPIO_FUNC2_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC2_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC2_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC2_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC2_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC3_OUT_SEL_CFG</name>
                    <addressOffset>0x53c</addressOffset>
                    <description>GPIO_FUNC3_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC3_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC3_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC3_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC3_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC4_OUT_SEL_CFG</name>
                    <addressOffset>0x540</addressOffset>
                    <description>GPIO_FUNC4_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC4_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC4_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC4_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC4_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC5_OUT_SEL_CFG</name>
                    <addressOffset>0x544</addressOffset>
                    <description>GPIO_FUNC5_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC5_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC5_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC5_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC5_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC6_OUT_SEL_CFG</name>
                    <addressOffset>0x548</addressOffset>
                    <description>GPIO_FUNC6_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC6_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC6_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC6_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC6_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC7_OUT_SEL_CFG</name>
                    <addressOffset>0x54c</addressOffset>
                    <description>GPIO_FUNC7_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC7_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC7_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC7_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC7_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC8_OUT_SEL_CFG</name>
                    <addressOffset>0x550</addressOffset>
                    <description>GPIO_FUNC8_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC8_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC8_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC8_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC8_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC9_OUT_SEL_CFG</name>
                    <addressOffset>0x554</addressOffset>
                    <description>GPIO_FUNC9_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC9_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC9_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC9_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC9_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC10_OUT_SEL_CFG</name>
                    <addressOffset>0x558</addressOffset>
                    <description>GPIO_FUNC10_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC10_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC10_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC10_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC10_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC11_OUT_SEL_CFG</name>
                    <addressOffset>0x55c</addressOffset>
                    <description>GPIO_FUNC11_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC11_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC11_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC11_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC11_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC12_OUT_SEL_CFG</name>
                    <addressOffset>0x560</addressOffset>
                    <description>GPIO_FUNC12_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC12_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC12_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC12_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC12_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC13_OUT_SEL_CFG</name>
                    <addressOffset>0x564</addressOffset>
                    <description>GPIO_FUNC13_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC13_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC13_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC13_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC13_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC14_OUT_SEL_CFG</name>
                    <addressOffset>0x568</addressOffset>
                    <description>GPIO_FUNC14_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC14_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC14_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC14_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC14_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC15_OUT_SEL_CFG</name>
                    <addressOffset>0x56c</addressOffset>
                    <description>GPIO_FUNC15_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC15_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC15_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC15_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC15_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC16_OUT_SEL_CFG</name>
                    <addressOffset>0x570</addressOffset>
                    <description>GPIO_FUNC16_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC16_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC16_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC16_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC16_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC17_OUT_SEL_CFG</name>
                    <addressOffset>0x574</addressOffset>
                    <description>GPIO_FUNC17_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC17_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC17_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC17_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC17_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC18_OUT_SEL_CFG</name>
                    <addressOffset>0x578</addressOffset>
                    <description>GPIO_FUNC18_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC18_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC18_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC18_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC18_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC19_OUT_SEL_CFG</name>
                    <addressOffset>0x57c</addressOffset>
                    <description>GPIO_FUNC19_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC19_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC19_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC19_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC19_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC20_OUT_SEL_CFG</name>
                    <addressOffset>0x580</addressOffset>
                    <description>GPIO_FUNC20_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC20_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC20_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC20_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC20_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC21_OUT_SEL_CFG</name>
                    <addressOffset>0x584</addressOffset>
                    <description>GPIO_FUNC21_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC21_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC21_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC21_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC21_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC22_OUT_SEL_CFG</name>
                    <addressOffset>0x588</addressOffset>
                    <description>GPIO_FUNC22_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC22_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC22_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC22_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC22_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC23_OUT_SEL_CFG</name>
                    <addressOffset>0x58c</addressOffset>
                    <description>GPIO_FUNC23_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC23_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC23_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC23_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC23_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC24_OUT_SEL_CFG</name>
                    <addressOffset>0x590</addressOffset>
                    <description>GPIO_FUNC24_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC24_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC24_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC24_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC24_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC25_OUT_SEL_CFG</name>
                    <addressOffset>0x594</addressOffset>
                    <description>GPIO_FUNC25_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC25_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC25_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC25_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC25_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC26_OUT_SEL_CFG</name>
                    <addressOffset>0x598</addressOffset>
                    <description>GPIO_FUNC26_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC26_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC26_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC26_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC26_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC27_OUT_SEL_CFG</name>
                    <addressOffset>0x59c</addressOffset>
                    <description>GPIO_FUNC27_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC27_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC27_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC27_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC27_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC28_OUT_SEL_CFG</name>
                    <addressOffset>0x5a0</addressOffset>
                    <description>GPIO_FUNC28_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC28_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC28_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC28_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC28_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC29_OUT_SEL_CFG</name>
                    <addressOffset>0x5a4</addressOffset>
                    <description>GPIO_FUNC29_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC29_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC29_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC29_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC29_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC30_OUT_SEL_CFG</name>
                    <addressOffset>0x5a8</addressOffset>
                    <description>GPIO_FUNC30_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC30_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC30_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC30_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC30_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC31_OUT_SEL_CFG</name>
                    <addressOffset>0x5ac</addressOffset>
                    <description>GPIO_FUNC31_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC31_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC31_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC31_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC31_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC32_OUT_SEL_CFG</name>
                    <addressOffset>0x5b0</addressOffset>
                    <description>GPIO_FUNC32_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC32_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC32_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC32_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC32_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC33_OUT_SEL_CFG</name>
                    <addressOffset>0x5b4</addressOffset>
                    <description>GPIO_FUNC33_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC33_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC33_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC33_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC33_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC34_OUT_SEL_CFG</name>
                    <addressOffset>0x5b8</addressOffset>
                    <description>GPIO_FUNC34_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC34_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC34_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC34_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC34_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC35_OUT_SEL_CFG</name>
                    <addressOffset>0x5bc</addressOffset>
                    <description>GPIO_FUNC35_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC35_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC35_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC35_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC35_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC36_OUT_SEL_CFG</name>
                    <addressOffset>0x5c0</addressOffset>
                    <description>GPIO_FUNC36_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC36_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC36_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC36_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC36_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC37_OUT_SEL_CFG</name>
                    <addressOffset>0x5c4</addressOffset>
                    <description>GPIO_FUNC37_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC37_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC37_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC37_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC37_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC38_OUT_SEL_CFG</name>
                    <addressOffset>0x5c8</addressOffset>
                    <description>GPIO_FUNC38_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC38_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC38_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC38_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC38_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_FUNC39_OUT_SEL_CFG</name>
                    <addressOffset>0x5cc</addressOffset>
                    <description>GPIO_FUNC39_OUT_SEL_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_FUNC39_OEN_INV_SEL</name>
                            <description>invert the output enable value  if you want to revert the output enable value  setting the value to 1</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC39_OEN_SEL</name>
                            <description>weather using the logical oen signal or not using the value setting by the register</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC39_OUT_INV_SEL</name>
                            <description>invert the output value  if you want to revert the output value  setting the value to 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_FUNC39_OUT_SEL</name>
                            <description>select one of the 256 output to 40 GPIO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>BT</name>
            <baseAddress>0x3ff51000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SHA</name>
            <baseAddress>0x3ff03000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SPI</name>
            <baseAddress>0x0</baseAddress>
            <registers>
                <register>
                    <name>SPI_CMD</name>
                    <addressOffset>0x0</addressOffset>
                    <description>SPI_CMD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_FLASH_READ</name>
                            <description>Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_WREN</name>
                            <description>Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_WRDI</name>
                            <description>Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_RDID</name>
                            <description>Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_RDSR</name>
                            <description>Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_WRSR</name>
                            <description>Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_PP</name>
                            <description>Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_SE</name>
                            <description>Sector erase enable. A 4KB sector is erased via SPI command 20H. Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_BE</name>
                            <description>Block erase enable. A 64KB block is erased via SPI command D8H.  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_CE</name>
                            <description>Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_DP</name>
                            <description>Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_RES</name>
                            <description>This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_HPM</name>
                            <description>Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR</name>
                            <description>User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_PES</name>
                            <description>program erase suspend bit  program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FLASH_PER</name>
                            <description>program erase resume bit  program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_CTRL</name>
                    <addressOffset>0x8</addressOffset>
                    <description>SPI_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_WR_BIT_ORDER</name>
                            <description>In command address write-data (MOSI) phases 1: LSB firs 0: MSB first</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_RD_BIT_ORDER</name>
                            <description>In read-data (MISO) phase 1: LSB first 0: MSB first</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FREAD_QIO</name>
                            <description>In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FREAD_DIO</name>
                            <description>In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_WRSR_2B</name>
                            <description>two bytes data will be written to status register when it is set. 1: enable 0: disable.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_WP_REG</name>
                            <description>Write protect signal output when SPI is idle.  1: output high  0: output low.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FREAD_QUAD</name>
                            <description>In the read operations read-data phase apply 4 signals. 1: enable 0: disable.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_RESANDRES</name>
                            <description>The Device ID is read out to SPI_RD_STATUS register, this bit combine with spi_flash_res bit. 1: enable 0: disable.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FREAD_DUAL</name>
                            <description>In the read operations  read-data phase apply 2 signals. 1: enable 0: disable.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FASTRD_MODE</name>
                            <description>This bit enable the bits: spi_fread_qio  spi_fread_dio  spi_fread_qout and spi_fread_dout. 1: enable 0: disable.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_WAIT_FLASH_IDLE_EN</name>
                            <description>wait flash idle when program flash or erase flash. 1: enable 0: disable.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_TX_CRC_EN</name>
                            <description>For SPI1  enable crc32 when writing encrypted data to flash. 1: enable  0:disable</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FCS_CRC_EN</name>
                            <description>For SPI1  initialize crc32 module before writing encrypted data to flash. Active low.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_CTRL1</name>
                    <addressOffset>0xc</addressOffset>
                    <description>SPI_CTRL1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CS_HOLD_DELAY</name>
                            <description>SPI cs signal is delayed by spi clock cycles</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS_HOLD_DELAY_RES</name>
                            <description>Delay cycles of resume Flash when resume Flash is enable by spi clock.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_RD_STATUS</name>
                    <addressOffset>0x10</addressOffset>
                    <description>SPI_RD_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_STATUS_EXT</name>
                            <description>In the slave mode,it is the status for master to read out.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_WB_MODE</name>
                            <description>Mode bits in the flash fast read mode, it is combined with spi_fastrd_mode bit.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_STATUS</name>
                            <description>In the slave mode, it is the status for master to read out.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_CTRL2</name>
                    <addressOffset>0x14</addressOffset>
                    <description>SPI_CTRL2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CS_DELAY_NUM</name>
                            <description>spi_cs signal is delayed by system clock cycles</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS_DELAY_MODE</name>
                            <description>spi_cs signal is delayed by spi_clk . 0: zero  1: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle   else delayed by half cycle  3: delayed one cycle</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SPI_MOSI_DELAY_NUM</name>
                            <description>MOSI signals are delayed by system clock cycles</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SPI_MOSI_DELAY_MODE</name>
                            <description>MOSI signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed by half cycle  3: delayed one cycle</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SPI_MISO_DELAY_NUM</name>
                            <description>MISO signals are delayed by system clock cycles</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SPI_MISO_DELAY_MODE</name>
                            <description>MISO signals are delayed by spi_clk. 0: zero  1: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by half cycle    else delayed by one cycle  2: if spi_ck_out_edge or spi_ck_i_edge is set 1  delayed by one cycle  else delayed by half cycle  3: delayed one cycle</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CK_OUT_HIGH_MODE</name>
                            <description>modify spi clock duty ratio when the value is lager than 8, the bits are combined with spi_clkcnt_N bits and spi_clkcnt_H bits.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CK_OUT_LOW_MODE</name>
                            <description>modify spi clock duty ratio when the value is lager than 8, the bits are combined with spi_clkcnt_N bits and spi_clkcnt_L bits.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_HOLD_TIME</name>
                            <description>delay cycles of cs pin by spi clock, this bits combined with spi_cs_hold bit.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SETUP_TIME</name>
                            <description>(cycles-1) of prepare phase by spi clock, this bits combined with spi_cs_setup bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_CLOCK</name>
                    <addressOffset>0x18</addressOffset>
                    <description>SPI_CLOCK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CLK_EQU_SYSCLK</name>
                            <description>In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CLKDIV_PRE</name>
                            <description>In the master mode it is pre-divider of spi_clk.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>13</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CLKCNT_N</name>
                            <description>In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1)</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CLKCNT_H</name>
                            <description>In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CLKCNT_L</name>
                            <description>In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_USER</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>SPI_USER</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_USR_COMMAND</name>
                            <description>This bit enable the command phase of an operation.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_ADDR</name>
                            <description>This bit enable the address phase of an operation.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_DUMMY</name>
                            <description>This bit enable the dummy phase of an operation.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_MISO</name>
                            <description>This bit enable the read-data phase of an operation.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_MOSI</name>
                            <description>This bit enable the write-data phase of an operation.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_DUMMY_IDLE</name>
                            <description>spi clock is disable in dummy phase when the bit is enable.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_MOSI_HIGHPART</name>
                            <description>write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_MISO_HIGHPART</name>
                            <description>read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_PREP_HOLD</name>
                            <description>spi is hold at prepare state  the bit combined with spi_usr_hold_pol bit.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_CMD_HOLD</name>
                            <description>spi is hold at command state  the bit combined with spi_usr_hold_pol bit.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_ADDR_HOLD</name>
                            <description>spi is hold at address state  the bit combined with spi_usr_hold_pol bit.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_DUMMY_HOLD</name>
                            <description>spi is hold at dummy state  the bit combined with spi_usr_hold_pol bit.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_DIN_HOLD</name>
                            <description>spi is hold at data in state  the bit combined with spi_usr_hold_pol bit.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_DOUT_HOLD</name>
                            <description>spi is hold at data out state  the bit combined with spi_usr_hold_pol bit.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_HOLD_POL</name>
                            <description>It is combined with hold bits to set the polarity of spi hold line  1: spi will be held when spi hold line is high  0: spi will be held when spi hold line is low</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SIO</name>
                            <description>Set the bit to enable 3-line half duplex communication  mosi and miso signals share the same pin. 1: enable 0: disable.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FWRITE_QIO</name>
                            <description>In the write operations address phase and read-data phase apply 4 signals.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FWRITE_DIO</name>
                            <description>In the write operations address phase and read-data phase apply 2 signals.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FWRITE_QUAD</name>
                            <description>In the write operations read-data phase apply 4 signals</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_FWRITE_DUAL</name>
                            <description>In the write operations read-data phase apply 2 signals</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_WR_BYTE_ORDER</name>
                            <description>In command address write-data (MOSI) phases 1: big-endian 0: litte_endian</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_RD_BYTE_ORDER</name>
                            <description>In read-data (MISO) phase 1: big-endian 0: little_endian</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CK_OUT_EDGE</name>
                            <description>the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CK_I_EDGE</name>
                            <description>In the slave mode  the bit is same as spi_ck_out_edge in master mode. It is combined with  spi_miso_delay_mode bits.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS_SETUP</name>
                            <description>spi cs is enable when spi is in prepare phase. 1: enable 0: disable.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS_HOLD</name>
                            <description>spi cs keep low when spi is in done phase. 1: enable 0: disable.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_DOUTDIN</name>
                            <description>Set the bit to enable full duplex communication. 1: enable 0: disable.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_USER1</name>
                    <addressOffset>0x20</addressOffset>
                    <description>SPI_USER1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_USR_ADDR_BITLEN</name>
                            <description>The length in bits of address phase. The register value shall be (bit_num-1).</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_DUMMY_CYCLELEN</name>
                            <description>The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_USER2</name>
                    <addressOffset>0x24</addressOffset>
                    <description>SPI_USER2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_USR_COMMAND_BITLEN</name>
                            <description>The length in bits of command phase. The register value shall be (bit_num-1)</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_COMMAND_VALUE</name>
                            <description>The value of  command.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_MOSI_DLEN</name>
                    <addressOffset>0x28</addressOffset>
                    <description>SPI_MOSI_DLEN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_USR_MOSI_DBITLEN</name>
                            <description>The length in bits of write-data. The register value shall be (bit_num-1).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_MISO_DLEN</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>SPI_MISO_DLEN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_USR_MISO_DBITLEN</name>
                            <description>The length in bits of  read-data. The register value shall be (bit_num-1).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLV_WR_STATUS</name>
                    <addressOffset>0x30</addressOffset>
                    <description>SPI_SLV_WR_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SLV_WR_ST</name>
                            <description>In the slave mode this register are the status register for the master to write into. In the master mode this register are the higher 32bits in the 64 bits address condition.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_PIN</name>
                    <addressOffset>0x34</addressOffset>
                    <description>SPI_PIN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CS_KEEP_ACTIVE</name>
                            <description>spi cs line keep low when the bit is set.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CK_IDLE_EDGE</name>
                            <description>1: spi clk line is high when idle     0: spi clk line is low when idle</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_MASTER_CK_SEL</name>
                            <description>In the master mode  spi cs line is enable as spi clk  it is combined with spi_cs0_dis spi_cs1_dis spi_cs2_dis.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SPI_MASTER_CS_POL</name>
                            <description>In the master mode  the bits are the polarity of spi cs line  the value is equivalent to spi_cs ^ spi_master_cs_pol.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CK_DIS</name>
                            <description>1: spi clk out disable  0: spi clk out enable</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS2_DIS</name>
                            <description>SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS1_DIS</name>
                            <description>SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS0_DIS</name>
                            <description>SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLAVE</name>
                    <addressOffset>0x38</addressOffset>
                    <description>SPI_SLAVE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SYNC_RESET</name>
                            <description>Software reset enable, reset the spi clock line cs line and data lines.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLAVE_MODE</name>
                            <description>1: slave mode 0: master mode.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WR_RD_BUF_EN</name>
                            <description>write and read buffer enable in the slave mode</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WR_RD_STA_EN</name>
                            <description>write and read status enable  in the slave mode</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_CMD_DEFINE</name>
                            <description>1: slave mode commands are defined in SPI_SLAVE3.  0: slave mode commands are fixed as: 1: write-status 2: write-buffer and 3: read-buffer.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_TRANS_CNT</name>
                            <description>The operations counter in both the master mode and the slave mode. 4: read-status</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_LAST_STATE</name>
                            <description>In the slave mode it is the state of spi state machine.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_LAST_COMMAND</name>
                            <description>In the slave mode it is the value of command.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CS_I_MODE</name>
                            <description>In the slave mode  this bits used to synchronize the input spi cs signal and eliminate spi cs  jitter.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INT_EN</name>
                            <description>Interrupt enable bits for the below 5 sources</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>SPI_TRANS_DONE</name>
                            <description>The interrupt raw bit for the completion of any operation in both the master mode and the slave mode.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WR_STA_DONE</name>
                            <description>The interrupt raw bit for the completion of write-status operation in the slave mode.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RD_STA_DONE</name>
                            <description>The interrupt raw bit for the completion of read-status operation in the slave mode.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WR_BUF_DONE</name>
                            <description>The interrupt raw bit for the completion of write-buffer operation in the slave mode.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RD_BUF_DONE</name>
                            <description>The interrupt raw bit for the completion of read-buffer operation in the slave mode.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLAVE1</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>SPI_SLAVE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SLV_STATUS_BITLEN</name>
                            <description>In the slave mode it is the length of status bit.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_STATUS_FAST_EN</name>
                            <description>In the slave mode enable fast read status.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_STATUS_READBACK</name>
                            <description>In the slave mode  1:read register of SPI_SLV_WR_STATUS  0: read register of SPI_RD_STATUS.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RD_ADDR_BITLEN</name>
                            <description>In the slave mode it is the address length in bits for read-buffer operation. The register value shall be (bit_num-1).</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WR_ADDR_BITLEN</name>
                            <description>In the slave mode it is the address length in bits for write-buffer operation. The register value shall be (bit_num-1).</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WRSTA_DUMMY_EN</name>
                            <description>In the slave mode it is the enable bit of dummy phase for write-status operations.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RDSTA_DUMMY_EN</name>
                            <description>In the slave mode it is the enable bit of dummy phase for read-status operations.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WRBUF_DUMMY_EN</name>
                            <description>In the slave mode it is the enable bit of dummy phase for write-buffer operations.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RDBUF_DUMMY_EN</name>
                            <description>In the slave mode it is the enable bit of dummy phase for read-buffer operations.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLAVE2</name>
                    <addressOffset>0x40</addressOffset>
                    <description>SPI_SLAVE2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SLV_WRBUF_DUMMY_CYCLELEN</name>
                            <description>In the slave mode it is the length in spi_clk cycles of dummy phase for write-buffer operations. The register value shall be (cycle_num-1).</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RDBUF_DUMMY_CYCLELEN</name>
                            <description>In the slave mode it is the length in spi_clk cycles of dummy phase for read-buffer operations. The register value shall be (cycle_num-1).</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WRSTA_DUMMY_CYCLELEN</name>
                            <description>In the slave mode it is the length in spi_clk cycles of dummy phase for write-status operations. The register value shall be (cycle_num-1).</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RDSTA_DUMMY_CYCLELEN</name>
                            <description>In the slave mode it is the length in spi_clk cycles of dummy phase for read-status operations. The register value shall be (cycle_num-1).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLAVE3</name>
                    <addressOffset>0x44</addressOffset>
                    <description>SPI_SLAVE3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SLV_WRSTA_CMD_VALUE</name>
                            <description>In the slave mode it is the value of write-status command.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RDSTA_CMD_VALUE</name>
                            <description>In the slave mode it is the value of read-status command.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_WRBUF_CMD_VALUE</name>
                            <description>In the slave mode it is the value of write-buffer command.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SLV_RDBUF_CMD_VALUE</name>
                            <description>In the slave mode it is the value of read-buffer command.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLV_WRBUF_DLEN</name>
                    <addressOffset>0x48</addressOffset>
                    <description>SPI_SLV_WRBUF_DLEN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SLV_WRBUF_DBITLEN</name>
                            <description>In the slave mode it is the length in bits for write-buffer operations. The register value shall be (bit_num-1).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLV_RDBUF_DLEN</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>SPI_SLV_RDBUF_DLEN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SLV_RDBUF_DBITLEN</name>
                            <description>In the slave mode it is the length in bits for read-buffer operations. The register value shall be (bit_num-1).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_CACHE_FCTRL</name>
                    <addressOffset>0x50</addressOffset>
                    <description>SPI_CACHE_FCTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CACHE_FLASH_PES_EN</name>
                            <description>For SPI0  spi1 send suspend command before cache read flash  1: enable  0:disable.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CACHE_FLASH_USR_CMD</name>
                            <description>For SPI0  cache  read flash for user define command  1: enable  0:disable.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CACHE_USR_CMD_4BYTE</name>
                            <description>For SPI0  cache  read flash with 4 bytes command  1: enable  0:disable.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CACHE_REQ_EN</name>
                            <description>For SPI0  Cache access enable  1: enable  0:disable.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_CACHE_SCTRL</name>
                    <addressOffset>0x54</addressOffset>
                    <description>SPI_CACHE_SCTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CACHE_SRAM_USR_WCMD</name>
                            <description>For SPI0  In the spi sram mode cache write sram for user define command</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SRAM_ADDR_BITLEN</name>
                            <description>For SPI0  In the sram mode  it is the length in bits of address phase. The register value shall be (bit_num-1).</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SRAM_DUMMY_CYCLELEN</name>
                            <description>For SPI0  In the sram mode  it is the length in bits of address phase. The register value shall be (bit_num-1).</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SRAM_BYTES_LEN</name>
                            <description>For SPI0  In the sram mode  it is the byte length of spi read sram data.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CACHE_SRAM_USR_RCMD</name>
                            <description>For SPI0  In the spi sram mode cache read sram for user define command.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_RD_SRAM_DUMMY</name>
                            <description>For SPI0  In the spi sram mode  it is the enable bit of dummy phase for read operations.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_WR_SRAM_DUMMY</name>
                            <description>For SPI0  In the spi sram mode  it is the enable bit of dummy phase for write operations.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_SRAM_QIO</name>
                            <description>For SPI0  In the spi sram mode  spi quad I/O mode enable  1: enable  0:disable</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_USR_SRAM_DIO</name>
                            <description>For SPI0  In the spi sram mode  spi dual I/O mode enable  1: enable  0:disable</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SRAM_CMD</name>
                    <addressOffset>0x58</addressOffset>
                    <description>SPI_SRAM_CMD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SRAM_RSTIO</name>
                            <description>For SPI0 SRAM IO mode reset enable. SRAM IO mode reset operation will be triggered when the bit is set. The bit will be cleared once the operation done</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SRAM_QIO</name>
                            <description>For SPI0 SRAM QIO mode enable .  SRAM QIO enable command will be send when the bit is set. The bit will be cleared once the operation done.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_SRAM_DIO</name>
                            <description>For SPI0 SRAM DIO mode enable .  SRAM DIO enable command will be send when the bit is set. The bit will be cleared once the operation done.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SRAM_DRD_CMD</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>SPI_SRAM_DRD_CMD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CACHE_SRAM_USR_RD_CMD_BITLEN</name>
                            <description>For SPI0 When cache mode is enable it is the length in bits of command phase for SRAM. The register value shall be (bit_num-1).</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CACHE_SRAM_USR_RD_CMD_VALUE</name>
                            <description>For SPI0 When cache mode is enable it is the read command value of command phase for SRAM.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SRAM_DWR_CMD</name>
                    <addressOffset>0x60</addressOffset>
                    <description>SPI_SRAM_DWR_CMD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_CACHE_SRAM_USR_WR_CMD_BITLEN</name>
                            <description>For SPI0 When cache mode is enable it is the in bits of command phase  for SRAM. The register value shall be (bit_num-1).</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_CACHE_SRAM_USR_WR_CMD_VALUE</name>
                            <description>For SPI0 When cache mode is enable it is the write command value of command phase for SRAM.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_SLV_RD_BIT</name>
                    <addressOffset>0x64</addressOffset>
                    <description>SPI_SLV_RD_BIT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_SLV_RDATA_BIT</name>
                            <description>In the slave mode it is the bit length of read data. The value is the length - 1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W0</name>
                    <addressOffset>0x80</addressOffset>
                    <description>SPI_W0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF0</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W1</name>
                    <addressOffset>0x84</addressOffset>
                    <description>SPI_W1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF1</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W2</name>
                    <addressOffset>0x88</addressOffset>
                    <description>SPI_W2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF2</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W3</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>SPI_W3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF3</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W4</name>
                    <addressOffset>0x90</addressOffset>
                    <description>SPI_W4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF4</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W5</name>
                    <addressOffset>0x94</addressOffset>
                    <description>SPI_W5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF5</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W6</name>
                    <addressOffset>0x98</addressOffset>
                    <description>SPI_W6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF6</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W7</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>SPI_W7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF7</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W8</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>SPI_W8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF8</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W9</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>SPI_W9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF9</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W10</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>SPI_W10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF10</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W11</name>
                    <addressOffset>0xac</addressOffset>
                    <description>SPI_W11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF11</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W12</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>SPI_W12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF12</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W13</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>SPI_W13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF13</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W14</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>SPI_W14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF14</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_W15</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>SPI_W15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_BUF15</name>
                            <description>data buffer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_TX_CRC</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>SPI_TX_CRC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_TX_CRC_DATA</name>
                            <description>For SPI1  the value of crc32 for 256 bits data.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_EXT0</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>SPI_EXT0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_T_PP_ENA</name>
                            <description>page program delay enable.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_T_PP_SHIFT</name>
                            <description>page program delay time shift .</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_T_PP_TIME</name>
                            <description>page program delay time  by system clock.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_EXT1</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>SPI_EXT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_T_ERASE_ENA</name>
                            <description>erase flash delay enable.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_T_ERASE_SHIFT</name>
                            <description>erase flash delay time shift.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SPI_T_ERASE_TIME</name>
                            <description>erase flash delay time by system clock.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_EXT2</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>SPI_EXT2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_ST</name>
                            <description>The status of spi state machine .</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_EXT3</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>SPI_EXT3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_INT_HOLD_ENA</name>
                            <description>This register is for two SPI masters to share the same cs clock and data signals. The bits of one SPI are set  if the other SPI is busy  the SPI will be hold. 1(3): hold at idle phase 2: hold at prepare phase.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_CONF</name>
                    <addressOffset>0x100</addressOffset>
                    <description>SPI_DMA_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_CONTINUE</name>
                            <description>spi dma continue tx/rx data.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_DMA_TX_STOP</name>
                            <description>spi dma write data stop when in continue tx/rx mode.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_DMA_RX_STOP</name>
                            <description>spi dma read data stop  when in continue tx/rx mode.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_DATA_BURST_EN</name>
                            <description>spi dma read data from memory in burst mode.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INDSCR_BURST_EN</name>
                            <description>read descriptor use burst mode when write data to memory.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTDSCR_BURST_EN</name>
                            <description>read descriptor use burst mode when read data for memory.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_EOF_MODE</name>
                            <description>out eof flag generation mode . 1: when dma pop all data from fifo  0:when ahb push all data to fifo.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_AUTO_WRBACK</name>
                            <description>when the link is empty   jump to next automatically.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_LOOP_TEST</name>
                            <description>Set bit to test out link.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_LOOP_TEST</name>
                            <description>Set bit to test in link.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_AHBM_RST</name>
                            <description>reset spi dma ahb master.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_AHBM_FIFO_RST</name>
                            <description>reset spi dma ahb master fifo pointer.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_RST</name>
                            <description>The bit is used to reset out dma fsm and out data fifo pointer.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_RST</name>
                            <description>The bit is used to reset in dma fsm and in data fifo pointer.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_OUT_LINK</name>
                    <addressOffset>0x104</addressOffset>
                    <description>SPI_DMA_OUT_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_OUTLINK_RESTART</name>
                            <description>Set the bit to mount on new outlink descriptors.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTLINK_START</name>
                            <description>Set the bit to start to use outlink descriptor.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTLINK_STOP</name>
                            <description>Set the bit to stop to use outlink descriptor.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTLINK_ADDR</name>
                            <description>The address of the first outlink descriptor.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_IN_LINK</name>
                    <addressOffset>0x108</addressOffset>
                    <description>SPI_DMA_IN_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_INLINK_RESTART</name>
                            <description>Set the bit to mount on new inlink descriptors.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_START</name>
                            <description>Set the bit to start to use inlink descriptor.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_STOP</name>
                            <description>Set the bit to stop to use inlink descriptor.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_AUTO_RET</name>
                            <description>when the bit is set  inlink descriptor returns to the next descriptor while a packet is wrong</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_ADDR</name>
                            <description>The address of the first inlink descriptor.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_STATUS</name>
                    <addressOffset>0x10c</addressOffset>
                    <description>SPI_DMA_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_TX_EN</name>
                            <description>spi dma write data status bit.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_DMA_RX_EN</name>
                            <description>spi dma read data status bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_INT_ENA</name>
                    <addressOffset>0x110</addressOffset>
                    <description>SPI_DMA_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_OUT_TOTAL_EOF_INT_ENA</name>
                            <description>The enable bit for sending all the packets to host done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_EOF_INT_ENA</name>
                            <description>The enable bit for sending a packet to host done.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_DONE_INT_ENA</name>
                            <description>The enable bit for completing usage of a outlink descriptor .</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_SUC_EOF_INT_ENA</name>
                            <description>The enable bit for completing receiving all the packets from host.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_ERR_EOF_INT_ENA</name>
                            <description>The enable bit for receiving error.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_DONE_INT_ENA</name>
                            <description>The enable bit for completing usage of a inlink descriptor.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_ERROR_INT_ENA</name>
                            <description>The enable bit for inlink descriptor error.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTLINK_DSCR_ERROR_INT_ENA</name>
                            <description>The enable bit for outlink descriptor error.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_EMPTY_INT_ENA</name>
                            <description>The enable bit for lack of enough inlink descriptors.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_INT_RAW</name>
                    <addressOffset>0x114</addressOffset>
                    <description>SPI_DMA_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_OUT_TOTAL_EOF_INT_RAW</name>
                            <description>The raw bit for sending all the packets to host done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_EOF_INT_RAW</name>
                            <description>The raw bit for sending a packet to host done.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_DONE_INT_RAW</name>
                            <description>The raw bit for completing usage of a outlink descriptor.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_SUC_EOF_INT_RAW</name>
                            <description>The raw bit for completing receiving all the packets from host.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_ERR_EOF_INT_RAW</name>
                            <description>The raw bit for receiving error.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_DONE_INT_RAW</name>
                            <description>The raw bit for completing usage of a inlink descriptor.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_ERROR_INT_RAW</name>
                            <description>The raw bit for inlink descriptor error.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTLINK_DSCR_ERROR_INT_RAW</name>
                            <description>The raw bit for outlink descriptor error.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_EMPTY_INT_RAW</name>
                            <description>The raw bit for lack of enough inlink descriptors.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_INT_ST</name>
                    <addressOffset>0x118</addressOffset>
                    <description>SPI_DMA_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_OUT_TOTAL_EOF_INT_ST</name>
                            <description>The status bit for sending all the packets to host done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_EOF_INT_ST</name>
                            <description>The status bit for sending a packet to host done.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_DONE_INT_ST</name>
                            <description>The status bit for completing usage of a outlink descriptor.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_SUC_EOF_INT_ST</name>
                            <description>The status bit for completing receiving all the packets from host.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_ERR_EOF_INT_ST</name>
                            <description>The status bit for receiving error.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_DONE_INT_ST</name>
                            <description>The status bit for completing usage of a inlink descriptor.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_ERROR_INT_ST</name>
                            <description>The status bit for inlink descriptor error.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTLINK_DSCR_ERROR_INT_ST</name>
                            <description>The status bit for outlink descriptor error.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_EMPTY_INT_ST</name>
                            <description>The status bit for lack of enough inlink descriptors.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_INT_CLR</name>
                    <addressOffset>0x11c</addressOffset>
                    <description>SPI_DMA_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_OUT_TOTAL_EOF_INT_CLR</name>
                            <description>The clear bit for sending all the packets to host done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_EOF_INT_CLR</name>
                            <description>The clear bit for sending a packet to host done.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUT_DONE_INT_CLR</name>
                            <description>The clear bit for completing usage of a outlink descriptor.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_SUC_EOF_INT_CLR</name>
                            <description>The clear bit for completing receiving all the packets from host.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_ERR_EOF_INT_CLR</name>
                            <description>The clear bit for receiving error.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_IN_DONE_INT_CLR</name>
                            <description>The clear bit for completing usage of a inlink descriptor.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_ERROR_INT_CLR</name>
                            <description>The clear bit for inlink descriptor error.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_OUTLINK_DSCR_ERROR_INT_CLR</name>
                            <description>The clear bit for outlink descriptor error.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SPI_INLINK_DSCR_EMPTY_INT_CLR</name>
                            <description>The clear bit for lack of enough inlink descriptors.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_IN_ERR_EOF_DES_ADDR</name>
                    <addressOffset>0x120</addressOffset>
                    <description>SPI_IN_ERR_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_IN_ERR_EOF_DES_ADDR</name>
                            <description>The inlink descriptor address when spi dma produce receiving error.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_IN_SUC_EOF_DES_ADDR</name>
                    <addressOffset>0x124</addressOffset>
                    <description>SPI_IN_SUC_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_IN_SUC_EOF_DES_ADDR</name>
                            <description>The last inlink descriptor address when spi dma produce from_suc_eof.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_INLINK_DSCR</name>
                    <addressOffset>0x128</addressOffset>
                    <description>SPI_INLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_INLINK_DSCR</name>
                            <description>The content of current in descriptor pointer.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_INLINK_DSCR_BF0</name>
                    <addressOffset>0x12c</addressOffset>
                    <description>SPI_INLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_INLINK_DSCR_BF0</name>
                            <description>The content of next in descriptor pointer.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_INLINK_DSCR_BF1</name>
                    <addressOffset>0x130</addressOffset>
                    <description>SPI_INLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_INLINK_DSCR_BF1</name>
                            <description>The content of current in descriptor data buffer pointer.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_OUT_EOF_BFR_DES_ADDR</name>
                    <addressOffset>0x134</addressOffset>
                    <description>SPI_OUT_EOF_BFR_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_OUT_EOF_BFR_DES_ADDR</name>
                            <description>The address of buffer relative to the outlink descriptor that produce eof.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_OUT_EOF_DES_ADDR</name>
                    <addressOffset>0x138</addressOffset>
                    <description>SPI_OUT_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_OUT_EOF_DES_ADDR</name>
                            <description>The last outlink descriptor address when spi dma produce to_eof.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_OUTLINK_DSCR</name>
                    <addressOffset>0x13c</addressOffset>
                    <description>SPI_OUTLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_OUTLINK_DSCR</name>
                            <description>The content of current out descriptor pointer.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_OUTLINK_DSCR_BF0</name>
                    <addressOffset>0x140</addressOffset>
                    <description>SPI_OUTLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_OUTLINK_DSCR_BF0</name>
                            <description>The content of next out descriptor pointer.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_OUTLINK_DSCR_BF1</name>
                    <addressOffset>0x144</addressOffset>
                    <description>SPI_OUTLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_OUTLINK_DSCR_BF1</name>
                            <description>The content of current out descriptor data buffer pointer.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_RSTATUS</name>
                    <addressOffset>0x148</addressOffset>
                    <description>SPI_DMA_RSTATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_OUT_STATUS</name>
                            <description>spi dma read data from memory status.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DMA_TSTATUS</name>
                    <addressOffset>0x14c</addressOffset>
                    <description>SPI_DMA_TSTATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DMA_IN_STATUS</name>
                            <description>spi dma write data to memory status.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SPI_DATE</name>
                    <addressOffset>0x3fc</addressOffset>
                    <description>SPI_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SPI_DATE</name>
                            <description>SPI register version.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>IO_MUX</name>
            <baseAddress>0x3ff49000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SPI3</name>
            <baseAddress>0x3ff65000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>AES</name>
            <baseAddress>0x3ff01000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>RSA</name>
            <baseAddress>0x3ff02000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>RMT</name>
            <baseAddress>0x3ff56000</baseAddress>
            <registers>
                <register>
                    <name>RMT_CH0CONF0</name>
                    <addressOffset>0x20</addressOffset>
                    <description>RMT_CH0CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CLK_EN</name>
                            <description>This bit  is used  to control clock.when software config RMT internal registers  it controls the register clock.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_PD</name>
                            <description>This bit is used to reduce power consumed by mem. 1:mem is in low power state.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH0</name>
                            <description>This bit is used to configure the way carrier wave is modulated for  channel0.1'b1:transmit on low output level  1'b0:transmit  on high output level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH0</name>
                            <description>This is the carrier modulation enable control bit for channel0.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH0</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel0.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH0</name>
                            <description>In receive mode when no edge is detected on the input signal for longer than reg_idle_thres_ch0 then the receive process is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH0</name>
                            <description>This register is used to configure the  frequency divider's factor in channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH0CONF1</name>
                    <addressOffset>0x24</addressOffset>
                    <description>RMT_CH0CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH0</name>
                            <description>This is the output enable control bit for channel0 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH0</name>
                            <description>This bit configures the output signal's level for channel0 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH0</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH0</name>
                            <description>This bit is used to reset divider in channel0.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH0</name>
                            <description>in receive mode  channel0 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH0</name>
                            <description>This is the receive filter enable bit for channel0.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH0</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel0 again and again.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH0</name>
                            <description>This is the mark of channel0's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH0</name>
                            <description>Set this bit to reset W/R ram address for channel0 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH0</name>
                            <description>Set this bit to reset read ram address for channel0 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH0</name>
                            <description>Set this bit to reset write ram address for channel0 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH0</name>
                            <description>Set this bit to enbale receving data for channel0.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH0</name>
                            <description>Set this bit to start sending data for channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH1CONF0</name>
                    <addressOffset>0x28</addressOffset>
                    <description>RMT_CH1CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH1</name>
                            <description>This bit is used to configure the way carrier wave is modulated for  channel1.1'b1:transmit on low output level  1'b0:transmit  on high output level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH1</name>
                            <description>This is the carrier modulation enable control bit for channel1.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH1</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel1.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH1</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel1.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH1</name>
                            <description>This register is used to configure the  frequency divider's factor in channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH1CONF1</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>RMT_CH1CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH1</name>
                            <description>This is the output enable control bit for channel1 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH1</name>
                            <description>This bit configures the output signal's level for channel1 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH1</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH1</name>
                            <description>This bit is used to reset divider in channel1.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH1</name>
                            <description>in receive mode  channel1 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH1</name>
                            <description>This is the receive filter enable bit for channel1.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH1</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel1 again and again.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH1</name>
                            <description>This is the mark of channel1's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH1</name>
                            <description>Set this bit to reset W/R ram address for channel1 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH1</name>
                            <description>Set this bit to reset read ram address for channel1 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH1</name>
                            <description>Set this bit to reset write ram address for channel1 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH1</name>
                            <description>Set this bit to enbale receving data for channel1.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH1</name>
                            <description>Set this bit to start sending data for channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH2CONF0</name>
                    <addressOffset>0x30</addressOffset>
                    <description>RMT_CH2CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH2</name>
                            <description>This bit is used to configure carrier wave's position for channel2.1'b1:add on low level  1'b0:add  on high level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH2</name>
                            <description>This is the carrier modulation enable control bit for channel2.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH2</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel2.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH2</name>
                            <description>In receive mode when the counter's value is bigger than reg_idle_thres_ch2 then the receive process is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH2</name>
                            <description>This register is used to configure the  frequency divider's factor in channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH2CONF1</name>
                    <addressOffset>0x34</addressOffset>
                    <description>RMT_CH2CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH2</name>
                            <description>This is the output enable control bit for channel2 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH2</name>
                            <description>This bit configures the output signal's level for channel2 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH2</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH2</name>
                            <description>This bit is used to reset divider in channel2.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH2</name>
                            <description>in receive mode  channel2 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH2</name>
                            <description>This is the receive filter enable bit for channel2.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH2</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel2.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH2</name>
                            <description>This is the mark of channel2's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH2</name>
                            <description>Set this bit to reset W/R ram address for channel2 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH2</name>
                            <description>Set this bit to reset read ram address for channel2 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH2</name>
                            <description>Set this bit to reset write ram address for channel2 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH2</name>
                            <description>Set this bit to enbale receving data for channel2.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH2</name>
                            <description>Set this bit to start sending data for channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH3CONF0</name>
                    <addressOffset>0x38</addressOffset>
                    <description>RMT_CH3CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH3</name>
                            <description>This bit is used to configure carrier wave's position for channel3.1'b1:add on low level  1'b0:add  on high level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH3</name>
                            <description>This is the carrier modulation enable control bit for channel3.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH3</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel3.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH3</name>
                            <description>In receive mode when the counter's value is bigger than reg_idle_thres_ch3 then the receive process is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH3</name>
                            <description>This register is used to configure the  frequency divider's factor in channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH3CONF1</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>RMT_CH3CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH3</name>
                            <description>This is the output enable control bit for channel3 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH3</name>
                            <description>This bit configures the output signal's level for channel3 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH3</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH3</name>
                            <description>This bit is used to reset divider in channel3.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH3</name>
                            <description>in receive mode  channel3 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH3</name>
                            <description>This is the receive filter enable bit for channel3.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH3</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel3.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH3</name>
                            <description>This is the mark of channel3's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH3</name>
                            <description>Set this bit to reset W/R ram address for channel3 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH3</name>
                            <description>Set this bit to reset read ram address for channel3 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH3</name>
                            <description>Set this bit to reset write ram address for channel3 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH3</name>
                            <description>Set this bit to enbale receving data for channel3.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH3</name>
                            <description>Set this bit to start sending data for channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH4CONF0</name>
                    <addressOffset>0x40</addressOffset>
                    <description>RMT_CH4CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH4</name>
                            <description>This bit is used to configure carrier wave's position for channel4.1'b1:add on low level  1'b0:add  on high level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH4</name>
                            <description>This is the carrier modulation enable control bit for channel4.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH4</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel4.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH4</name>
                            <description>In receive mode when the counter's value is bigger than reg_idle_thres_ch4 then the receive process is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH4</name>
                            <description>This register is used to configure the  frequency divider's factor in channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH4CONF1</name>
                    <addressOffset>0x44</addressOffset>
                    <description>RMT_CH4CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH4</name>
                            <description>This is the output enable control bit for channel4 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH4</name>
                            <description>This bit configures the output signal's level for channel4 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH4</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH4</name>
                            <description>This bit is used to reset divider in channel4.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH4</name>
                            <description>in receive mode  channel4 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH4</name>
                            <description>This is the receive filter enable bit for channel4.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH4</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel4.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH4</name>
                            <description>This is the mark of channel4's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH4</name>
                            <description>Set this bit to reset W/R ram address for channel4 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH4</name>
                            <description>Set this bit to reset read ram address for channel4 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH4</name>
                            <description>Set this bit to reset write ram address for channel4 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH4</name>
                            <description>Set this bit to enbale receving data for channel4.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH4</name>
                            <description>Set this bit to start sending data for channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH5CONF0</name>
                    <addressOffset>0x48</addressOffset>
                    <description>RMT_CH5CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH5</name>
                            <description>This bit is used to configure carrier wave's position for channel5.1'b1:add on low level  1'b0:add  on high level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH5</name>
                            <description>This is the carrier modulation enable control bit for channel5.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH5</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel5.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH5</name>
                            <description>In receive mode when the counter's value is bigger than reg_idle_thres_ch5 then the receive process is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH5</name>
                            <description>This register is used to configure the  frequency divider's factor in channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH5CONF1</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>RMT_CH5CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH5</name>
                            <description>This is the output enable control bit for channel5 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH5</name>
                            <description>This bit configures the output signal's level for channel5 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH5</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH5</name>
                            <description>This bit is used to reset divider in channel5.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH5</name>
                            <description>in receive mode  channel5 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH5</name>
                            <description>This is the receive filter enable bit for channel5.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH5</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel5.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH5</name>
                            <description>This is the mark of channel5's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH5</name>
                            <description>Set this bit to reset W/R ram address for channel5 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH5</name>
                            <description>Set this bit to reset read ram address for channel5 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH5</name>
                            <description>Set this bit to reset write ram address for channel5 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH5</name>
                            <description>Set this bit to enbale receving data for channel5.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH5</name>
                            <description>Set this bit to start sending data for channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH6CONF0</name>
                    <addressOffset>0x50</addressOffset>
                    <description>RMT_CH6CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH6</name>
                            <description>This bit is used to configure carrier wave's position for channel6.1'b1:add on low level  1'b0:add  on high level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH6</name>
                            <description>This is the carrier modulation enable control bit for channel6.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH6</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel6.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH6</name>
                            <description>In receive mode when the counter's value is bigger than reg_idle_thres_ch6 then the receive process is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH6</name>
                            <description>This register is used to configure the  frequency divider's factor in channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH6CONF1</name>
                    <addressOffset>0x54</addressOffset>
                    <description>RMT_CH6CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH6</name>
                            <description>This is the output enable control bit for channel6 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH6</name>
                            <description>This bit configures the output signal's level for channel6 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH6</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH6</name>
                            <description>This bit is used to reset divider in channel6.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH6</name>
                            <description>in receive mode  channel6 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH6</name>
                            <description>This is the receive filter enable bit for channel6.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH6</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel6.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH6</name>
                            <description>This is the mark of channel6's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH6</name>
                            <description>Set this bit to reset W/R ram address for channel6 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH6</name>
                            <description>Set this bit to reset read ram address for channel6 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH6</name>
                            <description>Set this bit to reset write ram address for channel6 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH6</name>
                            <description>Set this bit to enbale receving data for channel6.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH6</name>
                            <description>Set this bit to start sending data for channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH7CONF0</name>
                    <addressOffset>0x58</addressOffset>
                    <description>RMT_CH7CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_OUT_LV_CH7</name>
                            <description>This bit is used to configure carrier wave's position for channel7.1'b1:add on low level  1'b0:add  on high level.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_EN_CH7</name>
                            <description>This is the carrier modulation enable control bit for channel7.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_SIZE_CH7</name>
                            <description>This register is used to configure the the amount of memory blocks allocated to channel7.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_THRES_CH7</name>
                            <description>In receive mode when the counter's value is bigger than reg_idle_thres_ch7 then the receive process is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_DIV_CNT_CH7</name>
                            <description>This register is used to configure the  frequency divider's factor in channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH7CONF1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>RMT_CH7CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_IDLE_OUT_EN_CH7</name>
                            <description>This is the output enable control bit for channel6 in IDLE state.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_IDLE_OUT_LV_CH7</name>
                            <description>This bit configures the output signal's level for channel7 in IDLE state.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_ALWAYS_ON_CH7</name>
                            <description>This bit is used to select base clock. 1'b1:clk_apb  1'b0:clk_ref</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_REF_CNT_RST_CH7</name>
                            <description>This bit is used to reset divider in channel7.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_THRES_CH7</name>
                            <description>in receive mode  channel7 ignore input pulse when the pulse width is smaller then this value.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_FILTER_EN_CH7</name>
                            <description>This is the receive filter enable bit for channel7.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_CONTI_MODE_CH7</name>
                            <description>Set this bit to continue sending  from the first data to the last data in channel7.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_CH7</name>
                            <description>This is the mark of channel7's ram usage right.1'b1receiver uses the ram  0transmitter uses the ram</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RST_CH7</name>
                            <description>Set this bit to reset W/R ram address for channel7 by apb fifo access</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RD_RST_CH7</name>
                            <description>Set this bit to reset read ram address for channel7 by transmitter access.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WR_RST_CH7</name>
                            <description>Set this bit to reset write ram address for channel7 by receiver access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_RX_EN_CH7</name>
                            <description>Set this bit to enbale receving data for channel7.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_TX_START_CH7</name>
                            <description>Set this bit to start sending data for channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH0STATUS</name>
                    <addressOffset>0x60</addressOffset>
                    <description>RMT_CH0STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH0</name>
                            <description>The status for channel0</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH0</name>
                            <description>The apb read memory status bit for channel0 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH0</name>
                            <description>The apb write memory status bit for channel0 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH0</name>
                            <description>The memory empty status bit for channel0. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH0</name>
                            <description>The memory full status bit for channel0 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH0</name>
                            <description>When channel0 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH0</name>
                            <description>The channel0 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH0</name>
                            <description>The current memory write address of channel0.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH0</name>
                            <description>The current memory read address of channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH1STATUS</name>
                    <addressOffset>0x64</addressOffset>
                    <description>RMT_CH1STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH1</name>
                            <description>The status for channel1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH1</name>
                            <description>The apb read memory status bit for channel1 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH1</name>
                            <description>The apb write memory status bit for channel1 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH1</name>
                            <description>The memory empty status bit for channel1. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH1</name>
                            <description>The memory full status bit for channel1 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH1</name>
                            <description>When channel1 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH1</name>
                            <description>The channel1 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH1</name>
                            <description>The current memory write address of channel1.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH1</name>
                            <description>The current memory read address of channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH2STATUS</name>
                    <addressOffset>0x68</addressOffset>
                    <description>RMT_CH2STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH2</name>
                            <description>The status for channel2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH2</name>
                            <description>The apb read memory status bit for channel2 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH2</name>
                            <description>The apb write memory status bit for channel2 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH2</name>
                            <description>The memory empty status bit for channel2. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH2</name>
                            <description>The memory full status bit for channel2 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH2</name>
                            <description>When channel2 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH2</name>
                            <description>The channel2 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH2</name>
                            <description>The current memory write address of channel2.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH2</name>
                            <description>The current memory read address of channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH3STATUS</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>RMT_CH3STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH3</name>
                            <description>The status for channel3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH3</name>
                            <description>The apb read memory status bit for channel3 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH3</name>
                            <description>The apb write memory status bit for channel3 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH3</name>
                            <description>The memory empty status bit for channel3. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH3</name>
                            <description>The memory full status bit for channel3 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH3</name>
                            <description>When channel3 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH3</name>
                            <description>The channel3 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH3</name>
                            <description>The current memory write address of channel3.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH3</name>
                            <description>The current memory read address of channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH4STATUS</name>
                    <addressOffset>0x70</addressOffset>
                    <description>RMT_CH4STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH4</name>
                            <description>The status for channel4</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH4</name>
                            <description>The apb read memory status bit for channel4 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH4</name>
                            <description>The apb write memory status bit for channel4 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH4</name>
                            <description>The memory empty status bit for channel4. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH4</name>
                            <description>The memory full status bit for channel4 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH4</name>
                            <description>When channel4 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH4</name>
                            <description>The channel4 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH4</name>
                            <description>The current memory write address of channel4.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH4</name>
                            <description>The current memory read address of channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH5STATUS</name>
                    <addressOffset>0x74</addressOffset>
                    <description>RMT_CH5STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH5</name>
                            <description>The status for channel5</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH5</name>
                            <description>The apb read memory status bit for channel5 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH5</name>
                            <description>The apb write memory status bit for channel5 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH5</name>
                            <description>The memory empty status bit for channel5. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH5</name>
                            <description>The memory full status bit for channel5 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH5</name>
                            <description>When channel5 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH5</name>
                            <description>The channel5 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH5</name>
                            <description>The current memory write address of channel5.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH5</name>
                            <description>The current memory read address of channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH6STATUS</name>
                    <addressOffset>0x78</addressOffset>
                    <description>RMT_CH6STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH6</name>
                            <description>The status for channel6</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH6</name>
                            <description>The apb read memory status bit for channel6 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH6</name>
                            <description>The apb write memory status bit for channel6 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH6</name>
                            <description>The memory empty status bit for channel6. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH6</name>
                            <description>The memory full status bit for channel6 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH6</name>
                            <description>When channel6 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH6</name>
                            <description>The channel6 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH6</name>
                            <description>The current memory write address of channel6.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH6</name>
                            <description>The current memory read address of channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH7STATUS</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>RMT_CH7STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_STATUS_CH7</name>
                            <description>The status for channel7</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_RD_ERR_CH7</name>
                            <description>The apb read memory status bit for channel7 turns to high level when the apb read address exceeds the configuration range.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_MEM_WR_ERR_CH7</name>
                            <description>The apb write memory status bit for channel7 turns to high level when the apb write address exceeds the configuration range.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_EMPTY_CH7</name>
                            <description>The memory empty status bit for channel7. in acyclic mode, this bit turns to high level when mem_raddr_ex is greater than or equal to the configured range.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_FULL_CH7</name>
                            <description>The memory full status bit for channel7 turns to high level when mem_waddr_ex is greater than or equal to the configuration range.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_OWNER_ERR_CH7</name>
                            <description>When channel7 is configured for receive mode, this bit will turn to high level if rmt_mem_owner register is not set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_STATE_CH7</name>
                            <description>The channel7 state machine status register.3'h0 : idle, 3'h1 : send, 3'h2 : read memory, 3'h3 : receive, 3'h4 : wait.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_RADDR_EX_CH7</name>
                            <description>The current memory write address of channel7.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RMT_MEM_WADDR_EX_CH7</name>
                            <description>The current memory read address of channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH0ADDR</name>
                    <addressOffset>0x80</addressOffset>
                    <description>RMT_CH0ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH0</name>
                            <description>The ram relative address in channel0 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH1ADDR</name>
                    <addressOffset>0x84</addressOffset>
                    <description>RMT_CH1ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH1</name>
                            <description>The ram relative address in channel1 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH2ADDR</name>
                    <addressOffset>0x88</addressOffset>
                    <description>RMT_CH2ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH2</name>
                            <description>The ram relative address in channel2 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH3ADDR</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>RMT_CH3ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH3</name>
                            <description>The ram relative address in channel3 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH4ADDR</name>
                    <addressOffset>0x90</addressOffset>
                    <description>RMT_CH4ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH4</name>
                            <description>The ram relative address in channel4 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH5ADDR</name>
                    <addressOffset>0x94</addressOffset>
                    <description>RMT_CH5ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH5</name>
                            <description>The ram relative address in channel5 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH6ADDR</name>
                    <addressOffset>0x98</addressOffset>
                    <description>RMT_CH6ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH6</name>
                            <description>The ram relative address in channel6 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH7ADDR</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>RMT_CH7ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_APB_MEM_ADDR_CH7</name>
                            <description>The ram relative address in channel7 by apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_INT_RAW</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>RMT_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CH7_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel7 turns to high level when transmitter in channle 7  have send datas more than  reg_rmt_tx_lim_ch7  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel 6 turns to high level when transmitter in channle6  have send datas more than  reg_rmt_tx_lim_ch6  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel 5 turns to high level when transmitter in channle5  have send datas more than  reg_rmt_tx_lim_ch5  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel 4 turns to high level when transmitter in channle4  have send datas more than  reg_rmt_tx_lim_ch4  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel 3 turns to high level when transmitter in channle3  have send datas more than  reg_rmt_tx_lim_ch3  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel 2 turns to high level when transmitter in channle2  have send datas more than  reg_rmt_tx_lim_ch2  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel 1 turns to high level when transmitter in channle1  have send datas more than  reg_rmt_tx_lim_ch1  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_THR_EVENT_INT_RAW</name>
                            <description>The interrupt raw bit for channel 0 turns to high level when transmitter in channle0  have send datas more than  reg_rmt_tx_lim_ch0  after detecting this interrupt  software can updata the old datas with new datas.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 7 turns to high level when channle 7 detects some errors.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 7 turns to high level when the receive process is done.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 7 turns to high level when the transmit process is done.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 6 turns to high level when channle 6 detects some errors.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 6 turns to high level when the receive process is done.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 6 turns to high level when the transmit process is done.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 5 turns to high level when channle 5 detects some errors.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 5 turns to high level when the receive process is done.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 5 turns to high level when the transmit process is done.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 4 turns to high level when channle 4 detects some errors.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 4 turns to high level when the receive process is done.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 4 turns to high level when the transmit process is done.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 3 turns to high level when channle 3 detects some errors.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 3 turns to high level when the receive process is done.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 3 turns to high level when the transmit process is done.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 2 turns to high level when channle 2 detects some errors.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 2 turns to high level when the receive process is done.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 2 turns to high level when the transmit process is done.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 1 turns to high level when channle 1 detects some errors.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 1 turns to high level when the receive process is done.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 1 turns to high level when the transmit process is done.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_ERR_INT_RAW</name>
                            <description>The interrupt raw bit for channel 0 turns to high level when channle 0 detects some errors.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_RX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 0 turns to high level when the receive process is done.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_END_INT_RAW</name>
                            <description>The interrupt raw bit for channel 0 turns to high level when the transmit process is done.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_INT_ST</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>RMT_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CH7_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 7's rmt_ch7_tx_thr_event_int_raw when mt_ch7_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 6's rmt_ch6_tx_thr_event_int_raw when mt_ch6_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 5's rmt_ch5_tx_thr_event_int_raw when mt_ch5_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 4's rmt_ch4_tx_thr_event_int_raw when mt_ch4_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 3's rmt_ch3_tx_thr_event_int_raw when mt_ch3_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 2's rmt_ch2_tx_thr_event_int_raw when mt_ch2_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 1's rmt_ch1_tx_thr_event_int_raw when mt_ch1_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_THR_EVENT_INT_ST</name>
                            <description>The interrupt state bit  for channel 0's rmt_ch0_tx_thr_event_int_raw when mt_ch0_tx_thr_event_int_ena is set to 1.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 7's rmt_ch7_err_int_raw when  rmt_ch7_err_int_ena is set to 1.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 7's rmt_ch7_rx_end_int_raw when  rmt_ch7_rx_end_int_ena is set to 1.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 7's mt_ch7_tx_end_int_raw when mt_ch7_tx_end_int_ena is set to 1.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 6's rmt_ch6_err_int_raw when  rmt_ch6_err_int_ena is set to 1.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 6's rmt_ch6_rx_end_int_raw when  rmt_ch6_rx_end_int_ena is set to 1.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 6's mt_ch6_tx_end_int_raw when mt_ch6_tx_end_int_ena is set to 1.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 5's rmt_ch5_err_int_raw when  rmt_ch5_err_int_ena is set to 1.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 5's rmt_ch5_rx_end_int_raw when  rmt_ch5_rx_end_int_ena is set to 1.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 5's mt_ch5_tx_end_int_raw when mt_ch5_tx_end_int_ena is set to 1.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 4's rmt_ch4_err_int_raw when  rmt_ch4_err_int_ena is set to 1.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 4's rmt_ch4_rx_end_int_raw when  rmt_ch4_rx_end_int_ena is set to 1.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 4's mt_ch4_tx_end_int_raw when mt_ch4_tx_end_int_ena is set to 1.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 3's rmt_ch3_err_int_raw when  rmt_ch3_err_int_ena is set to 1.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 3's rmt_ch3_rx_end_int_raw when  rmt_ch3_rx_end_int_ena is set to 1.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 3's mt_ch3_tx_end_int_raw when mt_ch3_tx_end_int_ena is set to 1.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 2's rmt_ch2_err_int_raw when  rmt_ch2_err_int_ena is set to 1.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 2's rmt_ch2_rx_end_int_raw when  rmt_ch2_rx_end_int_ena is set to 1.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 2's mt_ch2_tx_end_int_raw when mt_ch2_tx_end_int_ena is set to 1.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 1's rmt_ch1_err_int_raw when  rmt_ch1_err_int_ena is set to 1.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 1's rmt_ch1_rx_end_int_raw when  rmt_ch1_rx_end_int_ena is set to 1.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 1's mt_ch1_tx_end_int_raw when mt_ch1_tx_end_int_ena is set to 1.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_ERR_INT_ST</name>
                            <description>The interrupt  state bit for channel 0's rmt_ch0_err_int_raw when  rmt_ch0_err_int_ena is set to 0.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_RX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 0's rmt_ch0_rx_end_int_raw when  rmt_ch0_rx_end_int_ena is set to 0.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_END_INT_ST</name>
                            <description>The interrupt  state bit for channel 0's mt_ch0_tx_end_int_raw when mt_ch0_tx_end_int_ena is set to 0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_INT_ENA</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>RMT_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CH7_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch7_tx_thr_event_int_st.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch6_tx_thr_event_int_st.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch5_tx_thr_event_int_st.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch4_tx_thr_event_int_st.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch3_tx_thr_event_int_st.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch2_tx_thr_event_int_st.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch1_tx_thr_event_int_st.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_THR_EVENT_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch0_tx_thr_event_int_st.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch7_err_int_st.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch7_rx_end_int_st.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch7_tx_end_int_st.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch6_err_int_st.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch6_rx_end_int_st.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch6_tx_end_int_st.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch5_err_int_st.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch5_rx_end_int_st.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch5_tx_end_int_st.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch4_err_int_st.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch4_rx_end_int_st.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch4_tx_end_int_st.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch3_err_int_st.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch3_rx_end_int_st.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch3_tx_end_int_st.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch2_err_int_st.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch2_rx_end_int_st.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch2_tx_end_int_st.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch1_err_int_st.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch1_rx_end_int_st.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch1_tx_end_int_st.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_ERR_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch0_err_int_st.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_RX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch0_rx_end_int_st.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_END_INT_ENA</name>
                            <description>Set this bit to enable rmt_ch0_tx_end_int_st.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_INT_CLR</name>
                    <addressOffset>0xac</addressOffset>
                    <description>RMT_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CH7_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch7_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch6_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch5_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch4_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch3_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch2_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch1_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_THR_EVENT_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch0_tx_thr_event_int_raw interrupt.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch7_err_int_raw.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch7_tx_end_int_raw.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH7_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch7_rx_end_int_raw..</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch6_err_int_raw.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch6_tx_end_int_raw.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH6_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch6_rx_end_int_raw..</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch5_err_int_raw.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch5_tx_end_int_raw.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH5_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch5_rx_end_int_raw..</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch4_err_int_raw.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch4_tx_end_int_raw.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH4_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch4_rx_end_int_raw..</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch3_err_int_raw.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch3_tx_end_int_raw.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH3_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch3_rx_end_int_raw..</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch2_err_int_raw.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch2_tx_end_int_raw.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH2_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch2_rx_end_int_raw..</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch1_err_int_raw.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch1_tx_end_int_raw.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH1_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch1_rx_end_int_raw..</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_ERR_INT_CLR</name>
                            <description>Set this bit to clear the  rmt_ch0_err_int_raw.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_RX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch0_tx_end_int_raw.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CH0_TX_END_INT_CLR</name>
                            <description>Set this bit to clear the rmt_ch0_rx_end_int_raw..</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH0CARRIER_DUTY</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>RMT_CH0CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH0</name>
                            <description>This register is used to configure carrier wave's high level value for channel0.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH0</name>
                            <description>This register is used to configure carrier wave's low level value for channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH1CARRIER_DUTY</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>RMT_CH1CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH1</name>
                            <description>This register is used to configure carrier wave's high level value for channel1.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH1</name>
                            <description>This register is used to configure carrier wave's low level value for channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH2CARRIER_DUTY</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>RMT_CH2CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH2</name>
                            <description>This register is used to configure carrier wave's high level value for channel2.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH2</name>
                            <description>This register is used to configure carrier wave's low level value for channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH3CARRIER_DUTY</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>RMT_CH3CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH3</name>
                            <description>This register is used to configure carrier wave's high level value for channel3.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH3</name>
                            <description>This register is used to configure carrier wave's low level value for channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH4CARRIER_DUTY</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>RMT_CH4CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH4</name>
                            <description>This register is used to configure carrier wave's high level value for channel4.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH4</name>
                            <description>This register is used to configure carrier wave's low level value for channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH5CARRIER_DUTY</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>RMT_CH5CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH5</name>
                            <description>This register is used to configure carrier wave's high level value for channel5.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH5</name>
                            <description>This register is used to configure carrier wave's low level value for channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH6CARRIER_DUTY</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>RMT_CH6CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH6</name>
                            <description>This register is used to configure carrier wave's high level value for channel6.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH6</name>
                            <description>This register is used to configure carrier wave's low level value for channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH7CARRIER_DUTY</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>RMT_CH7CARRIER_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_CARRIER_HIGH_CH7</name>
                            <description>This register is used to configure carrier wave's high level value for channel7.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>RMT_CARRIER_LOW_CH7</name>
                            <description>This register is used to configure carrier wave's low level value for channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH0_TX_LIM</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>RMT_CH0_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH0</name>
                            <description>When channel0 sends more than reg_rmt_tx_lim_ch0 datas then channel0 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH1_TX_LIM</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>RMT_CH1_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH1</name>
                            <description>When channel1 sends more than reg_rmt_tx_lim_ch1 datas then channel1 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH2_TX_LIM</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>RMT_CH2_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH2</name>
                            <description>When channel2 sends more than reg_rmt_tx_lim_ch2 datas then channel2 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH3_TX_LIM</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>RMT_CH3_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH3</name>
                            <description>When channel3 sends more than reg_rmt_tx_lim_ch3 datas then channel3 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH4_TX_LIM</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>RMT_CH4_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH4</name>
                            <description>When channel4 sends more than reg_rmt_tx_lim_ch4 datas then channel4 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH5_TX_LIM</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>RMT_CH5_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH5</name>
                            <description>When channel5 sends more than reg_rmt_tx_lim_ch5 datas then channel5 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH6_TX_LIM</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>RMT_CH6_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH6</name>
                            <description>When channel6 sends more than reg_rmt_tx_lim_ch6 datas then channel6 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_CH7_TX_LIM</name>
                    <addressOffset>0xec</addressOffset>
                    <description>RMT_CH7_TX_LIM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_TX_LIM_CH7</name>
                            <description>When channel7 sends more than reg_rmt_tx_lim_ch7 datas then channel7 produce the relative interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_APB_CONF</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>RMT_APB_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_MEM_TX_WRAP_EN</name>
                            <description>when datas need to be send is more than channel's mem can store  then set this bit to enable reusage of mem this bit is used together with reg_rmt_tx_lim_chn.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RMT_APB_FIFO_MASK</name>
                            <description>Set this bit to disable apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RMT_DATE</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>RMT_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RMT_DATE</name>
                            <description>This is the version register.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>FE</name>
            <baseAddress>0x3ff46000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SLC</name>
            <baseAddress>0x3ff58000</baseAddress>
            <registers>
                <register>
                    <name>SLC_CONF0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>SLC_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TOKEN_SEL</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN_AUTO_CLR</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXDATA_BURST_EN</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXDSCR_BURST_EN</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXLINK_AUTO_RET</name>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXLINK_AUTO_RET</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXDATA_BURST_EN</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXDSCR_BURST_EN</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_NO_RESTART_CLR</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_AUTO_WRBACK</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_LOOP_TEST</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_LOOP_TEST</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_WR_RETRY_MASK_EN</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_WR_RETRY_MASK_EN</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_RST</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_RST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN_SEL</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN_AUTO_CLR</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXDATA_BURST_EN</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXDSCR_BURST_EN</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXLINK_AUTO_RET</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXLINK_AUTO_RET</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXDATA_BURST_EN</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXDSCR_BURST_EN</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_NO_RESTART_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_AUTO_WRBACK</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_LOOP_TEST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_LOOP_TEST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_AHBM_RST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_AHBM_FIFO_RST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_RST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_RST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0INT_RAW</name>
                    <addressOffset>0x4</addressOffset>
                    <description>SLC_0INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_QUICK_EOF_INT_RAW</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_DTC_INT_RAW</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_ERR_EOF_INT_RAW</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_WR_RETRY_DONE_INT_RAW</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_HOST_RD_ACK_INT_RAW</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_EMPTY_INT_RAW</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_ERR_INT_RAW</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_ERR_INT_RAW</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOHOST_INT_RAW</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EOF_INT_RAW</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DONE_INT_RAW</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_SUC_EOF_INT_RAW</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DONE_INT_RAW</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_1TO0_INT_RAW</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_1TO0_INT_RAW</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_OVF_INT_RAW</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_UDF_INT_RAW</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_START_INT_RAW</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_START_INT_RAW</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT7_INT_RAW</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT6_INT_RAW</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT5_INT_RAW</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT4_INT_RAW</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT3_INT_RAW</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT2_INT_RAW</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT1_INT_RAW</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT0_INT_RAW</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0INT_ST</name>
                    <addressOffset>0x8</addressOffset>
                    <description>SLC_0INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_QUICK_EOF_INT_ST</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_DTC_INT_ST</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_ERR_EOF_INT_ST</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_WR_RETRY_DONE_INT_ST</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_HOST_RD_ACK_INT_ST</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_EMPTY_INT_ST</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_ERR_INT_ST</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_ERR_INT_ST</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOHOST_INT_ST</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EOF_INT_ST</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DONE_INT_ST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_SUC_EOF_INT_ST</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DONE_INT_ST</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_1TO0_INT_ST</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_1TO0_INT_ST</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_OVF_INT_ST</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_UDF_INT_ST</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_START_INT_ST</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_START_INT_ST</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT7_INT_ST</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT6_INT_ST</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT5_INT_ST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT4_INT_ST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT3_INT_ST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT2_INT_ST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT1_INT_ST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT0_INT_ST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0INT_ENA</name>
                    <addressOffset>0xc</addressOffset>
                    <description>SLC_0INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_QUICK_EOF_INT_ENA</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_DTC_INT_ENA</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_ERR_EOF_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_WR_RETRY_DONE_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_HOST_RD_ACK_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_EMPTY_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_ERR_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_ERR_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOHOST_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EOF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DONE_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_SUC_EOF_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DONE_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_OVF_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_UDF_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_START_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_START_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT7_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT6_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT5_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT4_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT3_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT2_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT1_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT0_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0INT_CLR</name>
                    <addressOffset>0x10</addressOffset>
                    <description>SLC_0INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_QUICK_EOF_INT_CLR</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_DTC_INT_CLR</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_ERR_EOF_INT_CLR</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_WR_RETRY_DONE_INT_CLR</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_HOST_RD_ACK_INT_CLR</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_EMPTY_INT_CLR</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_ERR_INT_CLR</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_ERR_INT_CLR</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOHOST_INT_CLR</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EOF_INT_CLR</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DONE_INT_CLR</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_SUC_EOF_INT_CLR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DONE_INT_CLR</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_1TO0_INT_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_1TO0_INT_CLR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_OVF_INT_CLR</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_UDF_INT_CLR</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_START_INT_CLR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_START_INT_CLR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT7_INT_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT6_INT_CLR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT5_INT_CLR</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT4_INT_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT3_INT_CLR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT2_INT_CLR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT1_INT_CLR</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT0_INT_CLR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1INT_RAW</name>
                    <addressOffset>0x14</addressOffset>
                    <description>SLC_1INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_ERR_EOF_INT_RAW</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_WR_RETRY_DONE_INT_RAW</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_HOST_RD_ACK_INT_RAW</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_EMPTY_INT_RAW</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DSCR_ERR_INT_RAW</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_ERR_INT_RAW</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOHOST_INT_RAW</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_EOF_INT_RAW</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DONE_INT_RAW</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_SUC_EOF_INT_RAW</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DONE_INT_RAW</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_1TO0_INT_RAW</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_1TO0_INT_RAW</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_OVF_INT_RAW</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_UDF_INT_RAW</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_START_INT_RAW</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_START_INT_RAW</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT15_INT_RAW</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT14_INT_RAW</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT13_INT_RAW</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT12_INT_RAW</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT11_INT_RAW</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT10_INT_RAW</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT9_INT_RAW</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT8_INT_RAW</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1INT_ST</name>
                    <addressOffset>0x18</addressOffset>
                    <description>SLC_1INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_ERR_EOF_INT_ST</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_WR_RETRY_DONE_INT_ST</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_HOST_RD_ACK_INT_ST</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_EMPTY_INT_ST</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DSCR_ERR_INT_ST</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_ERR_INT_ST</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOHOST_INT_ST</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_EOF_INT_ST</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DONE_INT_ST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_SUC_EOF_INT_ST</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DONE_INT_ST</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_1TO0_INT_ST</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_1TO0_INT_ST</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_OVF_INT_ST</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_UDF_INT_ST</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_START_INT_ST</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_START_INT_ST</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT15_INT_ST</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT14_INT_ST</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT13_INT_ST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT12_INT_ST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT11_INT_ST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT10_INT_ST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT9_INT_ST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT8_INT_ST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1INT_ENA</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>SLC_1INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_ERR_EOF_INT_ENA</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_WR_RETRY_DONE_INT_ENA</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_HOST_RD_ACK_INT_ENA</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_EMPTY_INT_ENA</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DSCR_ERR_INT_ENA</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_ERR_INT_ENA</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOHOST_INT_ENA</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_EOF_INT_ENA</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DONE_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_SUC_EOF_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DONE_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_1TO0_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_1TO0_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_OVF_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_UDF_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_START_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_START_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT15_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT14_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT13_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT12_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT11_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT10_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT9_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT8_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1INT_CLR</name>
                    <addressOffset>0x20</addressOffset>
                    <description>SLC_1INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_ERR_EOF_INT_CLR</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_WR_RETRY_DONE_INT_CLR</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_HOST_RD_ACK_INT_CLR</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_EMPTY_INT_CLR</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DSCR_ERR_INT_CLR</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_ERR_INT_CLR</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOHOST_INT_CLR</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_EOF_INT_CLR</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DONE_INT_CLR</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_SUC_EOF_INT_CLR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DONE_INT_CLR</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_1TO0_INT_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_1TO0_INT_CLR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_OVF_INT_CLR</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_UDF_INT_CLR</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_START_INT_CLR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_START_INT_CLR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT15_INT_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT14_INT_CLR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT13_INT_CLR</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT12_INT_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT11_INT_CLR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT10_INT_CLR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT9_INT_CLR</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT8_INT_CLR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_RX_STATUS</name>
                    <addressOffset>0x24</addressOffset>
                    <description>SLC_RX_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_RX_EMPTY</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_FULL</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EMPTY</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_FULL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0RXFIFO_PUSH</name>
                    <addressOffset>0x28</addressOffset>
                    <description>SLC_0RXFIFO_PUSH</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RXFIFO_PUSH</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXFIFO_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1RXFIFO_PUSH</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>SLC_1RXFIFO_PUSH</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_RXFIFO_PUSH</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXFIFO_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_TX_STATUS</name>
                    <addressOffset>0x30</addressOffset>
                    <description>SLC_TX_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_EMPTY</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_FULL</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_EMPTY</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_FULL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0TXFIFO_POP</name>
                    <addressOffset>0x34</addressOffset>
                    <description>SLC_0TXFIFO_POP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TXFIFO_POP</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXFIFO_RDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1TXFIFO_POP</name>
                    <addressOffset>0x38</addressOffset>
                    <description>SLC_1TXFIFO_POP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TXFIFO_POP</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXFIFO_RDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0RX_LINK</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>SLC_0RX_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RXLINK_PARK</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXLINK_RESTART</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXLINK_START</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXLINK_STOP</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RXLINK_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0TX_LINK</name>
                    <addressOffset>0x40</addressOffset>
                    <description>SLC_0TX_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TXLINK_PARK</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXLINK_RESTART</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXLINK_START</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXLINK_STOP</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TXLINK_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1RX_LINK</name>
                    <addressOffset>0x44</addressOffset>
                    <description>SLC_1RX_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_RXLINK_PARK</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXLINK_RESTART</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXLINK_START</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXLINK_STOP</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_BT_PACKET</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RXLINK_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1TX_LINK</name>
                    <addressOffset>0x48</addressOffset>
                    <description>SLC_1TX_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TXLINK_PARK</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXLINK_RESTART</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXLINK_START</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXLINK_STOP</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TXLINK_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_INTVEC_TOHOST</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>SLC_INTVEC_TOHOST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TOHOST_INTVEC</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOHOST_INTVEC</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0TOKEN0</name>
                    <addressOffset>0x50</addressOffset>
                    <description>SLC_0TOKEN0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TOKEN0</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_INC_MORE</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_INC</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_WR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0TOKEN1</name>
                    <addressOffset>0x54</addressOffset>
                    <description>SLC_0TOKEN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TOKEN1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_INC_MORE</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_INC</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_WR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1TOKEN0</name>
                    <addressOffset>0x58</addressOffset>
                    <description>SLC_1TOKEN0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TOKEN0</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_INC_MORE</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_INC</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_WR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1TOKEN1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>SLC_1TOKEN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TOKEN1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_INC_MORE</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_INC</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_WR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_CONF1</name>
                    <addressOffset>0x60</addressOffset>
                    <description>SLC_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_CLK_EN</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_STITCH_EN</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_STITCH_EN</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_HOST_INT_LEVEL_SEL</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_CHECK_SUM_EN</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_CHECK_SUM_EN</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_CHECK_OWNER</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_STITCH_EN</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_STITCH_EN</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_LEN_AUTO_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_HOLD_EN</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_CHECK_SUM_EN</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_CHECK_SUM_EN</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_CHECK_OWNER</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_STATE0</name>
                    <addressOffset>0x64</addressOffset>
                    <description>SLC_0_STATE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_STATE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_STATE1</name>
                    <addressOffset>0x68</addressOffset>
                    <description>SLC_0_STATE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_STATE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_STATE0</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>SLC_1_STATE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_STATE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_STATE1</name>
                    <addressOffset>0x70</addressOffset>
                    <description>SLC_1_STATE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_STATE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_BRIDGE_CONF</name>
                    <addressOffset>0x74</addressOffset>
                    <description>SLC_BRIDGE_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_TX_PUSH_IDLE_NUM</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DUMMY_MODE</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_HDA_MAP_128K</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DUMMY_MODE</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FIFO_MAP_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SLC_TXEOF_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TO_EOF_DES_ADDR</name>
                    <addressOffset>0x78</addressOffset>
                    <description>SLC_0_TO_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TO_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TX_EOF_DES_ADDR</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>SLC_0_TX_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TX_SUC_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TO_EOF_BFR_DES_ADDR</name>
                    <addressOffset>0x80</addressOffset>
                    <description>SLC_0_TO_EOF_BFR_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TO_EOF_BFR_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_TO_EOF_DES_ADDR</name>
                    <addressOffset>0x84</addressOffset>
                    <description>SLC_1_TO_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TO_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_TX_EOF_DES_ADDR</name>
                    <addressOffset>0x88</addressOffset>
                    <description>SLC_1_TX_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_SUC_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_TO_EOF_BFR_DES_ADDR</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>SLC_1_TO_EOF_BFR_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TO_EOF_BFR_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_AHB_TEST</name>
                    <addressOffset>0x90</addressOffset>
                    <description>SLC_AHB_TEST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_AHB_TESTADDR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SLC_AHB_TESTMODE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_SDIO_ST</name>
                    <addressOffset>0x94</addressOffset>
                    <description>SLC_SDIO_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_FUNC2_ACC_STATE</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FUNC1_ACC_STATE</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>SLC_BUS_ST</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SDIO_WAKEUP</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FUNC_ST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_ST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_RX_DSCR_CONF</name>
                    <addressOffset>0x98</addressOffset>
                    <description>SLC_RX_DSCR_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_RD_RETRY_THRESHOLD</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_FILL_EN</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_EOF_MODE</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_FILL_MODE</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_INFOR_NO_REPLACE</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN_NO_REPLACE</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RD_RETRY_THRESHOLD</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_FILL_EN</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EOF_MODE</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_FILL_MODE</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_INFOR_NO_REPLACE</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN_NO_REPLACE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TXLINK_DSCR</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>SLC_0_TXLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TXLINK_DSCR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TXLINK_DSCR_BF0</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>SLC_0_TXLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TXLINK_DSCR_BF0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TXLINK_DSCR_BF1</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>SLC_0_TXLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TXLINK_DSCR_BF1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_RXLINK_DSCR</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>SLC_0_RXLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RXLINK_DSCR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_RXLINK_DSCR_BF0</name>
                    <addressOffset>0xac</addressOffset>
                    <description>SLC_0_RXLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RXLINK_DSCR_BF0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_RXLINK_DSCR_BF1</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>SLC_0_RXLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RXLINK_DSCR_BF1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_TXLINK_DSCR</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>SLC_1_TXLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TXLINK_DSCR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_TXLINK_DSCR_BF0</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>SLC_1_TXLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TXLINK_DSCR_BF0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_TXLINK_DSCR_BF1</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>SLC_1_TXLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TXLINK_DSCR_BF1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_RXLINK_DSCR</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>SLC_1_RXLINK_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_RXLINK_DSCR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_RXLINK_DSCR_BF0</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>SLC_1_RXLINK_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_RXLINK_DSCR_BF0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_RXLINK_DSCR_BF1</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>SLC_1_RXLINK_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_RXLINK_DSCR_BF1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TX_ERREOF_DES_ADDR</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>SLC_0_TX_ERREOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TX_ERR_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1_TX_ERREOF_DES_ADDR</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>SLC_1_TX_ERREOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_ERR_EOF_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_TOKEN_LAT</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>SLC_TOKEN_LAT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TOKEN</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_TX_DSCR_CONF</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>SLC_TX_DSCR_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_WR_RETRY_THRESHOLD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_CMD_INFOR0</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>SLC_CMD_INFOR0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_CMD_CONTENT0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_CMD_INFOR1</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>SLC_CMD_INFOR1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_CMD_CONTENT1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_LEN_CONF</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>SLC_0_LEN_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TX_NEW_PKT_IND</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_NEW_PKT_IND</name>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_GET_USED_DSCR</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_GET_USED_DSCR</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_PACKET_LOAD_EN</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_PACKET_LOAD_EN</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_LEN_INC_MORE</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_LEN_INC</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_LEN_WR</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_LEN_WDATA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_LENGTH</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>SLC_0_LENGTH</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_LEN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TXPKT_H_DSCR</name>
                    <addressOffset>0xec</addressOffset>
                    <description>SLC_0_TXPKT_H_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TX_PKT_H_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TXPKT_E_DSCR</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>SLC_0_TXPKT_E_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TX_PKT_E_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_RXPKT_H_DSCR</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>SLC_0_RXPKT_H_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_PKT_H_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_RXPKT_E_DSCR</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>SLC_0_RXPKT_E_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_PKT_E_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TXPKTU_H_DSCR</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>SLC_0_TXPKTU_H_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TX_PKT_START_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_TXPKTU_E_DSCR</name>
                    <addressOffset>0x100</addressOffset>
                    <description>SLC_0_TXPKTU_E_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_TX_PKT_END_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_RXPKTU_H_DSCR</name>
                    <addressOffset>0x104</addressOffset>
                    <description>SLC_0_RXPKTU_H_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_PKT_START_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_RXPKTU_E_DSCR</name>
                    <addressOffset>0x108</addressOffset>
                    <description>SLC_0_RXPKTU_E_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_PKT_END_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_SEQ_POSITION</name>
                    <addressOffset>0x114</addressOffset>
                    <description>SLC_SEQ_POSITION</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_SEQ_POSITION</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_SEQ_POSITION</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_DSCR_REC_CONF</name>
                    <addressOffset>0x118</addressOffset>
                    <description>SLC_0_DSCR_REC_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_REC_LIM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_SDIO_CRC_ST0</name>
                    <addressOffset>0x11c</addressOffset>
                    <description>SLC_SDIO_CRC_ST0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_DAT3_CRC_ERR_CNT</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SLC_DAT2_CRC_ERR_CNT</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SLC_DAT1_CRC_ERR_CNT</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SLC_DAT0_CRC_ERR_CNT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_SDIO_CRC_ST1</name>
                    <addressOffset>0x120</addressOffset>
                    <description>SLC_SDIO_CRC_ST1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_ERR_CNT_CLR</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_CRC_ERR_CNT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_EOF_START_DES</name>
                    <addressOffset>0x124</addressOffset>
                    <description>SLC_0_EOF_START_DES</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_EOF_START_DES_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_PUSH_DSCR_ADDR</name>
                    <addressOffset>0x128</addressOffset>
                    <description>SLC_0_PUSH_DSCR_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_PUSH_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_DONE_DSCR_ADDR</name>
                    <addressOffset>0x12c</addressOffset>
                    <description>SLC_0_DONE_DSCR_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_DONE_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_SUB_START_DES</name>
                    <addressOffset>0x130</addressOffset>
                    <description>SLC_0_SUB_START_DES</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_SUB_PAC_START_DSCR_ADDR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_DSCR_CNT</name>
                    <addressOffset>0x134</addressOffset>
                    <description>SLC_0_DSCR_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_GET_EOF_OCC</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_CNT_LAT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0_LEN_LIM_CONF</name>
                    <addressOffset>0x138</addressOffset>
                    <description>SLC_0_LEN_LIM_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_LEN_LIM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0INT_ST1</name>
                    <addressOffset>0x13c</addressOffset>
                    <description>SLC_0INT_ST1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_QUICK_EOF_INT_ST1</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_DTC_INT_ST1</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_ERR_EOF_INT_ST1</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_WR_RETRY_DONE_INT_ST1</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_HOST_RD_ACK_INT_ST1</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_EMPTY_INT_ST1</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_ERR_INT_ST1</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_ERR_INT_ST1</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOHOST_INT_ST1</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EOF_INT_ST1</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DONE_INT_ST1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_SUC_EOF_INT_ST1</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DONE_INT_ST1</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_1TO0_INT_ST1</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_1TO0_INT_ST1</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_OVF_INT_ST1</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_UDF_INT_ST1</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_START_INT_ST1</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_START_INT_ST1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT7_INT_ST1</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT6_INT_ST1</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT5_INT_ST1</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT4_INT_ST1</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT3_INT_ST1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT2_INT_ST1</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT1_INT_ST1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT0_INT_ST1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_0INT_ENA1</name>
                    <addressOffset>0x140</addressOffset>
                    <description>SLC_0INT_ENA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC0_RX_QUICK_EOF_INT_ENA1</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_CMD_DTC_INT_ENA1</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_ERR_EOF_INT_ENA1</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_WR_RETRY_DONE_INT_ENA1</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_HOST_RD_ACK_INT_ENA1</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_EMPTY_INT_ENA1</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DSCR_ERR_INT_ENA1</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DSCR_ERR_INT_ENA1</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOHOST_INT_ENA1</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_EOF_INT_ENA1</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_DONE_INT_ENA1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_SUC_EOF_INT_ENA1</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_DONE_INT_ENA1</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN1_1TO0_INT_ENA1</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TOKEN0_1TO0_INT_ENA1</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_OVF_INT_ENA1</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_UDF_INT_ENA1</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_TX_START_INT_ENA1</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC0_RX_START_INT_ENA1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT7_INT_ENA1</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT6_INT_ENA1</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT5_INT_ENA1</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT4_INT_ENA1</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT3_INT_ENA1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT2_INT_ENA1</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT1_INT_ENA1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT0_INT_ENA1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1INT_ST1</name>
                    <addressOffset>0x144</addressOffset>
                    <description>SLC_1INT_ST1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_ERR_EOF_INT_ST1</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_WR_RETRY_DONE_INT_ST1</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_HOST_RD_ACK_INT_ST1</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_EMPTY_INT_ST1</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DSCR_ERR_INT_ST1</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_ERR_INT_ST1</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOHOST_INT_ST1</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_EOF_INT_ST1</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DONE_INT_ST1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_SUC_EOF_INT_ST1</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DONE_INT_ST1</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_1TO0_INT_ST1</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_1TO0_INT_ST1</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_OVF_INT_ST1</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_UDF_INT_ST1</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_START_INT_ST1</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_START_INT_ST1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT15_INT_ST1</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT14_INT_ST1</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT13_INT_ST1</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT12_INT_ST1</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT11_INT_ST1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT10_INT_ST1</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT9_INT_ST1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT8_INT_ST1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_1INT_ENA1</name>
                    <addressOffset>0x148</addressOffset>
                    <description>SLC_1INT_ENA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_SLC1_TX_ERR_EOF_INT_ENA1</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_WR_RETRY_DONE_INT_ENA1</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_HOST_RD_ACK_INT_ENA1</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_EMPTY_INT_ENA1</name>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DSCR_ERR_INT_ENA1</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DSCR_ERR_INT_ENA1</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOHOST_INT_ENA1</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_EOF_INT_ENA1</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_DONE_INT_ENA1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_SUC_EOF_INT_ENA1</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_DONE_INT_ENA1</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN1_1TO0_INT_ENA1</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TOKEN0_1TO0_INT_ENA1</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_OVF_INT_ENA1</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_UDF_INT_ENA1</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_TX_START_INT_ENA1</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_SLC1_RX_START_INT_ENA1</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT15_INT_ENA1</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT14_INT_ENA1</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT13_INT_ENA1</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT12_INT_ENA1</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT11_INT_ENA1</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT10_INT_ENA1</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT9_INT_ENA1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SLC_FRHOST_BIT8_INT_ENA1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_DATE</name>
                    <addressOffset>0x1f8</addressOffset>
                    <description>SLC_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SLC_ID</name>
                    <addressOffset>0x1fc</addressOffset>
                    <description>SLC_ID</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SLC_ID</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>RTCIO</name>
            <baseAddress>0x3ff48400</baseAddress>
            <registers>
                <register>
                    <name>RTC_GPIO_OUT</name>
                    <addressOffset>0x0</addressOffset>
                    <description>RTC_GPIO_OUT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_OUT_DATA</name>
                            <description>GPIO0~17 output value</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_OUT_W1TS</name>
                    <addressOffset>0x4</addressOffset>
                    <description>RTC_GPIO_OUT_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_OUT_DATA_W1TS</name>
                            <description>GPIO0~17 output value write 1 to set</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_OUT_W1TC</name>
                    <addressOffset>0x8</addressOffset>
                    <description>RTC_GPIO_OUT_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_OUT_DATA_W1TC</name>
                            <description>GPIO0~17 output value write 1 to clear</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_ENABLE</name>
                    <addressOffset>0xc</addressOffset>
                    <description>RTC_GPIO_ENABLE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_ENABLE</name>
                            <description>GPIO0~17 output enable</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_ENABLE_W1TS</name>
                    <addressOffset>0x10</addressOffset>
                    <description>RTC_GPIO_ENABLE_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_ENABLE_W1TS</name>
                            <description>GPIO0~17 output enable write 1 to set</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_ENABLE_W1TC</name>
                    <addressOffset>0x14</addressOffset>
                    <description>RTC_GPIO_ENABLE_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_ENABLE_W1TC</name>
                            <description>GPIO0~17 output enable write 1 to clear</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_STATUS</name>
                    <addressOffset>0x18</addressOffset>
                    <description>RTC_GPIO_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_STATUS_INT</name>
                            <description>GPIO0~17 interrupt status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_STATUS_W1TS</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>RTC_GPIO_STATUS_W1TS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_STATUS_INT_W1TS</name>
                            <description>GPIO0~17 interrupt status write 1 to set</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_STATUS_W1TC</name>
                    <addressOffset>0x20</addressOffset>
                    <description>RTC_GPIO_STATUS_W1TC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_STATUS_INT_W1TC</name>
                            <description>GPIO0~17 interrupt status write 1 to clear</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_IN</name>
                    <addressOffset>0x24</addressOffset>
                    <description>RTC_GPIO_IN</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_IN_NEXT</name>
                            <description>GPIO0~17 input value</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN0</name>
                    <addressOffset>0x28</addressOffset>
                    <description>RTC_GPIO_PIN0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN0_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN0_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN0_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN1</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>RTC_GPIO_PIN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN1_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN1_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN1_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN2</name>
                    <addressOffset>0x30</addressOffset>
                    <description>RTC_GPIO_PIN2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN2_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN2_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN2_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN3</name>
                    <addressOffset>0x34</addressOffset>
                    <description>RTC_GPIO_PIN3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN3_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN3_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN3_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN4</name>
                    <addressOffset>0x38</addressOffset>
                    <description>RTC_GPIO_PIN4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN4_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN4_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN4_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN5</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>RTC_GPIO_PIN5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN5_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN5_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN5_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN6</name>
                    <addressOffset>0x40</addressOffset>
                    <description>RTC_GPIO_PIN6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN6_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN6_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN6_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN7</name>
                    <addressOffset>0x44</addressOffset>
                    <description>RTC_GPIO_PIN7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN7_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN7_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN7_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN8</name>
                    <addressOffset>0x48</addressOffset>
                    <description>RTC_GPIO_PIN8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN8_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN8_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN8_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN9</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>RTC_GPIO_PIN9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN9_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN9_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN9_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN10</name>
                    <addressOffset>0x50</addressOffset>
                    <description>RTC_GPIO_PIN10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN10_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN10_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN10_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN11</name>
                    <addressOffset>0x54</addressOffset>
                    <description>RTC_GPIO_PIN11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN11_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN11_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN11_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN12</name>
                    <addressOffset>0x58</addressOffset>
                    <description>RTC_GPIO_PIN12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN12_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN12_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN12_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN13</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>RTC_GPIO_PIN13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN13_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN13_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN13_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN14</name>
                    <addressOffset>0x60</addressOffset>
                    <description>RTC_GPIO_PIN14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN14_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN14_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN14_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN15</name>
                    <addressOffset>0x64</addressOffset>
                    <description>RTC_GPIO_PIN15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN15_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN15_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN15_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN16</name>
                    <addressOffset>0x68</addressOffset>
                    <description>RTC_GPIO_PIN16</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN16_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN16_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN16_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_GPIO_PIN17</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>RTC_GPIO_PIN17</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_GPIO_PIN17_WAKEUP_ENABLE</name>
                            <description>GPIO wake up enable  only available in light sleep</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN17_INT_TYPE</name>
                            <description>if set to 0: GPIO interrupt disable  if set to 1: rising edge trigger  if set to 2: falling edge trigger  if set to 3: any edge trigger  if set to 4: low level trigger  if set to 5: high level trigger</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_GPIO_PIN17_PAD_DRIVER</name>
                            <description>if set to 0: normal output  if set to 1: open drain</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_RTC_DEBUG_SEL</name>
                    <addressOffset>0x70</addressOffset>
                    <description>RTC_IO_RTC_DEBUG_SEL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_DEBUG_12M_NO_GATING</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DEBUG_SEL4</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DEBUG_SEL3</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DEBUG_SEL2</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DEBUG_SEL1</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DEBUG_SEL0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_DIG_PAD_HOLD</name>
                    <addressOffset>0x74</addressOffset>
                    <description>RTC_IO_DIG_PAD_HOLD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_DIG_PAD_HOLD</name>
                            <description>select the digital pad hold value.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_HALL_SENS</name>
                    <addressOffset>0x78</addressOffset>
                    <description>RTC_IO_HALL_SENS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_XPD_HALL</name>
                            <description>Power on hall sensor and connect to VP and VN</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_HALL_PHASE</name>
                            <description>Reverse phase of hall sensor</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_SENSOR_PADS</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>RTC_IO_SENSOR_PADS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_SENSE1_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE2_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE3_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE4_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE1_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE2_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE3_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE4_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE1_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE1_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE1_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE1_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE2_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE2_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE2_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE2_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE3_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE3_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE3_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE3_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE4_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE4_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE4_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SENSE4_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_ADC_PAD</name>
                    <addressOffset>0x80</addressOffset>
                    <description>RTC_IO_ADC_PAD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_ADC1_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC2_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC1_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC2_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC1_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC1_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC1_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC1_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC2_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC2_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC2_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_ADC2_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_PAD_DAC1</name>
                    <addressOffset>0x84</addressOffset>
                    <description>RTC_IO_PAD_DAC1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_PDAC1_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_DAC</name>
                            <description>PAD DAC1 control code.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_XPD_DAC</name>
                            <description>Power on DAC1. Usually  we need to tristate PDAC1 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC1_DAC_XPD_FORCE</name>
                            <description>Power on DAC1. Usually  we need to tristate PDAC1 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_PAD_DAC2</name>
                    <addressOffset>0x88</addressOffset>
                    <description>RTC_IO_PAD_DAC2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_PDAC2_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_DAC</name>
                            <description>PAD DAC2 control code.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_XPD_DAC</name>
                            <description>Power on DAC2. Usually  we need to tristate PDAC1 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_PDAC2_DAC_XPD_FORCE</name>
                            <description>Power on DAC2. Usually  we need to tristate PDAC2 if we power on the DAC  i.e. IE=0  OE=0  RDE=0  RUE=0</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_XTAL_32K_PAD</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>RTC_IO_XTAL_32K_PAD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_X32N_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DAC_XTAL_32K</name>
                            <description>32K XTAL bias current DAC.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_XPD_XTAL_32K</name>
                            <description>Power up 32kHz crystal oscillator</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32N_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_X32P_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DRES_XTAL_32K</name>
                            <description>32K XTAL resistor bias control.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_DBIAS_XTAL_32K</name>
                            <description>32K XTAL self-bias reference control.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_CFG</name>
                    <addressOffset>0x90</addressOffset>
                    <description>RTC_IO_TOUCH_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_XPD_BIAS</name>
                            <description>touch sensor bias power on.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_DREFH</name>
                            <description>touch sensor saw wave top voltage.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_DREFL</name>
                            <description>touch sensor saw wave bottom voltage.</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_DRANGE</name>
                            <description>touch sensor saw wave voltage range.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_DCUR</name>
                            <description>touch sensor bias current. Should have option to tie with BIAS_SLEEP(When BIAS_SLEEP  this setting is available</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD0</name>
                    <addressOffset>0x94</addressOffset>
                    <description>RTC_IO_TOUCH_PAD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD0_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale GPIO4</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD1</name>
                    <addressOffset>0x98</addressOffset>
                    <description>RTC_IO_TOUCH_PAD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_HOLD</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD1_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale.GPIO0</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD2</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>RTC_IO_TOUCH_PAD2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD2_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale.GPIO2</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD3</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>RTC_IO_TOUCH_PAD3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD3_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale.MTDO</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD4</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>RTC_IO_TOUCH_PAD4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD4_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale.MTCK</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD5</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>RTC_IO_TOUCH_PAD5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD5_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale.MTDI</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD6</name>
                    <addressOffset>0xac</addressOffset>
                    <description>RTC_IO_TOUCH_PAD6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD6_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale.MTMS</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD7</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>RTC_IO_TOUCH_PAD7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_HOLD</name>
                            <description>hold the current value of the output when setting the hold to 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_DRV</name>
                            <description>the driver strength of the pad</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_RDE</name>
                            <description>the pull down enable of the pad</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_RUE</name>
                            <description>the pull up enable of the pad</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_MUX_SEL</name>
                            <description>1 select the digital function  0slection the rtc function</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_FUN_SEL</name>
                            <description>the functional selection signal of the pad</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_SLP_SEL</name>
                            <description>the sleep status selection signal of the pad</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_SLP_IE</name>
                            <description>the input enable of the pad in sleep status</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_SLP_OE</name>
                            <description>the output enable of the pad in sleep status</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_FUN_IE</name>
                            <description>the input enable of the pad</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD7_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale.GPIO27</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD8</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>RTC_IO_TOUCH_PAD8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD8_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD8_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD8_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD8_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD8_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_TOUCH_PAD9</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>RTC_IO_TOUCH_PAD9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_TOUCH_PAD9_DAC</name>
                            <description>touch sensor slope control. 3-bit for each touch panel  default 100.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD9_START</name>
                            <description>start touch sensor.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD9_TIE_OPT</name>
                            <description>default touch sensor tie option. 0: tie low  1: tie high.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD9_XPD</name>
                            <description>touch sensor power on.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_TOUCH_PAD9_TO_GPIO</name>
                            <description>connect the rtc pad input to digital pad input 0 is availbale</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_EXT_WAKEUP0</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>RTC_IO_EXT_WAKEUP0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_EXT_WAKEUP0_SEL</name>
                            <description>select the wakeup source 0 select GPIO0 1 select GPIO2 ...17 select GPIO17</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_XTL_EXT_CTR</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>RTC_IO_XTL_EXT_CTR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_XTL_EXT_CTR_SEL</name>
                            <description>select the external xtl power source 0 select GPIO0 1 select GPIO2 ...17 select GPIO17</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_SAR_I2C_IO</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>RTC_IO_SAR_I2C_IO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_SAR_I2C_SDA_SEL</name>
                            <description>0 using TOUCH_PAD[1] as i2c sda 1 using TOUCH_PAD[3] as i2c sda</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SAR_I2C_SCL_SEL</name>
                            <description>0 using TOUCH_PAD[0] as i2c clk 1 using TOUCH_PAD[2] as i2c clk</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_IO_SAR_DEBUG_BIT_SEL</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_IO_DATE</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>RTC_IO_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_IO_IO_DATE</name>
                            <description>date</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>BB</name>
            <baseAddress>0x3ff5d000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>RTCMEM0</name>
            <baseAddress>0x3ff61000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>RTCMEM2</name>
            <baseAddress>0x3ff63000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>UHCI1</name>
            <baseAddress>0x3ff4c000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>RTCMEM1</name>
            <baseAddress>0x3ff62000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>RTC_I2C</name>
            <baseAddress>0x3ff48c00</baseAddress>
            <registers>
                <register>
                    <name>RTC_I2C_SCL_LOW_PERIOD</name>
                    <addressOffset>0x0</addressOffset>
                    <description>RTC_I2C_SCL_LOW_PERIOD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_SCL_LOW_PERIOD</name>
                            <description>number of cycles that scl == 0 </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>19</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_CTRL</name>
                    <addressOffset>0x4</addressOffset>
                    <description>RTC_I2C_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_RX_LSB_FIRST</name>
                            <description>Receive LSB first </description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_TX_LSB_FIRST</name>
                            <description>Send LSB first </description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_TRANS_START</name>
                            <description>Force to generate start condition </description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_MS_MODE</name>
                            <description>Master (1) or slave (0) </description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_SCL_FORCE_OUT</name>
                            <description>SCL is push-pull (1) or open-drain (0) </description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_SDA_FORCE_OUT</name>
                            <description>SDA is push-pull (1) or open-drain (0) </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_DEBUG_STATUS</name>
                    <addressOffset>0x8</addressOffset>
                    <description>RTC_I2C_DEBUG_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_SCL_STATE</name>
                            <description>state of SCL state machine </description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_MAIN_STATE</name>
                            <description>state of the main state machine </description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_BYTE_TRANS</name>
                            <description>8 bit transmit done </description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_SLAVE_ADDR_MATCH</name>
                            <description>When working as a slave, whether address was matched </description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_BUS_BUSY</name>
                            <description>operation is in progress </description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_ARB_LOST</name>
                            <description>When working as a master, lost control of I2C bus </description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_TIMED_OUT</name>
                            <description>Transfer has timed out </description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_SLAVE_RW</name>
                            <description>When working as a slave, the value of R/W bit received </description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_ACK_VAL</name>
                            <description>The value of an acknowledge signal on the bus </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_TIMEOUT</name>
                    <addressOffset>0xc</addressOffset>
                    <description>RTC_I2C_TIMEOUT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_TIMEOUT</name>
                            <description>Maximum number of FAST_CLK cycles that the transmission can take </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_SLAVE_ADDR</name>
                    <addressOffset>0x10</addressOffset>
                    <description>RTC_I2C_SLAVE_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_SLAVE_ADDR_10BIT</name>
                            <description>Set if local slave address is 10-bit </description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_SLAVE_ADDR</name>
                            <description>local slave address </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>15</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_INT_RAW</name>
                    <addressOffset>0x20</addressOffset>
                    <description>RTC_I2C_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_TIME_OUT_INT_RAW</name>
                            <description>time out interrupt raw status </description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_TRANS_COMPLETE_INT_RAW</name>
                            <description>Stop condition has been detected interrupt raw status </description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_MASTER_TRANS_COMPLETE_INT_RAW</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_ARBITRATION_LOST_INT_RAW</name>
                            <description>Master lost arbitration </description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_SLAVE_TRANS_COMPLETE_INT_RAW</name>
                            <description>Slave accepted 1 byte and address matched </description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_INT_CLR</name>
                    <addressOffset>0x24</addressOffset>
                    <description>RTC_I2C_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_TIME_OUT_INT_CLR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_TRANS_COMPLETE_INT_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_MASTER_TRANS_COMPLETE_INT_CLR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_ARBITRATION_LOST_INT_CLR</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_I2C_SLAVE_TRANS_COMPLETE_INT_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_SDA_DUTY</name>
                    <addressOffset>0x30</addressOffset>
                    <description>RTC_I2C_SDA_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_SDA_DUTY</name>
                            <description>Number of FAST_CLK cycles SDA will switch after falling edge of SCL </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_SCL_HIGH_PERIOD</name>
                    <addressOffset>0x38</addressOffset>
                    <description>RTC_I2C_SCL_HIGH_PERIOD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_SCL_HIGH_PERIOD</name>
                            <description>Number of FAST_CLK cycles for SCL to be high </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_SCL_START_PERIOD</name>
                    <addressOffset>0x40</addressOffset>
                    <description>RTC_I2C_SCL_START_PERIOD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_SCL_START_PERIOD</name>
                            <description>Number of FAST_CLK cycles to wait before generating start condition </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_I2C_SCL_STOP_PERIOD</name>
                    <addressOffset>0x44</addressOffset>
                    <description>RTC_I2C_SCL_STOP_PERIOD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_I2C_SCL_STOP_PERIOD</name>
                            <description>Number of FAST_CLK cycles to wait before generating stop condition </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>PWM</name>
            <baseAddress>0x3ff5e000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>PWM2</name>
            <baseAddress>0x3ff6f000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SPI2</name>
            <baseAddress>0x3ff64000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>RTCCNTL</name>
            <baseAddress>0x3ff48000</baseAddress>
            <registers>
                <register>
                    <name>RTC_CNTL_OPTIONS0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>RTC_CNTL_OPTIONS0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SW_SYS_RST</name>
                            <description>SW system reset</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_FORCE_NORST</name>
                            <description>digital core force no reset in deep sleep</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_FORCE_RST</name>
                            <description>digital wrap force reset in deep sleep</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ANALOG_FORCE_NOISO</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_PLL_FORCE_NOISO</name>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_XTL_FORCE_NOISO</name>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ANALOG_FORCE_ISO</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_PLL_FORCE_ISO</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_XTL_FORCE_ISO</name>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_CORE_FORCE_PU</name>
                            <description>BIAS_CORE force power up</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_CORE_FORCE_PD</name>
                            <description>BIAS_CORE force power down</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_CORE_FOLW_8M</name>
                            <description>BIAS_CORE follow CK8M</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_I2C_FORCE_PU</name>
                            <description>BIAS_I2C force power up</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_I2C_FORCE_PD</name>
                            <description>BIAS_I2C force power down</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_I2C_FOLW_8M</name>
                            <description>BIAS_I2C follow CK8M</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_FORCE_NOSLEEP</name>
                            <description>BIAS_SLEEP force no sleep</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_FORCE_SLEEP</name>
                            <description>BIAS_SLEEP force sleep</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BIAS_SLEEP_FOLW_8M</name>
                            <description>BIAS_SLEEP follow CK8M</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_XTL_FORCE_PU</name>
                            <description>crystall force power up</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_XTL_FORCE_PD</name>
                            <description>crystall force power down</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BBPLL_FORCE_PU</name>
                            <description>BB_PLL force power up</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BBPLL_FORCE_PD</name>
                            <description>BB_PLL force power down</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BBPLL_I2C_FORCE_PU</name>
                            <description>BB_PLL_I2C force power up</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BBPLL_I2C_FORCE_PD</name>
                            <description>BB_PLL _I2C force power down</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BB_I2C_FORCE_PU</name>
                            <description>BB_I2C force power up</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BB_I2C_FORCE_PD</name>
                            <description>BB_I2C force power down</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SW_PROCPU_RST</name>
                            <description>PRO CPU SW reset</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SW_APPCPU_RST</name>
                            <description>APP CPU SW reset</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SW_STALL_PROCPU_C0</name>
                            <description>{reg_sw_stall_procpu_c1[5:0]   reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SW_STALL_APPCPU_C0</name>
                            <description>{reg_sw_stall_appcpu_c1[5:0]   reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_SLP_TIMER0</name>
                    <addressOffset>0x4</addressOffset>
                    <description>RTC_CNTL_SLP_TIMER0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SLP_VAL_LO</name>
                            <description>RTC sleep timer low 32 bits</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_SLP_TIMER1</name>
                    <addressOffset>0x8</addressOffset>
                    <description>RTC_CNTL_SLP_TIMER1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_MAIN_TIMER_ALARM_EN</name>
                            <description>timer alarm enable bit</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_VAL_HI</name>
                            <description>RTC sleep timer high 16 bits</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIME_UPDATE</name>
                    <addressOffset>0xc</addressOffset>
                    <description>RTC_CNTL_TIME_UPDATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_TIME_UPDATE</name>
                            <description>Set 1: to update register with RTC timer</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TIME_VALID</name>
                            <description>To indicate the register is updated</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIME0</name>
                    <addressOffset>0x10</addressOffset>
                    <description>RTC_CNTL_TIME0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_TIME_LO</name>
                            <description>RTC timer low 32 bits</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIME1</name>
                    <addressOffset>0x14</addressOffset>
                    <description>RTC_CNTL_TIME1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_TIME_HI</name>
                            <description>RTC timer high 16 bits</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STATE0</name>
                    <addressOffset>0x18</addressOffset>
                    <description>RTC_CNTL_STATE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SLEEP_EN</name>
                            <description>sleep enable bit</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_REJECT</name>
                            <description>sleep reject bit</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_WAKEUP</name>
                            <description>sleep wakeup bit</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_ACTIVE_IND</name>
                            <description>SDIO active indication</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ULP_CP_SLP_TIMER_EN</name>
                            <description>ULP-coprocessor timer enable bit</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_SLP_TIMER_EN</name>
                            <description>touch timer enable bit</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_APB2RTC_BRIDGE_SEL</name>
                            <description>1: APB to RTC using bridge   0: APB to RTC using sync</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ULP_CP_WAKEUP_FORCE_EN</name>
                            <description>ULP-coprocessor force wake up</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_WAKEUP_FORCE_EN</name>
                            <description>touch controller force wake up</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIMER1</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>RTC_CNTL_TIMER1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_PLL_BUF_WAIT</name>
                            <description>PLL wait cycles in slow_clk_rtc</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_XTL_BUF_WAIT</name>
                            <description>XTAL wait cycles in slow_clk_rtc</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_WAIT</name>
                            <description>CK8M wait cycles in slow_clk_rtc</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CPU_STALL_WAIT</name>
                            <description>CPU stall wait cycles in fast_clk_rtc</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CPU_STALL_EN</name>
                            <description>CPU stall enable bit</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIMER2</name>
                    <addressOffset>0x20</addressOffset>
                    <description>RTC_CNTL_TIMER2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_MIN_TIME_CK8M_OFF</name>
                            <description>minimal cycles in slow_clk_rtc for CK8M in power down state</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ULPCP_TOUCH_START_WAIT</name>
                            <description>wait cycles in slow_clk_rtc before ULP-coprocessor / touch controller start to work</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIMER3</name>
                    <addressOffset>0x24</addressOffset>
                    <description>RTC_CNTL_TIMER3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_ROM_RAM_POWERUP_TIMER</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ROM_RAM_WAIT_TIMER</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WIFI_POWERUP_TIMER</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WIFI_WAIT_TIMER</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIMER4</name>
                    <addressOffset>0x28</addressOffset>
                    <description>RTC_CNTL_TIMER4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_POWERUP_TIMER</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_WAIT_TIMER</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_POWERUP_TIMER</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WAIT_TIMER</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TIMER5</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>RTC_CNTL_TIMER5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_RTCMEM_POWERUP_TIMER</name>
                            <bitOffset>25</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_RTCMEM_WAIT_TIMER</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_MIN_SLP_VAL</name>
                            <description>minimal sleep cycles in slow_clk_rtc</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ULP_CP_SUBTIMER_PREDIV</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_ANA_CONF</name>
                    <addressOffset>0x30</addressOffset>
                    <description>RTC_CNTL_ANA_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_PLL_I2C_PU</name>
                            <description>1: PLL_I2C power up   otherwise power down</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CKGEN_I2C_PU</name>
                            <description>1: CKGEN_I2C power up   otherwise power down</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_RFRX_PBUS_PU</name>
                            <description>1: RFRX_PBUS power up   otherwise power down</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TXRF_I2C_PU</name>
                            <description>1: TXRF_I2C power up   otherwise power down</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_PVTMON_PU</name>
                            <description>1: PVTMON power up   otherwise power down</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BBPLL_CAL_SLP_START</name>
                            <description>start BBPLL calibration during sleep</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_PLLA_FORCE_PU</name>
                            <description>PLLA force power up</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_PLLA_FORCE_PD</name>
                            <description>PLLA force power down</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_RESET_STATE</name>
                    <addressOffset>0x34</addressOffset>
                    <description>RTC_CNTL_RESET_STATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_PROCPU_STAT_VECTOR_SEL</name>
                            <description>PRO CPU state vector sel</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_APPCPU_STAT_VECTOR_SEL</name>
                            <description>APP CPU state vector sel</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_RESET_CAUSE_APPCPU</name>
                            <description>reset cause of APP CPU</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_RESET_CAUSE_PROCPU</name>
                            <description>reset cause of PRO CPU</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WAKEUP_STATE</name>
                    <addressOffset>0x38</addressOffset>
                    <description>RTC_CNTL_WAKEUP_STATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_GPIO_WAKEUP_FILTER</name>
                            <description>enable filter for gpio wakeup event</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WAKEUP_ENA</name>
                            <description>wakeup enable bitmap</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WAKEUP_CAUSE</name>
                            <description>wakeup cause</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_INT_ENA</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>RTC_CNTL_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_MAIN_TIMER_INT_ENA</name>
                            <description>enable RTC main timer interrupt</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_INT_ENA</name>
                            <description>enable brown out interrupt</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_INT_ENA</name>
                            <description>enable touch interrupt</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ULP_CP_INT_ENA</name>
                            <description>enable ULP-coprocessor interrupt</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TIME_VALID_INT_ENA</name>
                            <description>enable RTC time valid interrupt</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_INT_ENA</name>
                            <description>enable RTC WDT interrupt</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_IDLE_INT_ENA</name>
                            <description>enable SDIO idle interrupt</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_REJECT_INT_ENA</name>
                            <description>enable sleep reject interrupt</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_WAKEUP_INT_ENA</name>
                            <description>enable sleep wakeup interrupt</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_INT_RAW</name>
                    <addressOffset>0x40</addressOffset>
                    <description>RTC_CNTL_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_MAIN_TIMER_INT_RAW</name>
                            <description>RTC main timer interrupt raw</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_INT_RAW</name>
                            <description>brown out interrupt raw</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_INT_RAW</name>
                            <description>touch interrupt raw</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ULP_CP_INT_RAW</name>
                            <description>ULP-coprocessor interrupt raw</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TIME_VALID_INT_RAW</name>
                            <description>RTC time valid interrupt raw</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_INT_RAW</name>
                            <description>RTC WDT interrupt raw</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_IDLE_INT_RAW</name>
                            <description>SDIO idle interrupt raw</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_REJECT_INT_RAW</name>
                            <description>sleep reject interrupt raw</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_WAKEUP_INT_RAW</name>
                            <description>sleep wakeup interrupt raw</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_INT_ST</name>
                    <addressOffset>0x44</addressOffset>
                    <description>RTC_CNTL_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_MAIN_TIMER_INT_ST</name>
                            <description>RTC main timer interrupt state</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_INT_ST</name>
                            <description>brown out interrupt state</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_INT_ST</name>
                            <description>touch interrupt state</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SAR_INT_ST</name>
                            <description>ULP-coprocessor interrupt state</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TIME_VALID_INT_ST</name>
                            <description>RTC time valid interrupt state</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_INT_ST</name>
                            <description>RTC WDT interrupt state</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_IDLE_INT_ST</name>
                            <description>SDIO idle interrupt state</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_REJECT_INT_ST</name>
                            <description>sleep reject interrupt state</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_WAKEUP_INT_ST</name>
                            <description>sleep wakeup interrupt state</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_INT_CLR</name>
                    <addressOffset>0x48</addressOffset>
                    <description>RTC_CNTL_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_MAIN_TIMER_INT_CLR</name>
                            <description>Clear RTC main timer interrupt state</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_INT_CLR</name>
                            <description>Clear brown out interrupt state</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_INT_CLR</name>
                            <description>Clear touch interrupt state</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SAR_INT_CLR</name>
                            <description>Clear ULP-coprocessor interrupt state</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TIME_VALID_INT_CLR</name>
                            <description>Clear RTC time valid interrupt state</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_INT_CLR</name>
                            <description>Clear RTC WDT interrupt state</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_IDLE_INT_CLR</name>
                            <description>Clear SDIO idle interrupt state</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_REJECT_INT_CLR</name>
                            <description>Clear sleep reject interrupt state</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLP_WAKEUP_INT_CLR</name>
                            <description>Clear sleep wakeup interrupt state</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE0</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>RTC_CNTL_STORE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH0</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE1</name>
                    <addressOffset>0x50</addressOffset>
                    <description>RTC_CNTL_STORE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH1</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE2</name>
                    <addressOffset>0x54</addressOffset>
                    <description>RTC_CNTL_STORE2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH2</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE3</name>
                    <addressOffset>0x58</addressOffset>
                    <description>RTC_CNTL_STORE3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH3</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_EXT_XTL_CONF</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>RTC_CNTL_EXT_XTL_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_XTL_EXT_CTR_EN</name>
                            <description>enable control XTAL by external pads</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_XTL_EXT_CTR_LV</name>
                            <description>0: power down XTAL at high level  1: power down XTAL at low level</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_EXT_WAKEUP_CONF</name>
                    <addressOffset>0x60</addressOffset>
                    <description>RTC_CNTL_EXT_WAKEUP_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_EXT_WAKEUP1_LV</name>
                            <description>0: external wakeup at low level  1: external wakeup at high level</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_EXT_WAKEUP0_LV</name>
                            <description>0: external wakeup at low level  1: external wakeup at high level</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_SLP_REJECT_CONF</name>
                    <addressOffset>0x64</addressOffset>
                    <description>RTC_CNTL_SLP_REJECT_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_REJECT_CAUSE</name>
                            <description>sleep reject cause</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DEEP_SLP_REJECT_EN</name>
                            <description>enable reject for deep sleep</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_LIGHT_SLP_REJECT_EN</name>
                            <description>enable reject for light sleep</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_REJECT_EN</name>
                            <description>enable SDIO reject</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_GPIO_REJECT_EN</name>
                            <description>enable GPIO reject</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_CPU_PERIOD_CONF</name>
                    <addressOffset>0x68</addressOffset>
                    <description>RTC_CNTL_CPU_PERIOD_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_CPUPERIOD_SEL</name>
                            <description>CPU period sel</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CPUSEL_CONF</name>
                            <description>CPU sel option</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_SDIO_ACT_CONF</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>RTC_CNTL_SDIO_ACT_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SDIO_ACT_DNUM</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_CLK_CONF</name>
                    <addressOffset>0x70</addressOffset>
                    <description>RTC_CNTL_CLK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_ANA_CLK_RTC_SEL</name>
                            <description>slow_clk_rtc sel. 0: SLOW_CK  1: CK_XTAL_32K  2: CK8M_D256_OUT</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FAST_CLK_RTC_SEL</name>
                            <description>fast_clk_rtc sel. 0: XTAL div 4  1: CK8M</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SOC_CLK_SEL</name>
                            <description>SOC clock sel. 0: XTAL  1: PLL  2: CK8M  3: APLL</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_FORCE_PU</name>
                            <description>CK8M force power up</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_FORCE_PD</name>
                            <description>CK8M force power down</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_DFREQ</name>
                            <description>CK8M_DFREQ</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_FORCE_NOGATING</name>
                            <description>CK8M force no gating during sleep</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_XTAL_FORCE_NOGATING</name>
                            <description>XTAL force no gating during sleep</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_DIV_SEL</name>
                            <description>divider = reg_ck8m_div_sel + 1</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_DFREQ_FORCE</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DIG_CLK8M_EN</name>
                            <description>enable CK8M for digital core (no relationship with RTC core)</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DIG_CLK8M_D256_EN</name>
                            <description>enable CK8M_D256_OUT for digital core (no relationship with RTC core)</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DIG_XTAL32K_EN</name>
                            <description>enable CK_XTAL_32K for digital core (no relationship with RTC core)</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ENB_CK8M_DIV</name>
                            <description>1: CK8M_D256_OUT is actually CK8M  0: CK8M_D256_OUT is CK8M divided by 256</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ENB_CK8M</name>
                            <description>disable CK8M and CK8M_D256_OUT</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CK8M_DIV</name>
                            <description>CK8M_D256_OUT divider. 00: div128  01: div256  10: div512  11: div1024.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_SDIO_CONF</name>
                    <addressOffset>0x74</addressOffset>
                    <description>RTC_CNTL_SDIO_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_XPD_SDIO_REG</name>
                            <description>SW option for XPD_SDIO_REG. Only active when reg_sdio_force = 1</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DREFH_SDIO</name>
                            <description>SW option for DREFH_SDIO. Only active when reg_sdio_force = 1</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DREFM_SDIO</name>
                            <description>SW option for DREFM_SDIO. Only active when reg_sdio_force = 1</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DREFL_SDIO</name>
                            <description>SW option for DREFL_SDIO. Only active when reg_sdio_force = 1</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_REG1P8_READY</name>
                            <description>read only register for REG1P8_READY</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_TIEH</name>
                            <description>SW option for SDIO_TIEH. Only active when reg_sdio_force = 1</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_FORCE</name>
                            <description>1: use SW option to control SDIO_REG  0: use state machine</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SDIO_PD_EN</name>
                            <description>power down SDIO_REG in sleep. Only active when reg_sdio_force = 0</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_BIAS_CONF</name>
                    <addressOffset>0x78</addressOffset>
                    <description>RTC_CNTL_BIAS_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_RST_BIAS_I2C</name>
                            <description>RST_BIAS_I2C</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DEC_HEARTBEAT_WIDTH</name>
                            <description>DEC_HEARTBEAT_WIDTH</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INC_HEARTBEAT_PERIOD</name>
                            <description>INC_HEARTBEAT_PERIOD</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DEC_HEARTBEAT_PERIOD</name>
                            <description>DEC_HEARTBEAT_PERIOD</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INC_HEARTBEAT_REFRESH</name>
                            <description>INC_HEARTBEAT_REFRESH</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ENB_SCK_XTAL</name>
                            <description>ENB_SCK_XTAL</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DBG_ATTEN</name>
                            <description>DBG_ATTEN</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FORCE_PU</name>
                            <description>RTC_REG force power up</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FORCE_PD</name>
                            <description>RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DBOOST_FORCE_PU</name>
                            <description>RTC_DBOOST force power up</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DBOOST_FORCE_PD</name>
                            <description>RTC_DBOOST force power down</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DBIAS_WAK</name>
                            <description>RTC_DBIAS during wakeup</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DBIAS_SLP</name>
                            <description>RTC_DBIAS during sleep</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SCK_DCAP</name>
                            <description>SCK_DCAP</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DIG_DBIAS_WAK</name>
                            <description>DIG_REG_DBIAS during wakeup</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DIG_DBIAS_SLP</name>
                            <description>DIG_REG_DBIAS during sleep</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SCK_DCAP_FORCE</name>
                            <description>N/A</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_PWC</name>
                    <addressOffset>0x80</addressOffset>
                    <description>RTC_CNTL_PWC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_PD_EN</name>
                            <description>enable power down rtc_peri in sleep</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FORCE_PU</name>
                            <description>rtc_peri force power up</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FORCE_PD</name>
                            <description>rtc_peri force power down</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_PD_EN</name>
                            <description>enable power down RTC memory in sleep</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_FORCE_PU</name>
                            <description>RTC memory force power up</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_FORCE_PD</name>
                            <description>RTC memory force power down</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_PD_EN</name>
                            <description>enable power down fast RTC memory in sleep</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_FORCE_PU</name>
                            <description>Fast RTC memory force power up</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_FORCE_PD</name>
                            <description>Fast RTC memory force power down</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_FORCE_LPU</name>
                            <description>RTC memory force no PD</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_FORCE_LPD</name>
                            <description>RTC memory force PD</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_FOLW_CPU</name>
                            <description>1: RTC memory  PD following CPU  0: RTC memory PD following RTC state machine</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_FORCE_LPU</name>
                            <description>Fast RTC memory force no PD</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_FORCE_LPD</name>
                            <description>Fast RTC memory force PD</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_FOLW_CPU</name>
                            <description>1: Fast RTC memory PD following CPU  0: fast RTC memory PD following RTC state machine</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FORCE_NOISO</name>
                            <description>rtc_peri force no ISO</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FORCE_ISO</name>
                            <description>rtc_peri force ISO</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_FORCE_ISO</name>
                            <description>RTC memory force ISO</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SLOWMEM_FORCE_NOISO</name>
                            <description>RTC memory force no ISO</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_FORCE_ISO</name>
                            <description>Fast RTC memory force ISO</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_FASTMEM_FORCE_NOISO</name>
                            <description>Fast RTC memory force no ISO</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_DIG_PWC</name>
                    <addressOffset>0x84</addressOffset>
                    <description>RTC_CNTL_DIG_PWC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_PD_EN</name>
                            <description>enable power down digital core in sleep</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WIFI_PD_EN</name>
                            <description>enable power down wifi in sleep</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM4_PD_EN</name>
                            <description>enable power down internal SRAM 4 in sleep</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM3_PD_EN</name>
                            <description>enable power down internal SRAM 3 in sleep</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM2_PD_EN</name>
                            <description>enable power down internal SRAM 2 in sleep</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM1_PD_EN</name>
                            <description>enable power down internal SRAM 1 in sleep</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM0_PD_EN</name>
                            <description>enable power down internal SRAM 0 in sleep</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ROM0_PD_EN</name>
                            <description>enable power down ROM in sleep</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_FORCE_PU</name>
                            <description>digital core force power up</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_FORCE_PD</name>
                            <description>digital core force power down</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WIFI_FORCE_PU</name>
                            <description>wifi force power up</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WIFI_FORCE_PD</name>
                            <description>wifi force power down</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM4_FORCE_PU</name>
                            <description>internal SRAM 4 force power up</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM4_FORCE_PD</name>
                            <description>internal SRAM 4 force power down</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM3_FORCE_PU</name>
                            <description>internal SRAM 3 force power up</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM3_FORCE_PD</name>
                            <description>internal SRAM 3 force power down</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM2_FORCE_PU</name>
                            <description>internal SRAM 2 force power up</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM2_FORCE_PD</name>
                            <description>internal SRAM 2 force power down</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM1_FORCE_PU</name>
                            <description>internal SRAM 1 force power up</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM1_FORCE_PD</name>
                            <description>internal SRAM 1 force power down</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM0_FORCE_PU</name>
                            <description>internal SRAM 0 force power up</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM0_FORCE_PD</name>
                            <description>internal SRAM 0 force power down</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ROM0_FORCE_PU</name>
                            <description>ROM force power up</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ROM0_FORCE_PD</name>
                            <description>ROM force power down</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_LSLP_MEM_FORCE_PU</name>
                            <description>memories in digital core force no PD in sleep</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_LSLP_MEM_FORCE_PD</name>
                            <description>memories in digital core force PD in sleep</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_DIG_ISO</name>
                    <addressOffset>0x88</addressOffset>
                    <description>RTC_CNTL_DIG_ISO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_FORCE_NOISO</name>
                            <description>digital core force no ISO</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_WRAP_FORCE_ISO</name>
                            <description>digital core force ISO</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WIFI_FORCE_NOISO</name>
                            <description>wifi force no ISO</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WIFI_FORCE_ISO</name>
                            <description>wifi force ISO</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM4_FORCE_NOISO</name>
                            <description>internal SRAM 4 force no ISO</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM4_FORCE_ISO</name>
                            <description>internal SRAM 4 force ISO</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM3_FORCE_NOISO</name>
                            <description>internal SRAM 3 force no ISO</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM3_FORCE_ISO</name>
                            <description>internal SRAM 3 force ISO</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM2_FORCE_NOISO</name>
                            <description>internal SRAM 2 force no ISO</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM2_FORCE_ISO</name>
                            <description>internal SRAM 2 force ISO</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM1_FORCE_NOISO</name>
                            <description>internal SRAM 1 force no ISO</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM1_FORCE_ISO</name>
                            <description>internal SRAM 1 force ISO</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM0_FORCE_NOISO</name>
                            <description>internal SRAM 0 force no ISO</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_INTER_RAM0_FORCE_ISO</name>
                            <description>internal SRAM 0 force ISO</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ROM0_FORCE_NOISO</name>
                            <description>ROM force no ISO</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ROM0_FORCE_ISO</name>
                            <description>ROM force ISO</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_PAD_FORCE_HOLD</name>
                            <description>digital pad force hold</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_PAD_FORCE_UNHOLD</name>
                            <description>digital pad force un-hold</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_PAD_FORCE_ISO</name>
                            <description>digital pad force ISO</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_PAD_FORCE_NOISO</name>
                            <description>digital pad force no ISO</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_PAD_AUTOHOLD_EN</name>
                            <description>digital pad enable auto-hold</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_CLR_DG_PAD_AUTOHOLD</name>
                            <description>wtite only register to clear digital pad auto-hold</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DG_PAD_AUTOHOLD</name>
                            <description>read only register to indicate digital pad auto-hold status</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DIG_ISO_FORCE_ON</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DIG_ISO_FORCE_OFF</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WDTCONFIG0</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>RTC_CNTL_WDTCONFIG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_WDT_EN</name>
                            <description>enable RTC WDT</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_STG0</name>
                            <description>1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_STG1</name>
                            <description>1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_STG2</name>
                            <description>1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_STG3</name>
                            <description>1: interrupt stage en  2: CPU reset stage en  3: system reset stage en  4: RTC reset stage en</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_EDGE_INT_EN</name>
                            <description>N/A</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_LEVEL_INT_EN</name>
                            <description>N/A</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_CPU_RESET_LENGTH</name>
                            <description>CPU reset counter length</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_SYS_RESET_LENGTH</name>
                            <description>system reset counter length</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_FLASHBOOT_MOD_EN</name>
                            <description>enable WDT in flash boot</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_PROCPU_RESET_EN</name>
                            <description>enable WDT reset PRO CPU</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_APPCPU_RESET_EN</name>
                            <description>enable WDT reset APP CPU</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_WDT_PAUSE_IN_SLP</name>
                            <description>pause WDT in sleep</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WDTCONFIG1</name>
                    <addressOffset>0x90</addressOffset>
                    <description>RTC_CNTL_WDTCONFIG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_WDT_STG0_HOLD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WDTCONFIG2</name>
                    <addressOffset>0x94</addressOffset>
                    <description>RTC_CNTL_WDTCONFIG2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_WDT_STG1_HOLD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WDTCONFIG3</name>
                    <addressOffset>0x98</addressOffset>
                    <description>RTC_CNTL_WDTCONFIG3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_WDT_STG2_HOLD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WDTCONFIG4</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>RTC_CNTL_WDTCONFIG4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_WDT_STG3_HOLD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WDTFEED</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>RTC_CNTL_WDTFEED</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_WDT_FEED</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_WDTWPROTECT</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>RTC_CNTL_WDTWPROTECT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_WDT_WKEY</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_TEST_MUX</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>RTC_CNTL_TEST_MUX</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_DTEST_RTC</name>
                            <description>DTEST_RTC</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ENT_RTC</name>
                            <description>ENT_RTC</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_SW_CPU_STALL</name>
                    <addressOffset>0xac</addressOffset>
                    <description>RTC_CNTL_SW_CPU_STALL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SW_STALL_PROCPU_C1</name>
                            <description>{reg_sw_stall_procpu_c1[5:0]   reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SW_STALL_APPCPU_C1</name>
                            <description>{reg_sw_stall_appcpu_c1[5:0]   reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE4</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>RTC_CNTL_STORE4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH4</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE5</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>RTC_CNTL_STORE5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH5</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE6</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>RTC_CNTL_STORE6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH6</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_STORE7</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>RTC_CNTL_STORE7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_SCRATCH7</name>
                            <description>32-bit general purpose retention register</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_DIAG1</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>RTC_CNTL_DIAG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_LOW_POWER_DIAG1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_HOLD_FORCE</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>RTC_CNTL_HOLD_FORCE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_X32N_HOLD_FORCE</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_X32P_HOLD_FORCE</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD7_HOLD_FORCE</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD6_HOLD_FORCE</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD5_HOLD_FORCE</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD4_HOLD_FORCE</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD3_HOLD_FORCE</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD2_HOLD_FORCE</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD1_HOLD_FORCE</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_TOUCH_PAD0_HOLD_FORCE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SENSE4_HOLD_FORCE</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SENSE3_HOLD_FORCE</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SENSE2_HOLD_FORCE</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_SENSE1_HOLD_FORCE</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_PDAC2_HOLD_FORCE</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_PDAC1_HOLD_FORCE</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ADC2_HOLD_FORCE</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_ADC1_HOLD_FORCE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_EXT_WAKEUP1</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>RTC_CNTL_EXT_WAKEUP1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_EXT_WAKEUP1_STATUS_CLR</name>
                            <description>clear ext wakeup1 status</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_EXT_WAKEUP1_SEL</name>
                            <description>Bitmap to select RTC pads for ext wakeup1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_EXT_WAKEUP1_STATUS</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>RTC_CNTL_EXT_WAKEUP1_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_EXT_WAKEUP1_STATUS</name>
                            <description>ext wakeup1 status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_BROWN_OUT</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>RTC_CNTL_BROWN_OUT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_DET</name>
                            <description>brown out detect</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_ENA</name>
                            <description>enable brown out</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_DBROWN_OUT_THRES</name>
                            <description>brown out threshold</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_RST_ENA</name>
                            <description>enable brown out reset</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_RST_WAIT</name>
                            <description>brown out reset wait cycles</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_PD_RF_ENA</name>
                            <description>enable power down RF when brown out happens</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA</name>
                            <description>enable close flash when brown out happens</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>RTC_CNTL_DATE</name>
                    <addressOffset>0x13c</addressOffset>
                    <description>RTC_CNTL_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>RTC_CNTL_CNTL_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>HINF</name>
            <baseAddress>0x3ff4b000</baseAddress>
            <registers>
                <register>
                    <name>HINF_CFG_DATA0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>HINF_CFG_DATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_DEVICE_ID_FN1</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>HINF_USER_ID_FN1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CFG_DATA1</name>
                    <addressOffset>0x4</addressOffset>
                    <description>HINF_CFG_DATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_SDIO20_CONF1</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>HINF_FUNC2_EPS</name>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO_VER</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO20_CONF0</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>HINF_IOENABLE1</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_EMP</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_FUNC1_EPS</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_CD_DISABLE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_IOENABLE2</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO_INT_MASK</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO_IOREADY2</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO_CD_ENABLE</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_HIGHSPEED_MODE</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_HIGHSPEED_ENABLE</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO_IOREADY1</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO_ENABLE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CFG_DATA7</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>HINF_CFG_DATA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_SDIO_IOREADY0</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_SDIO_RST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>HINF_CHIP_STATE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>HINF_PIN_STATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF0</name>
                    <addressOffset>0x20</addressOffset>
                    <description>HINF_CIS_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF1</name>
                    <addressOffset>0x24</addressOffset>
                    <description>HINF_CIS_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF2</name>
                    <addressOffset>0x28</addressOffset>
                    <description>HINF_CIS_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF3</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>HINF_CIS_CONF3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF4</name>
                    <addressOffset>0x30</addressOffset>
                    <description>HINF_CIS_CONF4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF5</name>
                    <addressOffset>0x34</addressOffset>
                    <description>HINF_CIS_CONF5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W5</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF6</name>
                    <addressOffset>0x38</addressOffset>
                    <description>HINF_CIS_CONF6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W6</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CIS_CONF7</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>HINF_CIS_CONF7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_CIS_CONF_W7</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_CFG_DATA16</name>
                    <addressOffset>0x40</addressOffset>
                    <description>HINF_CFG_DATA16</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_DEVICE_ID_FN2</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>HINF_USER_ID_FN2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>HINF_DATE</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>HINF_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>HINF_SDIO_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>FRC_TIMER</name>
            <baseAddress>0x3ff47000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>UART1</name>
            <baseAddress>0x3ff50000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>PWM3</name>
            <baseAddress>0x3ff70000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SPI_ENCRYPT</name>
            <baseAddress>0x3ff5b000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>SPI1</name>
            <baseAddress>0x3ff42000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>I2S1</name>
            <baseAddress>0x3ff6d000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>APB_CTRL</name>
            <baseAddress>0x3ff66000</baseAddress>
            <registers>
                <register>
                    <name>APB_CTRL_SYSCLK_CONF</name>
                    <addressOffset>0x0</addressOffset>
                    <description>APB_CTRL_SYSCLK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_QUICK_CLK_CHNG</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_RST_TICK_CNT</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_CLK_EN</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_CLK_320M_EN</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_PRE_DIV_CNT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_XTAL_TICK_CONF</name>
                    <addressOffset>0x4</addressOffset>
                    <description>APB_CTRL_XTAL_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_XTAL_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_PLL_TICK_CONF</name>
                    <addressOffset>0x8</addressOffset>
                    <description>APB_CTRL_PLL_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_PLL_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_CK8M_TICK_CONF</name>
                    <addressOffset>0xc</addressOffset>
                    <description>APB_CTRL_CK8M_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_CK8M_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_CTRL</name>
                    <addressOffset>0x10</addressOffset>
                    <description>APB_CTRL_APB_SARADC_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_DATA_TO_I2S</name>
                            <description>1: I2S input data is from SAR ADC (for DMA)  0: I2S input data is from GPIO matrix</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_DATA_SAR_SEL</name>
                            <description>1: sar_sel will be coded by the MSB of the 16-bit output data  in this case the resolution should not be larger than 11 bits.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_PATT_P_CLEAR</name>
                            <description>clear the pointer of pattern table for DIG ADC2 CTRL</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR1_PATT_P_CLEAR</name>
                            <description>clear the pointer of pattern table for DIG ADC1 CTRL</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_PATT_LEN</name>
                            <description>0 ~ 15 means length 1 ~ 16</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR1_PATT_LEN</name>
                            <description>0 ~ 15 means length 1 ~ 16</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR_CLK_DIV</name>
                            <description>SAR clock divider</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR_CLK_GATED</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR_SEL</name>
                            <description>0: SAR1  1: SAR2  only work for single SAR mode</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_WORK_MODE</name>
                            <description>0: single mode  1: double mode  2: alternate mode</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_MUX</name>
                            <description>1: SAR ADC2 is controlled by DIG ADC2 CTRL  0: SAR ADC2 is controlled by PWDET CTRL</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_START</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_START_FORCE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_CTRL2</name>
                    <addressOffset>0x14</addressOffset>
                    <description>APB_CTRL_APB_SARADC_CTRL2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_INV</name>
                            <description>1: data to DIG ADC2 CTRL is inverted  otherwise not</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_SAR1_INV</name>
                            <description>1: data to DIG ADC1 CTRL is inverted  otherwise not</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_MAX_MEAS_NUM</name>
                            <description>max conversion number</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_MEAS_NUM_LIMIT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_FSM</name>
                    <addressOffset>0x18</addressOffset>
                    <description>APB_CTRL_APB_SARADC_FSM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAMPLE_CYCLE</name>
                            <description>sample cycles</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_START_WAIT</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_STANDBY_WAIT</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>APB_CTRL_SARADC_RSTB_WAIT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR1_PATT_TAB1</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR1_PATT_TAB1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR1_PATT_TAB1</name>
                            <description>item 0 ~ 3 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR1_PATT_TAB2</name>
                    <addressOffset>0x20</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR1_PATT_TAB2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR1_PATT_TAB2</name>
                            <description>Item 4 ~ 7 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR1_PATT_TAB3</name>
                    <addressOffset>0x24</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR1_PATT_TAB3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR1_PATT_TAB3</name>
                            <description>Item 8 ~ 11 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR1_PATT_TAB4</name>
                    <addressOffset>0x28</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR1_PATT_TAB4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR1_PATT_TAB4</name>
                            <description>Item 12 ~ 15 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR2_PATT_TAB1</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR2_PATT_TAB1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_PATT_TAB1</name>
                            <description>item 0 ~ 3 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR2_PATT_TAB2</name>
                    <addressOffset>0x30</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR2_PATT_TAB2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_PATT_TAB2</name>
                            <description>Item 4 ~ 7 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR2_PATT_TAB3</name>
                    <addressOffset>0x34</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR2_PATT_TAB3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_PATT_TAB3</name>
                            <description>Item 8 ~ 11 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APB_SARADC_SAR2_PATT_TAB4</name>
                    <addressOffset>0x38</addressOffset>
                    <description>APB_CTRL_APB_SARADC_SAR2_PATT_TAB4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_SARADC_SAR2_PATT_TAB4</name>
                            <description>Item 12 ~ 15 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_APLL_TICK_CONF</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>APB_CTRL_APLL_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_APLL_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>APB_CTRL_DATE</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>APB_CTRL_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>APB_CTRL_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>EFUSE</name>
            <baseAddress>0x3ff5a000</baseAddress>
            <registers>
                <register>
                    <name>EFUSE_BLK0_RDATA0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>EFUSE_BLK0_RDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_RD_FLASH_CRYPT_CNT</name>
                            <description>read for flash_crypt_cnt</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_EFUSE_RD_DIS</name>
                            <description>read for efuse_rd_disable</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_RDATA1</name>
                    <addressOffset>0x4</addressOffset>
                    <description>EFUSE_BLK0_RDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_RD_WIFI_MAC_CRC_LOW</name>
                            <description>read for low 32bit WIFI_MAC_Address</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_RDATA2</name>
                    <addressOffset>0x8</addressOffset>
                    <description>EFUSE_BLK0_RDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_RD_WIFI_MAC_CRC_HIGH</name>
                            <description>read for high 24bit WIFI_MAC_Address</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_RDATA3</name>
                    <addressOffset>0xc</addressOffset>
                    <description>EFUSE_BLK0_RDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_RD_CHIP_VER_REV1</name>
                            <description>bit is set to 1 for rev1 silicon</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CHIP_CPU_FREQ_RATED</name>
                            <description>If set, the ESP32's maximum CPU frequency has been rated</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CHIP_CPU_FREQ_LOW</name>
                            <description>If set alongside EFUSE_RD_CHIP_CPU_FREQ_RATED, the ESP32's max CPU frequency is rated for 160MHz. 240MHz otherwise</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CHIP_VER_PKG</name>
                            <description>chip package </description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SPI_PAD_CONFIG_HD</name>
                            <description>read for SPI_pad_config_hd</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CHIP_VER_DIS_CACHE</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CHIP_VER_32PAD</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CHIP_VER_DIS_BT</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CHIP_VER_DIS_APP_CPU</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_RDATA4</name>
                    <addressOffset>0x10</addressOffset>
                    <description>EFUSE_BLK0_RDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_RD_SDIO_FORCE</name>
                            <description>read for sdio_force</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SDIO_TIEH</name>
                            <description>read for SDIO_TIEH</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_XPD_SDIO_REG</name>
                            <description>read for XPD_SDIO_REG</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_ADC_VREF</name>
                            <description>True ADC reference voltage </description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SDIO_DREFL</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SDIO_DREFM</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SDIO_DREFH</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CK8M_FREQ</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_RDATA5</name>
                    <addressOffset>0x14</addressOffset>
                    <description>EFUSE_BLK0_RDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_RD_FLASH_CRYPT_CONFIG</name>
                            <description>read for flash_crypt_config</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_INST_CONFIG</name>
                            <description>read for SPI_pad_config_cs0</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SPI_PAD_CONFIG_D</name>
                            <description>read for SPI_pad_config_d</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SPI_PAD_CONFIG_Q</name>
                            <description>read for SPI_pad_config_q</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_SPI_PAD_CONFIG_CLK</name>
                            <description>read for SPI_pad_config_clk</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_RDATA6</name>
                    <addressOffset>0x18</addressOffset>
                    <description>EFUSE_BLK0_RDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_RD_KEY_STATUS</name>
                            <description>read for key_status</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_DISABLE_DL_CACHE</name>
                            <description>read for download_dis_cache</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_DISABLE_DL_DECRYPT</name>
                            <description>read for download_dis_decrypt</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_DISABLE_DL_ENCRYPT</name>
                            <description>read for download_dis_encrypt</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_DISABLE_JTAG</name>
                            <description>read for JTAG_disable</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_ABS_DONE_1</name>
                            <description>read for abstract_done_1</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_ABS_DONE_0</name>
                            <description>read for abstract_done_0</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_DISABLE_SDIO_HOST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CONSOLE_DEBUG_DISABLE</name>
                            <description>read for console_debug_disable</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_CODING_SCHEME</name>
                            <description>read for coding_scheme</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_WDATA0</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>EFUSE_BLK0_WDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_FLASH_CRYPT_CNT</name>
                            <description>program for flash_crypt_cnt</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_DIS</name>
                            <description>program for efuse_rd_disable</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_WR_DIS</name>
                            <description>program for efuse_wr_disable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_WDATA1</name>
                    <addressOffset>0x20</addressOffset>
                    <description>EFUSE_BLK0_WDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_WIFI_MAC_CRC_LOW</name>
                            <description>program for low 32bit WIFI_MAC_Address</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_WDATA2</name>
                    <addressOffset>0x24</addressOffset>
                    <description>EFUSE_BLK0_WDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_WIFI_MAC_CRC_HIGH</name>
                            <description>program for high 24bit WIFI_MAC_Address</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_WDATA3</name>
                    <addressOffset>0x28</addressOffset>
                    <description>EFUSE_BLK0_WDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_CHIP_VER_REV1</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CHIP_CPU_FREQ_RATED</name>
                            <description>If set, the ESP32's maximum CPU frequency has been rated</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CHIP_CPU_FREQ_LOW</name>
                            <description>If set alongside EFUSE_CHIP_CPU_FREQ_RATED, the ESP32's max CPU frequency is rated for 160MHz. 240MHz otherwise</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CHIP_VER_PKG</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SPI_PAD_CONFIG_HD</name>
                            <description>program for SPI_pad_config_hd</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CHIP_VER_DIS_CACHE</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CHIP_VER_32PAD</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CHIP_VER_DIS_BT</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CHIP_VER_DIS_APP_CPU</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_WDATA4</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>EFUSE_BLK0_WDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_SDIO_FORCE</name>
                            <description>program for sdio_force</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SDIO_TIEH</name>
                            <description>program for SDIO_TIEH</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_XPD_SDIO_REG</name>
                            <description>program for XPD_SDIO_REG</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_ADC_VREF</name>
                            <description>True ADC reference voltage </description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SDIO_DREFL</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SDIO_DREFM</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SDIO_DREFH</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CK8M_FREQ</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_WDATA5</name>
                    <addressOffset>0x30</addressOffset>
                    <description>EFUSE_BLK0_WDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_FLASH_CRYPT_CONFIG</name>
                            <description>program for flash_crypt_config</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_INST_CONFIG</name>
                            <description>program for SPI_pad_config_cs0</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SPI_PAD_CONFIG_D</name>
                            <description>program for SPI_pad_config_d</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SPI_PAD_CONFIG_Q</name>
                            <description>program for SPI_pad_config_q</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_SPI_PAD_CONFIG_CLK</name>
                            <description>program for SPI_pad_config_clk</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK0_WDATA6</name>
                    <addressOffset>0x34</addressOffset>
                    <description>EFUSE_BLK0_WDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_KEY_STATUS</name>
                            <description>program for key_status</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_DISABLE_DL_CACHE</name>
                            <description>program for download_dis_cache</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_DISABLE_DL_DECRYPT</name>
                            <description>program for download_dis_decrypt</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_DISABLE_DL_ENCRYPT</name>
                            <description>program for download_dis_encrypt</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_DISABLE_JTAG</name>
                            <description>program for JTAG_disable</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_ABS_DONE_1</name>
                            <description>program for abstract_done_1</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_ABS_DONE_0</name>
                            <description>program for abstract_done_0</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_DISABLE_SDIO_HOST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CONSOLE_DEBUG_DISABLE</name>
                            <description>program for console_debug_disable</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CODING_SCHEME</name>
                            <description>program for coding_scheme</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA0</name>
                    <addressOffset>0x38</addressOffset>
                    <description>EFUSE_BLK1_RDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT0</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA1</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>EFUSE_BLK1_RDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT1</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA2</name>
                    <addressOffset>0x40</addressOffset>
                    <description>EFUSE_BLK1_RDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT2</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA3</name>
                    <addressOffset>0x44</addressOffset>
                    <description>EFUSE_BLK1_RDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT3</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA4</name>
                    <addressOffset>0x48</addressOffset>
                    <description>EFUSE_BLK1_RDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT4</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA5</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>EFUSE_BLK1_RDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT5</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA6</name>
                    <addressOffset>0x50</addressOffset>
                    <description>EFUSE_BLK1_RDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT6</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_RDATA7</name>
                    <addressOffset>0x54</addressOffset>
                    <description>EFUSE_BLK1_RDATA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DOUT7</name>
                            <description>read for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA0</name>
                    <addressOffset>0x58</addressOffset>
                    <description>EFUSE_BLK2_RDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT0</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>EFUSE_BLK2_RDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT1</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA2</name>
                    <addressOffset>0x60</addressOffset>
                    <description>EFUSE_BLK2_RDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT2</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA3</name>
                    <addressOffset>0x64</addressOffset>
                    <description>EFUSE_BLK2_RDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT3</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA4</name>
                    <addressOffset>0x68</addressOffset>
                    <description>EFUSE_BLK2_RDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT4</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA5</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>EFUSE_BLK2_RDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT5</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA6</name>
                    <addressOffset>0x70</addressOffset>
                    <description>EFUSE_BLK2_RDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT6</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_RDATA7</name>
                    <addressOffset>0x74</addressOffset>
                    <description>EFUSE_BLK2_RDATA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DOUT7</name>
                            <description>read for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA0</name>
                    <addressOffset>0x78</addressOffset>
                    <description>EFUSE_BLK3_RDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT0</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA1</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>EFUSE_BLK3_RDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT1</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA2</name>
                    <addressOffset>0x80</addressOffset>
                    <description>EFUSE_BLK3_RDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT2</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA3</name>
                    <addressOffset>0x84</addressOffset>
                    <description>EFUSE_BLK3_RDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT3</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_ADC2_TP_HIGH</name>
                            <description>ADC2 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_ADC2_TP_LOW</name>
                            <description>ADC2 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_ADC1_TP_HIGH</name>
                            <description>ADC1 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_RD_ADC1_TP_LOW</name>
                            <description>ADC1 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA4</name>
                    <addressOffset>0x88</addressOffset>
                    <description>EFUSE_BLK3_RDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT4</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA5</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>EFUSE_BLK3_RDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT5</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA6</name>
                    <addressOffset>0x90</addressOffset>
                    <description>EFUSE_BLK3_RDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT6</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_RDATA7</name>
                    <addressOffset>0x94</addressOffset>
                    <description>EFUSE_BLK3_RDATA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DOUT7</name>
                            <description>read for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA0</name>
                    <addressOffset>0x98</addressOffset>
                    <description>EFUSE_BLK1_WDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN0</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA1</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>EFUSE_BLK1_WDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN1</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA2</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>EFUSE_BLK1_WDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN2</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA3</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>EFUSE_BLK1_WDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN3</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA4</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>EFUSE_BLK1_WDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN4</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA5</name>
                    <addressOffset>0xac</addressOffset>
                    <description>EFUSE_BLK1_WDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN5</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA6</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>EFUSE_BLK1_WDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN6</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK1_WDATA7</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>EFUSE_BLK1_WDATA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK1_DIN7</name>
                            <description>program for BLOCK1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA0</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>EFUSE_BLK2_WDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN0</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA1</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>EFUSE_BLK2_WDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN1</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA2</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>EFUSE_BLK2_WDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN2</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA3</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>EFUSE_BLK2_WDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN3</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA4</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>EFUSE_BLK2_WDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN4</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA5</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>EFUSE_BLK2_WDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN5</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA6</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>EFUSE_BLK2_WDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN6</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK2_WDATA7</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>EFUSE_BLK2_WDATA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK2_DIN7</name>
                            <description>program for BLOCK2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA0</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>EFUSE_BLK3_WDATA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN0</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA1</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>EFUSE_BLK3_WDATA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN1</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA2</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>EFUSE_BLK3_WDATA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN2</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA3</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>EFUSE_BLK3_WDATA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN3</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_ADC2_TP_HIGH</name>
                            <description>ADC2 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_ADC2_TP_LOW</name>
                            <description>ADC2 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_ADC1_TP_HIGH</name>
                            <description>ADC1 Two Point calibration high point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_ADC1_TP_LOW</name>
                            <description>ADC1 Two Point calibration low point. Only valid if EFUSE_RD_BLK3_PART_RESERVE </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA4</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>EFUSE_BLK3_WDATA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN4</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA5</name>
                    <addressOffset>0xec</addressOffset>
                    <description>EFUSE_BLK3_WDATA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN5</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA6</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>EFUSE_BLK3_WDATA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN6</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_BLK3_WDATA7</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>EFUSE_BLK3_WDATA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_BLK3_DIN7</name>
                            <description>program for BLOCK3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_CLK</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>EFUSE_CLK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_CLK_EN</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CLK_SEL1</name>
                            <description>efuse timing configure</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_CLK_SEL0</name>
                            <description>efuse timing configure</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_CONF</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>EFUSE_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_FORCE_NO_WR_RD_DIS</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_OP_CODE</name>
                            <description>efuse operation code</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_STATUS</name>
                    <addressOffset>0x100</addressOffset>
                    <description>EFUSE_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_DEBUG</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_CMD</name>
                    <addressOffset>0x104</addressOffset>
                    <description>EFUSE_CMD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_PGM_CMD</name>
                            <description>command for program</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_READ_CMD</name>
                            <description>command for read</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_INT_RAW</name>
                    <addressOffset>0x108</addressOffset>
                    <description>EFUSE_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_PGM_DONE_INT_RAW</name>
                            <description>program done interrupt raw status</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_READ_DONE_INT_RAW</name>
                            <description>read done interrupt raw status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_INT_ST</name>
                    <addressOffset>0x10c</addressOffset>
                    <description>EFUSE_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_PGM_DONE_INT_ST</name>
                            <description>program done interrupt status</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_READ_DONE_INT_ST</name>
                            <description>read done interrupt status</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_INT_ENA</name>
                    <addressOffset>0x110</addressOffset>
                    <description>EFUSE_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_PGM_DONE_INT_ENA</name>
                            <description>program done interrupt enable</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_READ_DONE_INT_ENA</name>
                            <description>read done interrupt enable</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_INT_CLR</name>
                    <addressOffset>0x114</addressOffset>
                    <description>EFUSE_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_PGM_DONE_INT_CLR</name>
                            <description>program done interrupt clear</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_READ_DONE_INT_CLR</name>
                            <description>read done interrupt clear</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_DAC_CONF</name>
                    <addressOffset>0x118</addressOffset>
                    <description>EFUSE_DAC_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_DAC_CLK_PAD_SEL</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>EFUSE_DAC_CLK_DIV</name>
                            <description>efuse timing configure</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_DEC_STATUS</name>
                    <addressOffset>0x11c</addressOffset>
                    <description>EFUSE_DEC_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_DEC_WARNINGS</name>
                            <description>the decode result of 3/4 coding scheme has warning</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>EFUSE_DATE</name>
                    <addressOffset>0x1fc</addressOffset>
                    <description>EFUSE_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>EFUSE_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>TIMG</name>
            <baseAddress>0x0</baseAddress>
            <registers>
                <register>
                    <name>TIMG_T0CONFIG</name>
                    <addressOffset>0x0</addressOffset>
                    <description>TIMG_T0CONFIG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_EN</name>
                            <description>When set  timer 0 time-base counter is enabled</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_INCREASE</name>
                            <description>When set  timer 0 time-base counter increment. When cleared timer 0 time-base counter decrement.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_AUTORELOAD</name>
                            <description>When set  timer 0 auto-reload at alarming is enabled</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_DIVIDER</name>
                            <description>Timer 0 clock (T0_clk) prescale value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_EDGE_INT_EN</name>
                            <description>When set  edge type interrupt will be generated during alarm</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_LEVEL_INT_EN</name>
                            <description>When set  level type interrupt will be generated during alarm</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_ALARM_EN</name>
                            <description>When set  alarm is enabled</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0LO</name>
                    <addressOffset>0x4</addressOffset>
                    <description>TIMG_T0LO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_LO</name>
                            <description>Register to store timer 0 time-base counter current value lower 32 bits.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0HI</name>
                    <addressOffset>0x8</addressOffset>
                    <description>TIMG_T0HI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_HI</name>
                            <description>Register to store timer 0 time-base counter current value higher 32 bits.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0UPDATE</name>
                    <addressOffset>0xc</addressOffset>
                    <description>TIMG_T0UPDATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_UPDATE</name>
                            <description>Write any value will trigger a timer 0 time-base counter value update (timer 0 current value will be stored in registers above)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0ALARMLO</name>
                    <addressOffset>0x10</addressOffset>
                    <description>TIMG_T0ALARMLO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_ALARM_LO</name>
                            <description>Timer 0 time-base counter value lower 32 bits that will trigger the alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0ALARMHI</name>
                    <addressOffset>0x14</addressOffset>
                    <description>TIMG_T0ALARMHI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_ALARM_HI</name>
                            <description>Timer 0 time-base counter value higher 32 bits that will trigger the alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0LOADLO</name>
                    <addressOffset>0x18</addressOffset>
                    <description>TIMG_T0LOADLO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_LOAD_LO</name>
                            <description>Lower 32 bits of the value that will load into timer 0 time-base counter</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0LOADHI</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>TIMG_T0LOADHI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_LOAD_HI</name>
                            <description>higher 32 bits of the value that will load into timer 0 time-base counter</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T0LOAD</name>
                    <addressOffset>0x20</addressOffset>
                    <description>TIMG_T0LOAD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T0_LOAD</name>
                            <description>Write any value will trigger timer 0 time-base counter reload</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1CONFIG</name>
                    <addressOffset>0x24</addressOffset>
                    <description>TIMG_T1CONFIG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_EN</name>
                            <description>When set  timer 1 time-base counter is enabled</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_INCREASE</name>
                            <description>When set  timer 1 time-base counter increment. When cleared timer 1 time-base counter decrement.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_AUTORELOAD</name>
                            <description>When set  timer 1 auto-reload at alarming is enabled</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_DIVIDER</name>
                            <description>Timer 1 clock (T1_clk) prescale value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_EDGE_INT_EN</name>
                            <description>When set  edge type interrupt will be generated during alarm</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_LEVEL_INT_EN</name>
                            <description>When set  level type interrupt will be generated during alarm</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_ALARM_EN</name>
                            <description>When set  alarm is enabled</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1LO</name>
                    <addressOffset>0x28</addressOffset>
                    <description>TIMG_T1LO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_LO</name>
                            <description>Register to store timer 1 time-base counter current value lower 32 bits.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1HI</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>TIMG_T1HI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_HI</name>
                            <description>Register to store timer 1 time-base counter current value higher 32 bits.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1UPDATE</name>
                    <addressOffset>0x30</addressOffset>
                    <description>TIMG_T1UPDATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_UPDATE</name>
                            <description>Write any value will trigger a timer 1 time-base counter value update (timer 1 current value will be stored in registers above)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1ALARMLO</name>
                    <addressOffset>0x34</addressOffset>
                    <description>TIMG_T1ALARMLO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_ALARM_LO</name>
                            <description>Timer 1 time-base counter value lower 32 bits that will trigger the alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1ALARMHI</name>
                    <addressOffset>0x38</addressOffset>
                    <description>TIMG_T1ALARMHI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_ALARM_HI</name>
                            <description>Timer 1 time-base counter value higher 32 bits that will trigger the alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1LOADLO</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>TIMG_T1LOADLO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_LOAD_LO</name>
                            <description>Lower 32 bits of the value that will load into timer 1 time-base counter</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1LOADHI</name>
                    <addressOffset>0x40</addressOffset>
                    <description>TIMG_T1LOADHI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_LOAD_HI</name>
                            <description>higher 32 bits of the value that will load into timer 1 time-base counter</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_T1LOAD</name>
                    <addressOffset>0x44</addressOffset>
                    <description>TIMG_T1LOAD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_T1_LOAD</name>
                            <description>Write any value will trigger timer 1 time-base counter reload</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTCONFIG0</name>
                    <addressOffset>0x48</addressOffset>
                    <description>TIMG_WDTCONFIG0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_EN</name>
                            <description>When set  SWDT is enabled</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_STG0</name>
                            <description>Stage 0 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_STG1</name>
                            <description>Stage 1 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_STG2</name>
                            <description>Stage 2 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_STG3</name>
                            <description>Stage 3 configuration. 0: off  1: interrupt  2: reset CPU  3: reset system</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_EDGE_INT_EN</name>
                            <description>When set  edge type interrupt generation is enabled</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_LEVEL_INT_EN</name>
                            <description>When set  level type interrupt generation is enabled</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_CPU_RESET_LENGTH</name>
                            <description>length of CPU reset selection. 0: 100ns  1: 200ns  2: 300ns  3: 400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_SYS_RESET_LENGTH</name>
                            <description>length of system reset selection. 0: 100ns  1: 200ns  2: 300ns  3: 400ns  4: 500ns  5: 800ns  6: 1.6us  7: 3.2us</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_FLASHBOOT_MOD_EN</name>
                            <description>When set  flash boot protection is enabled</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTCONFIG1</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>TIMG_WDTCONFIG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_CLK_PRESCALE</name>
                            <description>SWDT clock prescale value. Period = 12.5ns * value stored in this register</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTCONFIG2</name>
                    <addressOffset>0x50</addressOffset>
                    <description>TIMG_WDTCONFIG2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_STG0_HOLD</name>
                            <description>Stage 0 timeout value in SWDT clock cycles</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTCONFIG3</name>
                    <addressOffset>0x54</addressOffset>
                    <description>TIMG_WDTCONFIG3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_STG1_HOLD</name>
                            <description>Stage 1 timeout value in SWDT clock cycles</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTCONFIG4</name>
                    <addressOffset>0x58</addressOffset>
                    <description>TIMG_WDTCONFIG4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_STG2_HOLD</name>
                            <description>Stage 2 timeout value in SWDT clock cycles</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTCONFIG5</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>TIMG_WDTCONFIG5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_STG3_HOLD</name>
                            <description>Stage 3 timeout value in SWDT clock cycles</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTFEED</name>
                    <addressOffset>0x60</addressOffset>
                    <description>TIMG_WDTFEED</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_FEED</name>
                            <description>Write any value will feed SWDT</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_WDTWPROTECT</name>
                    <addressOffset>0x64</addressOffset>
                    <description>TIMG_WDTWPROTECT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_WDT_WKEY</name>
                            <description>If change its value from default  then write protection is on.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_RTCCALICFG</name>
                    <addressOffset>0x68</addressOffset>
                    <description>TIMG_RTCCALICFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_RTC_CALI_START</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_RTC_CALI_MAX</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>15</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_RTC_CALI_RDY</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_RTC_CALI_CLK_SEL</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_RTC_CALI_START_CYCLING</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_RTCCALICFG1</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>TIMG_RTCCALICFG1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_RTC_CALI_VALUE</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTCONFIG</name>
                    <addressOffset>0x70</addressOffset>
                    <description>TIMG_LACTCONFIG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_EN</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_INCREASE</name>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_AUTORELOAD</name>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_DIVIDER</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_EDGE_INT_EN</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_LEVEL_INT_EN</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_ALARM_EN</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_LAC_EN</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_CPST_EN</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_LACT_RTC_ONLY</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTRTC</name>
                    <addressOffset>0x74</addressOffset>
                    <description>TIMG_LACTRTC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_RTC_STEP_LEN</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>26</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTLO</name>
                    <addressOffset>0x78</addressOffset>
                    <description>TIMG_LACTLO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_LO</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTHI</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>TIMG_LACTHI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_HI</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTUPDATE</name>
                    <addressOffset>0x80</addressOffset>
                    <description>TIMG_LACTUPDATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_UPDATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTALARMLO</name>
                    <addressOffset>0x84</addressOffset>
                    <description>TIMG_LACTALARMLO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_ALARM_LO</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTALARMHI</name>
                    <addressOffset>0x88</addressOffset>
                    <description>TIMG_LACTALARMHI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_ALARM_HI</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTLOADLO</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>TIMG_LACTLOADLO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_LOAD_LO</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTLOADHI</name>
                    <addressOffset>0x90</addressOffset>
                    <description>TIMG_LACTLOADHI</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_LOAD_HI</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_LACTLOAD</name>
                    <addressOffset>0x94</addressOffset>
                    <description>TIMG_LACTLOAD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_LOAD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_INT_ENA_TIMERS</name>
                    <addressOffset>0x98</addressOffset>
                    <description>TIMG_INT_ENA_TIMERS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_INT_ENA</name>
                            <description>Interrupt when an interrupt stage timeout</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_INT_ENA</name>
                            <description>interrupt when timer1 alarm</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_INT_ENA</name>
                            <description>interrupt when timer0 alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_INT_RAW_TIMERS</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>TIMG_INT_RAW_TIMERS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_INT_RAW</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_INT_RAW</name>
                            <description>Interrupt when an interrupt stage timeout</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_INT_RAW</name>
                            <description>interrupt when timer1 alarm</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_INT_RAW</name>
                            <description>interrupt when timer0 alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_INT_ST_TIMERS</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>TIMG_INT_ST_TIMERS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_INT_ST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_INT_ST</name>
                            <description>Interrupt when an interrupt stage timeout</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_INT_ST</name>
                            <description>interrupt when timer1 alarm</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_INT_ST</name>
                            <description>interrupt when timer0 alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_INT_CLR_TIMERS</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>TIMG_INT_CLR_TIMERS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_LACT_INT_CLR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_WDT_INT_CLR</name>
                            <description>Interrupt when an interrupt stage timeout</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T1_INT_CLR</name>
                            <description>interrupt when timer1 alarm</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>TIMG_T0_INT_CLR</name>
                            <description>interrupt when timer0 alarm</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMG_NTIMERS_DATE</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>TIMG_NTIMERS_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_NTIMERS_DATE</name>
                            <description>Version of this regfile</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>TIMGCLK</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>TIMGCLK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>TIMG_CLK_EN</name>
                            <description>Force clock enable for this regfile</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>SYSCON</name>
            <baseAddress>0x3ff66000</baseAddress>
            <registers>
                <register>
                    <name>SYSCON_SYSCLK_CONF</name>
                    <addressOffset>0x0</addressOffset>
                    <description>SYSCON_SYSCLK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_QUICK_CLK_CHNG</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_RST_TICK_CNT</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_CLK_EN</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_CLK_320M_EN</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_PRE_DIV_CNT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_XTAL_TICK_CONF</name>
                    <addressOffset>0x4</addressOffset>
                    <description>SYSCON_XTAL_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_XTAL_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_PLL_TICK_CONF</name>
                    <addressOffset>0x8</addressOffset>
                    <description>SYSCON_PLL_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_PLL_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_CK8M_TICK_CONF</name>
                    <addressOffset>0xc</addressOffset>
                    <description>SYSCON_CK8M_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_CK8M_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_CTRL</name>
                    <addressOffset>0x10</addressOffset>
                    <description>SYSCON_SARADC_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_DATA_TO_I2S</name>
                            <description>1: I2S input data is from SAR ADC (for DMA)  0: I2S input data is from GPIO matrix</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_DATA_SAR_SEL</name>
                            <description>1: sar_sel will be coded by the MSB of the 16-bit output data  in this case the resolution should not be larger than 11 bits.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR2_PATT_P_CLEAR</name>
                            <description>clear the pointer of pattern table for DIG ADC2 CTRL</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR1_PATT_P_CLEAR</name>
                            <description>clear the pointer of pattern table for DIG ADC1 CTRL</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR2_PATT_LEN</name>
                            <description>0 ~ 15 means length 1 ~ 16</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR1_PATT_LEN</name>
                            <description>0 ~ 15 means length 1 ~ 16</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR_CLK_DIV</name>
                            <description>SAR clock divider</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR_CLK_GATED</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR_SEL</name>
                            <description>0: SAR1  1: SAR2  only work for single SAR mode</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_WORK_MODE</name>
                            <description>0: single mode  1: double mode  2: alternate mode</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR2_MUX</name>
                            <description>1: SAR ADC2 is controlled by DIG ADC2 CTRL  0: SAR ADC2 is controlled by PWDET CTRL</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_START</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_START_FORCE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_CTRL2</name>
                    <addressOffset>0x14</addressOffset>
                    <description>SYSCON_SARADC_CTRL2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR2_INV</name>
                            <description>1: data to DIG ADC2 CTRL is inverted  otherwise not</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_SAR1_INV</name>
                            <description>1: data to DIG ADC1 CTRL is inverted  otherwise not</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_MAX_MEAS_NUM</name>
                            <description>max conversion number</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_MEAS_NUM_LIMIT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_FSM</name>
                    <addressOffset>0x18</addressOffset>
                    <description>SYSCON_SARADC_FSM</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAMPLE_CYCLE</name>
                            <description>sample cycles</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_START_WAIT</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_STANDBY_WAIT</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SYSCON_SARADC_RSTB_WAIT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR1_PATT_TAB1</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>SYSCON_SARADC_SAR1_PATT_TAB1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR1_PATT_TAB1</name>
                            <description>item 0 ~ 3 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR1_PATT_TAB2</name>
                    <addressOffset>0x20</addressOffset>
                    <description>SYSCON_SARADC_SAR1_PATT_TAB2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR1_PATT_TAB2</name>
                            <description>Item 4 ~ 7 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR1_PATT_TAB3</name>
                    <addressOffset>0x24</addressOffset>
                    <description>SYSCON_SARADC_SAR1_PATT_TAB3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR1_PATT_TAB3</name>
                            <description>Item 8 ~ 11 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR1_PATT_TAB4</name>
                    <addressOffset>0x28</addressOffset>
                    <description>SYSCON_SARADC_SAR1_PATT_TAB4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR1_PATT_TAB4</name>
                            <description>Item 12 ~ 15 for pattern table 1 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR2_PATT_TAB1</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>SYSCON_SARADC_SAR2_PATT_TAB1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR2_PATT_TAB1</name>
                            <description>item 0 ~ 3 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR2_PATT_TAB2</name>
                    <addressOffset>0x30</addressOffset>
                    <description>SYSCON_SARADC_SAR2_PATT_TAB2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR2_PATT_TAB2</name>
                            <description>Item 4 ~ 7 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR2_PATT_TAB3</name>
                    <addressOffset>0x34</addressOffset>
                    <description>SYSCON_SARADC_SAR2_PATT_TAB3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR2_PATT_TAB3</name>
                            <description>Item 8 ~ 11 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_SARADC_SAR2_PATT_TAB4</name>
                    <addressOffset>0x38</addressOffset>
                    <description>SYSCON_SARADC_SAR2_PATT_TAB4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_SARADC_SAR2_PATT_TAB4</name>
                            <description>Item 12 ~ 15 for pattern table 2 (each item one byte)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_APLL_TICK_CONF</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>SYSCON_APLL_TICK_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_APLL_TICK_NUM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SYSCON_DATE</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>SYSCON_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SYSCON_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>FE2</name>
            <baseAddress>0x3ff45000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>UART</name>
            <baseAddress>0x3ff40000</baseAddress>
            <registers>
                <register>
                    <name>UART_INT_RAW</name>
                    <addressOffset>0x4</addressOffset>
                    <description>UART_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_AT_CMD_CHAR_DET_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver detects the configured at_cmd chars.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_CLASH_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when rs485 detects the clash between transmitter and receiver.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_FRM_ERR_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when rs485 detects the data frame error.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_PARITY_ERR_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when rs485 detects the parity error.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_DONE_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when transmitter has send all the data in fifo.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_IDLE_DONE_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when transmitter has kept the shortest duration after the  last data has been send.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_DONE_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when transmitter completes  sendding  0 after all the datas in transmitter's fifo are send.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_GLITCH_DET_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver detects the start bit.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XOFF_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver receives xon char with uart_sw_flow_con_en is set to 1.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XON_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver receives xoff char with uart_sw_flow_con_en is set to 1.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_TOUT_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_BRK_DET_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver detects the 0 after the stop bit.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_CTS_CHG_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver detects the edge change of ctsn signal.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DSR_CHG_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver detects the edge change of dsrn signal.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_OVF_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver receives more data than the fifo can store.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_FRM_ERR_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver detects data's frame error .</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_PARITY_ERR_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver detects the parity error of data.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXFIFO_EMPTY_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when the amount of data in transmitter's fifo is less than ((tx_mem_cnttxfifo_cnt) .</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_FULL_INT_RAW</name>
                            <description>This interrupt raw bit turns to high level when receiver receives more data than (rx_flow_thrhd_h3 rx_flow_thrhd).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_INT_ST</name>
                    <addressOffset>0x8</addressOffset>
                    <description>UART_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_AT_CMD_CHAR_DET_INT_ST</name>
                            <description>This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_CLASH_INT_ST</name>
                            <description>This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_FRM_ERR_INT_ST</name>
                            <description>This is the status bit for rs485_fm_err_int_raw when rs485_fm_err_int_ena is set to 1.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_PARITY_ERR_INT_ST</name>
                            <description>This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_DONE_INT_ST</name>
                            <description>This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_IDLE_DONE_INT_ST</name>
                            <description>This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_DONE_INT_ST</name>
                            <description>This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_GLITCH_DET_INT_ST</name>
                            <description>This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XOFF_INT_ST</name>
                            <description>This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XON_INT_ST</name>
                            <description>This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_TOUT_INT_ST</name>
                            <description>This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_BRK_DET_INT_ST</name>
                            <description>This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_CTS_CHG_INT_ST</name>
                            <description>This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DSR_CHG_INT_ST</name>
                            <description>This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_OVF_INT_ST</name>
                            <description>This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_FRM_ERR_INT_ST</name>
                            <description>This is the status bit for frm_err_int_raw when fm_err_int_ena is set to 1.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_PARITY_ERR_INT_ST</name>
                            <description>This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXFIFO_EMPTY_INT_ST</name>
                            <description>This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_FULL_INT_ST</name>
                            <description>This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_INT_ENA</name>
                    <addressOffset>0xc</addressOffset>
                    <description>UART_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_AT_CMD_CHAR_DET_INT_ENA</name>
                            <description>This is the enable bit for at_cmd_char_det_int_st register.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_CLASH_INT_ENA</name>
                            <description>This is the enable bit for rs485_clash_int_st register.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_FRM_ERR_INT_ENA</name>
                            <description>This is the enable bit for rs485_parity_err_int_st register.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_PARITY_ERR_INT_ENA</name>
                            <description>This is the enable bit for rs485_parity_err_int_st register.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_DONE_INT_ENA</name>
                            <description>This is the enable bit for tx_done_int_st register.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_IDLE_DONE_INT_ENA</name>
                            <description>This is the enable bit for tx_brk_idle_done_int_st register.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_DONE_INT_ENA</name>
                            <description>This is the enable bit for tx_brk_done_int_st register.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_GLITCH_DET_INT_ENA</name>
                            <description>This is the enable bit for glitch_det_int_st register.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XOFF_INT_ENA</name>
                            <description>This is the enable bit for sw_xoff_int_st register.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XON_INT_ENA</name>
                            <description>This is the enable bit for sw_xon_int_st register.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_TOUT_INT_ENA</name>
                            <description>This is the enable bit for rxfifo_tout_int_st register.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_BRK_DET_INT_ENA</name>
                            <description>This is the enable bit for brk_det_int_st register.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_CTS_CHG_INT_ENA</name>
                            <description>This is the enable bit for cts_chg_int_st register.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DSR_CHG_INT_ENA</name>
                            <description>This is the enable bit for dsr_chg_int_st register.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_OVF_INT_ENA</name>
                            <description>This is the enable bit for rxfifo_ovf_int_st register.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_FRM_ERR_INT_ENA</name>
                            <description>This is the enable bit for frm_err_int_st register.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_PARITY_ERR_INT_ENA</name>
                            <description>This is the enable bit for parity_err_int_st register.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXFIFO_EMPTY_INT_ENA</name>
                            <description>This is the enable bit for rxfifo_full_int_st register.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_FULL_INT_ENA</name>
                            <description>This is the enable bit for rxfifo_full_int_st register.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_INT_CLR</name>
                    <addressOffset>0x10</addressOffset>
                    <description>UART_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_AT_CMD_CHAR_DET_INT_CLR</name>
                            <description>Set this bit to clear the at_cmd_char_det_int_raw interrupt.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_CLASH_INT_CLR</name>
                            <description>Set this bit to clear the rs485_clash_int_raw interrupt.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_FRM_ERR_INT_CLR</name>
                            <description>Set this bit to clear the rs485_frm_err_int_raw interrupt.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_PARITY_ERR_INT_CLR</name>
                            <description>Set this bit to clear the rs485_parity_err_int_raw interrupt.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_DONE_INT_CLR</name>
                            <description>Set this bit to clear the tx_done_int_raw interrupt.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_IDLE_DONE_INT_CLR</name>
                            <description>Set this bit to clear the tx_brk_idle_done_int_raw interrupt.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_BRK_DONE_INT_CLR</name>
                            <description>Set this bit to clear the tx_brk_done_int_raw interrupt..</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_GLITCH_DET_INT_CLR</name>
                            <description>Set this bit to clear the glitch_det_int_raw interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XOFF_INT_CLR</name>
                            <description>Set this bit to clear the sw_xon_int_raw interrupt.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_XON_INT_CLR</name>
                            <description>Set this bit to clear the sw_xon_int_raw interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_TOUT_INT_CLR</name>
                            <description>Set this bit to clear the rxfifo_tout_int_raw interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_BRK_DET_INT_CLR</name>
                            <description>Set this bit to clear the brk_det_int_raw interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_CTS_CHG_INT_CLR</name>
                            <description>Set this bit to clear the cts_chg_int_raw interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DSR_CHG_INT_CLR</name>
                            <description>Set this bit to clear the dsr_chg_int_raw interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_OVF_INT_CLR</name>
                            <description>Set this bit to clear rxfifo_ovf_int_raw interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_FRM_ERR_INT_CLR</name>
                            <description>Set this bit to clear frm_err_int_raw interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_PARITY_ERR_INT_CLR</name>
                            <description>Set this bit to clear parity_err_int_raw interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXFIFO_EMPTY_INT_CLR</name>
                            <description>Set this bit to clear txfifo_empty_int_raw interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_FULL_INT_CLR</name>
                            <description>Set this bit to clear the rxfifo_full_int_raw interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_CLKDIV</name>
                    <addressOffset>0x14</addressOffset>
                    <description>UART_CLKDIV</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_CLKDIV_FRAG</name>
                            <description>The register  value is the decimal part of the frequency divider's factor.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>UART_CLKDIV</name>
                            <description>The register value is  the  integer part of the frequency divider's factor.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_AUTOBAUD</name>
                    <addressOffset>0x18</addressOffset>
                    <description>UART_AUTOBAUD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_GLITCH_FILT</name>
                            <description>when input pulse width is lower then this value igore this pulse.this register is used in autobaud detect process.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UART_AUTOBAUD_EN</name>
                            <description>This is the enable bit for detecting baudrate.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_STATUS</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>UART_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_TXD</name>
                            <description>This register represent the  level value of the internal uart rxd signal.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RTSN</name>
                            <description>This register represent the level value of the internal uart cts signal.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DTRN</name>
                            <description>The register represent the level value of the internal uart dsr signal.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_ST_UTX_OUT</name>
                            <description>This register stores the value of transmitter's finite state machine. 0:TX_IDLE  1:TX_STRT  2:TX_DAT0  3:TX_DAT1  4:TX_DAT2   5:TX_DAT3 6:TX_DAT4  7:TX_DAT5  8:TX_DAT6 9:TX_DAT7  10:TX_PRTY   11:TX_STP1  12:TX_STP2  13:TX_DL0   14:TX_DL1</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXFIFO_CNT</name>
                            <description>(tx_mem_cnt txfifo_cnt) stores the byte num of valid datas in transmitter's fifo.tx_mem_cnt stores the 3 most significant bits  txfifo_cnt stores the 8 least significant bits.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXD</name>
                            <description>This register stores the level value of the internal uart rxd signal.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_CTSN</name>
                            <description>This register stores the level value of the internal uart cts signal.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DSRN</name>
                            <description>This register stores the level value of the internal uart dsr signal.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_ST_URX_OUT</name>
                            <description>This register stores the value of receiver's finite state machine. 0:RX_IDLE  1:RX_STRT  2:RX_DAT0  3:RX_DAT1  4:RX_DAT2  5:RX_DAT3  6:RX_DAT4  7:RX_DAT5  8:RX_DAT6  9:RX_DAT7   10:RX_PRTY   11:RX_STP1  12:RX_STP2 13:RX_DL1</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_CNT</name>
                            <description>(rx_mem_cnt rxfifo_cnt) stores the byte num of valid datas in receiver's fifo. rx_mem_cnt register stores the 3 most significant bits  rxfifo_cnt stores the 8 least significant bits.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_CONF0</name>
                    <addressOffset>0x20</addressOffset>
                    <description>UART_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_TICK_REF_ALWAYS_ON</name>
                            <description>This register is used to select the clock.1.apb clock 0:ref_tick</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_ERR_WR_MASK</name>
                            <description>1.receiver stops storing data int fifo when data is wrong. 0.receiver stores the data even if the  received data is wrong.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_CLK_EN</name>
                            <description>1.force clock on for registers.support clock only when write registers</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DTR_INV</name>
                            <description>Set this bit to inverse the level value of uart dtr signal.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RTS_INV</name>
                            <description>Set this bit to inverse the level value of uart rts signal.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXD_INV</name>
                            <description>Set this bit to inverse the level value of uart txd signal.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DSR_INV</name>
                            <description>Set this bit to inverse the level value of uart dsr signal.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_CTS_INV</name>
                            <description>Set this bit to inverse the level value of uart cts signal.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXD_INV</name>
                            <description>Set this bit to inverse the level value of uart rxd signal.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXFIFO_RST</name>
                            <description>Set this bit to reset uart transmitter's fifo.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_RST</name>
                            <description>Set this bit to reset uart receiver's fifo.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_IRDA_EN</name>
                            <description>Set this bit to enable irda protocol.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_FLOW_EN</name>
                            <description>Set this bit to enable transmitter's flow control function.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_LOOPBACK</name>
                            <description>Set this bit to enable uart loopback test mode.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_IRDA_RX_INV</name>
                            <description>Set this bit to inverse the level value of irda receiver's level.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_IRDA_TX_INV</name>
                            <description>Set this bit to inverse the level value of  irda transmitter's level.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_IRDA_WCTL</name>
                            <description>1.the irda transmitter's 11th bit is the same to the 10th bit. 0.set irda transmitter's 11th bit to 0.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_IRDA_TX_EN</name>
                            <description>This is the start enable bit for irda transmitter.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_IRDA_DPLX</name>
                            <description>Set this bit to enable irda loopback mode.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXD_BRK</name>
                            <description>Set this bit to enbale transmitter to  send 0 when the process of sending data is done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_DTR</name>
                            <description>This register is used to configure the software dtr signal which is used in software flow control..</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_RTS</name>
                            <description>This register is used to configure the software rts signal which is used in software flow control.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_STOP_BIT_NUM</name>
                            <description>This register is used to set the length of  stop bit. 1:1bit  2:1.5bits  3:2bits</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>UART_BIT_NUM</name>
                            <description>This registe is used to set the length of data:  0:5bits 1:6bits 2:7bits 3:8bits</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>UART_PARITY_EN</name>
                            <description>Set this bit to enable uart parity check.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_PARITY</name>
                            <description>This register is used to configure the parity check mode.  0:even 1:odd</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_CONF1</name>
                    <addressOffset>0x24</addressOffset>
                    <description>UART_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_RX_TOUT_EN</name>
                            <description>This is the enble bit for uart receiver's timeout function.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_TOUT_THRHD</name>
                            <description>This register is used to configure the timeout value for uart receiver receiving a byte.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_FLOW_EN</name>
                            <description>This is the flow enable bit for uart receiver. 1:choose software flow control with configuring sw_rts signal</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_FLOW_THRHD</name>
                            <description>when receiver receives more data than its threshold value. receiver produce signal to tell the transmitter stop transferring data. the threshold value is (rx_flow_thrhd_h3 rx_flow_thrhd).</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>UART_TXFIFO_EMPTY_THRHD</name>
                            <description>when the data amount in transmitter fifo is less than its threshold value. it will produce txfifo_empty_int_raw interrupt. the threshold value is (tx_mem_empty_thrhd txfifo_empty_thrhd)</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                        <field>
                            <name>UART_RXFIFO_FULL_THRHD</name>
                            <description>When receiver receives more data than its threshold value.receiver will produce rxfifo_full_int_raw interrupt.the threshold value is (rx_flow_thrhd_h3 rxfifo_full_thrhd).</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>7</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_LOWPULSE</name>
                    <addressOffset>0x28</addressOffset>
                    <description>UART_LOWPULSE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_LOWPULSE_MIN_CNT</name>
                            <description>This register stores the value of the minimum duration time for the low level pulse. it is used in baudrate-detect process.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_HIGHPULSE</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>UART_HIGHPULSE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_HIGHPULSE_MIN_CNT</name>
                            <description>This register stores  the value of the maxinum duration time for the high level pulse. it is used in baudrate-detect process.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_RXD_CNT</name>
                    <addressOffset>0x30</addressOffset>
                    <description>UART_RXD_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_RXD_EDGE_CNT</name>
                            <description>This register stores the count of rxd edge change. it is used in baudrate-detect process.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_FLOW_CONF</name>
                    <addressOffset>0x34</addressOffset>
                    <description>UART_FLOW_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_SEND_XOFF</name>
                            <description>Set this bit to send xoff char. it is cleared by hardware automatically.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SEND_XON</name>
                            <description>Set this bit to send xon char. it is cleared by hardware automatically.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_FORCE_XOFF</name>
                            <description>Set this bit to set ctsn to enable the transmitter to go on sending data.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_FORCE_XON</name>
                            <description>Set this bit to clear ctsn to stop the  transmitter from sending data.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_XONOFF_DEL</name>
                            <description>Set this bit to remove flow control char from the received data.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_SW_FLOW_CON_EN</name>
                            <description>Set this bit to enable software  flow control. it is used with register sw_xon or sw_xoff .</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_SLEEP_CONF</name>
                    <addressOffset>0x38</addressOffset>
                    <description>UART_SLEEP_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_ACTIVE_THRESHOLD</name>
                            <description>When the input rxd edge changes more than this register value. the uart is active from light sleeping mode.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_SWFC_CONF</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>UART_SWFC_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_XOFF_CHAR</name>
                            <description>This register stores the xoff flow control char.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UART_XON_CHAR</name>
                            <description>This register stores the xon flow control char.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UART_XOFF_THRESHOLD</name>
                            <description>When the data amount in receiver's fifo is less than this register value. it will send a xon char with uart_sw_flow_con_en set to 1.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UART_XON_THRESHOLD</name>
                            <description>when the data amount in receiver's fifo is more than this register value. it will send a xoff char with uart_sw_flow_con_en set to 1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_IDLE_CONF</name>
                    <addressOffset>0x40</addressOffset>
                    <description>UART_IDLE_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_TX_BRK_NUM</name>
                            <description>This register is used to configure the num of 0 send after the process of sending data is done. it is active when txd_brk is set to 1.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_IDLE_NUM</name>
                            <description>This register is used to configure the duration time between transfers.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_IDLE_THRHD</name>
                            <description>when receiver takes more time than this register value to receive a byte data. it will produce frame end signal for uhci to stop receiving data.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_RS485_CONF</name>
                    <addressOffset>0x44</addressOffset>
                    <description>UART_RS485_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_RS485_TX_DLY_NUM</name>
                            <description>This register is used to delay the transmitter's internal data signal.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_RX_DLY_NUM</name>
                            <description>This register is used to delay the receiver's internal data signal.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485RXBY_TX_EN</name>
                            <description>1: enable rs485's transmitter to send data when rs485's receiver is busy. 0:rs485's transmitter should not send data when its receiver is busy.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485TX_RX_EN</name>
                            <description>Set this bit to enable loopback transmitter's output data signal to receiver's input data signal.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DL1_EN</name>
                            <description>Set this bit to delay the stop bit by 1 bit.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_DL0_EN</name>
                            <description>Set this bit to delay the stop bit by 1 bit.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UART_RS485_EN</name>
                            <description>Set this bit to choose rs485 mode.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_AT_CMD_PRECNT</name>
                    <addressOffset>0x48</addressOffset>
                    <description>UART_AT_CMD_PRECNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_PRE_IDLE_NUM</name>
                            <description>This register is used to configure the idle duration time before the first at_cmd is received by receiver. when the the duration is less than this register value it will not take the next data received as at_cmd char.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_AT_CMD_POSTCNT</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>UART_AT_CMD_POSTCNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_POST_IDLE_NUM</name>
                            <description>This register is used to configure the duration time between the last at_cmd and the next data. when the duration is less than this register value  it will not take the previous data as at_cmd char.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_AT_CMD_GAPTOUT</name>
                    <addressOffset>0x50</addressOffset>
                    <description>UART_AT_CMD_GAPTOUT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_RX_GAP_TOUT</name>
                            <description>This register is used to configure the duration time between the at_cmd chars. when the duration time is less than this register value it will not take the datas as continous at_cmd chars.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_AT_CMD_CHAR</name>
                    <addressOffset>0x54</addressOffset>
                    <description>UART_AT_CMD_CHAR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_CHAR_NUM</name>
                            <description>This register is used to configure the num of continous at_cmd chars received by receiver.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UART_AT_CMD_CHAR</name>
                            <description>This register is used to configure the content of at_cmd char.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_MEM_CONF</name>
                    <addressOffset>0x58</addressOffset>
                    <description>UART_MEM_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_TX_MEM_EMPTY_THRHD</name>
                            <description>refer to txfifo_empty_thrhd 's describtion.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_MEM_FULL_THRHD</name>
                            <description>refer to the rxfifo_full_thrhd's describtion.</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UART_XOFF_THRESHOLD_H2</name>
                            <description>refer to the uart_xoff_threshold's describtion.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>UART_XON_THRESHOLD_H2</name>
                            <description>refer to the uart_xon_threshold's describtion.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_TOUT_THRHD_H3</name>
                            <description>refer to the rx_tout_thrhd's describtion.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_FLOW_THRHD_H3</name>
                            <description>refer to the rx_flow_thrhd's describtion.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UART_TX_SIZE</name>
                            <description>This register is used to configure the amount of mem allocated to transmitter's fifo.the default byte num is 128.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_SIZE</name>
                            <description>This register is used to configure the amount of mem allocated to receiver's fifo. the default byte num is 128.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>UART_MEM_PD</name>
                            <description>Set this bit to power down mem.when reg_mem_pd registers in the 3 uarts are all set to 1  mem will enter low power mode.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_MEM_TX_STATUS</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>UART_MEM_TX_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_MEM_TX_STATUS</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_MEM_RX_STATUS</name>
                    <addressOffset>0x60</addressOffset>
                    <description>UART_MEM_RX_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_MEM_RX_STATUS</name>
                            <description>This register stores the current uart rx mem read address  and rx mem write address </description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>24</bitWidth>
                        </field>
                        <field>
                            <name>UART_MEM_RX_RD_ADDR</name>
                            <description>This register stores the rx mem read address </description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>UART_MEM_RX_WR_ADDR</name>
                            <description>This register stores the rx mem write address </description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_MEM_CNT_STATUS</name>
                    <addressOffset>0x64</addressOffset>
                    <description>UART_MEM_CNT_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_TX_MEM_CNT</name>
                            <description>refer to the txfifo_cnt's describtion.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UART_RX_MEM_CNT</name>
                            <description>refer to the rxfifo_cnt's describtion.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_POSPULSE</name>
                    <addressOffset>0x68</addressOffset>
                    <description>UART_POSPULSE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_POSEDGE_MIN_CNT</name>
                            <description>This register stores the count of rxd posedge edge. it is used in boudrate-detect process.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_NEGPULSE</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>UART_NEGPULSE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_NEGEDGE_MIN_CNT</name>
                            <description>This register stores the count of rxd negedge edge. it is used in boudrate-detect process.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_DATE</name>
                    <addressOffset>0x78</addressOffset>
                    <description>UART_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UART_ID</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>UART_ID</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UART_ID</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>I2C</name>
            <baseAddress>0x0</baseAddress>
            <registers>
                <register>
                    <name>I2C_SCL_LOW_PERIOD</name>
                    <addressOffset>0x0</addressOffset>
                    <description>I2C_SCL_LOW_PERIOD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_LOW_PERIOD</name>
                            <description>This register is used to configure the  low level width of SCL clock.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_CTR</name>
                    <addressOffset>0x4</addressOffset>
                    <description>I2C_CTR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_CLK_EN</name>
                            <description>This is the clock gating control bit for reading or writing registers.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RX_LSB_FIRST</name>
                            <description>This bit is used to control the storage mode for received datas. 1: receive data from most significant bit    0: receive data from least significant bit</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TX_LSB_FIRST</name>
                            <description>This bit is used to control the sending mode for  data need to be send. 1: receive data from most significant bit    0: receive data from least significant bit</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_START</name>
                            <description>Set this bit to start sending data in txfifo.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_MS_MODE</name>
                            <description>Set this bit to configure the module as i2c master  clear this bit to configure the module as i2c slave.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SAMPLE_SCL_LEVEL</name>
                            <description>Set this bit to sample data in SCL low level. clear this bit to sample data in SCL high level.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SCL_FORCE_OUT</name>
                            <description>1: normally ouput scl clock  0: exchange the function of scl_o and scl_oe (scl_o is the original internal output scl signal  scl_oe is the enable bit for the internal output scl signal)</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SDA_FORCE_OUT</name>
                            <description>1: normally ouput sda data   0: exchange the function of sda_o and sda_oe (sda_o is the original internal output sda signal sda_oe is the enable bit for the internal output sda signal)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SR</name>
                    <addressOffset>0x8</addressOffset>
                    <description>I2C_SR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_STATE_LAST</name>
                            <description>This register stores the value of state machine to produce SCL. 3'h0: SCL_IDLE  3'h1:SCL_START   3'h2:SCL_LOW_EDGE  3'h3: SCL_LOW   3'h4:SCL_HIGH_EDGE   3'h5:SCL_HIGH  3'h6:SCL_STOP</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SCL_MAIN_STATE_LAST</name>
                            <description>This register stores the value of state machine for i2c module.  3'h0: SCL_MAIN_IDLE  3'h1: SCL_ADDRESS_SHIFT 3'h2: SCL_ACK_ADDRESS  3'h3: SCL_RX_DATA  3'h4 SCL_TX_DATA  3'h5:SCL_SEND_ACK 3'h6:SCL_WAIT_ACK</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TXFIFO_CNT</name>
                            <description>This register stores the amount of received data  in ram.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_CNT</name>
                            <description>This register represent the amount of data need to send.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2C_BYTE_TRANS</name>
                            <description>This register changes to high level when one byte is transferred.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SLAVE_ADDRESSED</name>
                            <description>when configured as i2c slave  and the address send by master is equal to slave's address  then this bit will be high level.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_BUS_BUSY</name>
                            <description>1:I2C bus is busy transferring data. 0:I2C bus is in idle state.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ARB_LOST</name>
                            <description>when I2C lost control of SDA line  this register changes to high level.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TIME_OUT</name>
                            <description>when I2C takes more than time_out_reg clocks to receive a data then this register changes to high level.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SLAVE_RW</name>
                            <description>when in slave mode  1: master read slave  0: master write slave.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ACK_REC</name>
                            <description>This register stores the value of ACK bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_TO</name>
                    <addressOffset>0xc</addressOffset>
                    <description>I2C_TO</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_TIME_OUT_REG</name>
                            <description>This register is used to configure the max clock number of receiving  a data.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SLAVE_ADDR</name>
                    <addressOffset>0x10</addressOffset>
                    <description>I2C_SLAVE_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_ADDR_10BIT_EN</name>
                            <description>This register is used to enable slave 10bit address mode.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SLAVE_ADDR</name>
                            <description>when configured as i2c slave  this register is used to configure slave's address.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>15</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_RXFIFO_ST</name>
                    <addressOffset>0x14</addressOffset>
                    <description>I2C_RXFIFO_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_TXFIFO_END_ADDR</name>
                            <description>This is the offset address of the last  sending data as described in nonfifo_tx_thres register.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TXFIFO_START_ADDR</name>
                            <description>This is the offset address of the first  sending data as described in nonfifo_tx_thres register.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_END_ADDR</name>
                            <description>This is the offset address of the first receiving data as described in nonfifo_rx_thres_register.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_START_ADDR</name>
                            <description>This is the offset address of the last receiving data as described in nonfifo_rx_thres_register.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_FIFO_CONF</name>
                    <addressOffset>0x18</addressOffset>
                    <description>I2C_FIFO_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_NONFIFO_TX_THRES</name>
                            <description>when I2C sends more than nonfifo_tx_thres data  it will produce tx_send_empty_int_raw interrupt and update the current offset address of the sending data.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2C_NONFIFO_RX_THRES</name>
                            <description>when I2C receives more than nonfifo_rx_thres data  it will produce rx_send_full_int_raw interrupt and update the current offset address of the receiving data.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>6</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TX_FIFO_RST</name>
                            <description>Set this bit to reset tx fifo when using apb fifo access.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RX_FIFO_RST</name>
                            <description>Set this bit to reset rx fifo when using apb fifo access.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_FIFO_ADDR_CFG_EN</name>
                            <description>When this bit is set to 1 then the byte after address represent the offset address of I2C Slave's ram.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_NONFIFO_EN</name>
                            <description>Set this bit to enble apb nonfifo access.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TXFIFO_EMPTY_THRHD</name>
                            <description>Config txfifo empty threhd value when using apb fifo access</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_FULL_THRHD</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_DATA</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>I2C_DATA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_FIFO_RDATA</name>
                            <description>The register represent the byte  data read from rxfifo when use apb fifo access</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_INT_RAW</name>
                    <addressOffset>0x20</addressOffset>
                    <description>I2C_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_TX_SEND_EMPTY_INT_RAW</name>
                            <description>The raw interrupt status bit for tx_send_empty_int interrupt.when I2C sends more data than nonfifo_tx_thres  it will produce tx_send_empty_int interrupt..</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RX_REC_FULL_INT_RAW</name>
                            <description>The raw interrupt status bit for rx_rec_full_int interrupt. when I2C receives more data  than nonfifo_rx_thres  it will produce rx_rec_full_int interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ACK_ERR_INT_RAW</name>
                            <description>The raw interrupt status bit for ack_err_int interrupt. when I2C receives a wrong ACK bit  it will produce ack_err_int interrupt..</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_START_INT_RAW</name>
                            <description>The raw interrupt status bit for trans_start_int interrupt. when I2C sends the START bit it will produce trans_start_int interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TIME_OUT_INT_RAW</name>
                            <description>The raw interrupt status bit for time_out_int interrupt. when I2C takes a lot of time to receive a data  it will produce  time_out_int interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_COMPLETE_INT_RAW</name>
                            <description>The raw interrupt status bit for trans_complete_int interrupt. when I2C Master finished STOP command  it will produce trans_complete_int interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_MASTER_TRAN_COMP_INT_RAW</name>
                            <description>The raw interrupt status bit for master_tra_comp_int interrupt. when I2C Master sends or receives a byte it will produce master_tran_comp_int interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ARBITRATION_LOST_INT_RAW</name>
                            <description>The raw interrupt status bit for arbitration_lost_int interrupt.when I2C lost the usage right of I2C BUS it will produce arbitration_lost_int interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SLAVE_TRAN_COMP_INT_RAW</name>
                            <description>The raw interrupt status bit for slave_tran_comp_int interrupt. when I2C Slave detectsthe STOP bit  it will produce slave_tran_comp_int interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_END_DETECT_INT_RAW</name>
                            <description>The raw interrupt status bit for end_detect_int interrupt. when I2C deals with  the END command  it will produce end_detect_int interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_OVF_INT_RAW</name>
                            <description>The raw interrupt status bit for receiving data overflow when use apb fifo access.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TXFIFO_EMPTY_INT_RAW</name>
                            <description>The raw interrupt status bit for txfifo empty when use apb fifo access.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_FULL_INT_RAW</name>
                            <description>The raw interrupt status bit for rxfifo full when use apb fifo access.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_INT_CLR</name>
                    <addressOffset>0x24</addressOffset>
                    <description>I2C_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_TX_SEND_EMPTY_INT_CLR</name>
                            <description>Set this bit to clear the tx_send_empty_int interrupt.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RX_REC_FULL_INT_CLR</name>
                            <description>Set this bit to clear the rx_rec_full_int interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ACK_ERR_INT_CLR</name>
                            <description>Set this bit to clear the ack_err_int interrupt.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_START_INT_CLR</name>
                            <description>Set this bit to clear the trans_start_int interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TIME_OUT_INT_CLR</name>
                            <description>Set this bit to clear the time_out_int interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_COMPLETE_INT_CLR</name>
                            <description>Set this bit to clear the trans_complete_int interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_MASTER_TRAN_COMP_INT_CLR</name>
                            <description>Set this bit to clear the master_tran_comp interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ARBITRATION_LOST_INT_CLR</name>
                            <description>Set this bit to clear the arbitration_lost_int interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SLAVE_TRAN_COMP_INT_CLR</name>
                            <description>Set this bit to clear the slave_tran_comp_int interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_END_DETECT_INT_CLR</name>
                            <description>Set this bit to clear the end_detect_int interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_OVF_INT_CLR</name>
                            <description>Set this bit to clear the rxfifo_ovf_int interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TXFIFO_EMPTY_INT_CLR</name>
                            <description>Set this bit to clear the txfifo_empty_int interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_FULL_INT_CLR</name>
                            <description>Set this bit to clear the rxfifo_full_int interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_INT_ENA</name>
                    <addressOffset>0x28</addressOffset>
                    <description>I2C_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_TX_SEND_EMPTY_INT_ENA</name>
                            <description>The enable bit for tx_send_empty_int interrupt.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RX_REC_FULL_INT_ENA</name>
                            <description>The enable bit for rx_rec_full_int interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ACK_ERR_INT_ENA</name>
                            <description>The enable bit for ack_err_int interrupt.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_START_INT_ENA</name>
                            <description>The enable bit for trans_start_int interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TIME_OUT_INT_ENA</name>
                            <description>The enable bit for time_out_int interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_COMPLETE_INT_ENA</name>
                            <description>The enable bit for trans_complete_int interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_MASTER_TRAN_COMP_INT_ENA</name>
                            <description>The enable bit for master_tran_comp_int interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ARBITRATION_LOST_INT_ENA</name>
                            <description>The enable bit for arbitration_lost_int interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SLAVE_TRAN_COMP_INT_ENA</name>
                            <description>The enable bit for slave_tran_comp_int interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_END_DETECT_INT_ENA</name>
                            <description>The enable bit for end_detect_int interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_OVF_INT_ENA</name>
                            <description>The enable bit for rxfifo_ovf_int interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TXFIFO_EMPTY_INT_ENA</name>
                            <description>The enable bit for txfifo_empty_int interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_FULL_INT_ENA</name>
                            <description>The enable bit for rxfifo_full_int interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_INT_STATUS</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>I2C_INT_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_TX_SEND_EMPTY_INT_ST</name>
                            <description>The masked interrupt status for tx_send_empty_int interrupt.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RX_REC_FULL_INT_ST</name>
                            <description>The masked interrupt status for rx_rec_full_int interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ACK_ERR_INT_ST</name>
                            <description>The masked interrupt status for ack_err_int interrupt.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_START_INT_ST</name>
                            <description>The masked interrupt status for trans_start_int interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TIME_OUT_INT_ST</name>
                            <description>The masked interrupt status for time_out_int interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TRANS_COMPLETE_INT_ST</name>
                            <description>The masked interrupt status for trans_complete_int interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_MASTER_TRAN_COMP_INT_ST</name>
                            <description>The masked interrupt status for master_tran_comp_int interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_ARBITRATION_LOST_INT_ST</name>
                            <description>The masked interrupt status for arbitration_lost_int interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SLAVE_TRAN_COMP_INT_ST</name>
                            <description>The masked interrupt status for slave_tran_comp_int interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_END_DETECT_INT_ST</name>
                            <description>The masked interrupt status for end_detect_int interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_OVF_INT_ST</name>
                            <description>The masked interrupt status for rxfifo_ovf_int interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_TXFIFO_EMPTY_INT_ST</name>
                            <description>The masked interrupt status for txfifo_empty_int interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_RXFIFO_FULL_INT_ST</name>
                            <description>The masked interrupt status for rxfifo_full_int interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SDA_HOLD</name>
                    <addressOffset>0x30</addressOffset>
                    <description>I2C_SDA_HOLD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SDA_HOLD_TIME</name>
                            <description>This register is used to configure the clock num I2C used to hold the data after the negedge of SCL.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SDA_SAMPLE</name>
                    <addressOffset>0x34</addressOffset>
                    <description>I2C_SDA_SAMPLE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SDA_SAMPLE_TIME</name>
                            <description>This register is used to configure the clock num I2C used to sample data on SDA after the posedge of SCL</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SCL_HIGH_PERIOD</name>
                    <addressOffset>0x38</addressOffset>
                    <description>I2C_SCL_HIGH_PERIOD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_HIGH_PERIOD</name>
                            <description>This register is used to configure the clock num during SCL is low level.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SCL_START_HOLD</name>
                    <addressOffset>0x40</addressOffset>
                    <description>I2C_SCL_START_HOLD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_START_HOLD_TIME</name>
                            <description>This register is used to configure the clock num between the negedge of SDA and negedge of SCL for start mark.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SCL_RSTART_SETUP</name>
                    <addressOffset>0x44</addressOffset>
                    <description>I2C_SCL_RSTART_SETUP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_RSTART_SETUP_TIME</name>
                            <description>This register is used to configure the clock num between the posedge of SCL and the negedge of SDA for restart mark.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SCL_STOP_HOLD</name>
                    <addressOffset>0x48</addressOffset>
                    <description>I2C_SCL_STOP_HOLD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_STOP_HOLD_TIME</name>
                            <description>This register is used to configure the clock num after the STOP bit's posedge.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SCL_STOP_SETUP</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>I2C_SCL_STOP_SETUP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_STOP_SETUP_TIME</name>
                            <description>This register is used to configure the clock num between the posedge of SCL and the posedge of SDA.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SCL_FILTER_CFG</name>
                    <addressOffset>0x50</addressOffset>
                    <description>I2C_SCL_FILTER_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SCL_FILTER_EN</name>
                            <description>This is the filter enable bit for SCL.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SCL_FILTER_THRES</name>
                            <description>When input SCL's pulse width is smaller than this register value  I2C ignores this pulse.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_SDA_FILTER_CFG</name>
                    <addressOffset>0x54</addressOffset>
                    <description>I2C_SDA_FILTER_CFG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_SDA_FILTER_EN</name>
                            <description>This is the filter enable bit for SDA.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_SDA_FILTER_THRES</name>
                            <description>When input SCL's pulse width is smaller than this register value  I2C ignores this pulse.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD0</name>
                    <addressOffset>0x58</addressOffset>
                    <description>I2C_COMD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND0_DONE</name>
                            <description>When command0 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND0</name>
                            <description>This is the content of command0. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>I2C_COMD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND1_DONE</name>
                            <description>When command1 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND1</name>
                            <description>This is the content of command1. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD2</name>
                    <addressOffset>0x60</addressOffset>
                    <description>I2C_COMD2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND2_DONE</name>
                            <description>When command2 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND2</name>
                            <description>This is the content of command2. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD3</name>
                    <addressOffset>0x64</addressOffset>
                    <description>I2C_COMD3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND3_DONE</name>
                            <description>When command3 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND3</name>
                            <description>This is the content of command3. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD4</name>
                    <addressOffset>0x68</addressOffset>
                    <description>I2C_COMD4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND4_DONE</name>
                            <description>When command4 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND4</name>
                            <description>This is the content of command4. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD5</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>I2C_COMD5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND5_DONE</name>
                            <description>When command5 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND5</name>
                            <description>This is the content of command5. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD6</name>
                    <addressOffset>0x70</addressOffset>
                    <description>I2C_COMD6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND6_DONE</name>
                            <description>When command6 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND6</name>
                            <description>This is the content of command6. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD7</name>
                    <addressOffset>0x74</addressOffset>
                    <description>I2C_COMD7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND7_DONE</name>
                            <description>When command7 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND7</name>
                            <description>This is the content of command7. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD8</name>
                    <addressOffset>0x78</addressOffset>
                    <description>I2C_COMD8</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND8_DONE</name>
                            <description>When command8 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND8</name>
                            <description>This is the content of command8. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD9</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>I2C_COMD9</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND9_DONE</name>
                            <description>When command9 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND9</name>
                            <description>This is the content of command9. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD10</name>
                    <addressOffset>0x80</addressOffset>
                    <description>I2C_COMD10</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND10_DONE</name>
                            <description>When command10 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND10</name>
                            <description>This is the content of command10. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD11</name>
                    <addressOffset>0x84</addressOffset>
                    <description>I2C_COMD11</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND11_DONE</name>
                            <description>When command11 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND11</name>
                            <description>This is the content of command11. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD12</name>
                    <addressOffset>0x88</addressOffset>
                    <description>I2C_COMD12</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND12_DONE</name>
                            <description>When command12 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND12</name>
                            <description>This is the content of command12. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD13</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>I2C_COMD13</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND13_DONE</name>
                            <description>When command13 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND13</name>
                            <description>This is the content of command13. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD14</name>
                    <addressOffset>0x90</addressOffset>
                    <description>I2C_COMD14</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND14_DONE</name>
                            <description>When command14 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND14</name>
                            <description>This is the content of command14. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_COMD15</name>
                    <addressOffset>0x94</addressOffset>
                    <description>I2C_COMD15</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_COMMAND15_DONE</name>
                            <description>When command15 is done in I2C Master mode  this bit changes to high level.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>I2C_COMMAND15</name>
                            <description>This is the content of command15. It consists of three part. op_code is the command  0: RSTART   1: WRITE  2: READ  3: STOP . 4:END.  Byte_num represent the number of data need to be send or data need to be received. ack_check_en  ack_exp and ack value are used to control  the ack bit.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>14</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>I2C_DATE</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>I2C_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>I2C_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>PCNT</name>
            <baseAddress>0x3ff57000</baseAddress>
            <registers>
                <register>
                    <name>PCNT_U0_CONF0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>PCNT_U0_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U0</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U0</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U0</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit0. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U0</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit0. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U0</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U0</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit0. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U0</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit0. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U0</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit0. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U0</name>
                            <description>This is the enable bit for  comparing  unit0's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U0</name>
                            <description>This is the enable bit for comparing unit0's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U0</name>
                            <description>This is the enable bit for comparing unit0's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U0</name>
                            <description>This is the enable bit for  comparing unit0's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U0</name>
                            <description>This is the enable bit for comparing unit0's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U0</name>
                            <description>This is the enable bit for filtering input signals for unit0.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U0</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U0_CONF1</name>
                    <addressOffset>0x4</addressOffset>
                    <description>PCNT_U0_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U0</name>
                            <description>This register is used to configure  thres1 value for unit0.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U0</name>
                            <description>This register is used to configure thres0 value for unit0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U0_CONF2</name>
                    <addressOffset>0x8</addressOffset>
                    <description>PCNT_U0_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U0</name>
                            <description>This register is used to confiugre thr_l_lim value for unit0.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U0</name>
                            <description>This register is used to configure thr_h_lim value for unit0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U1_CONF0</name>
                    <addressOffset>0xc</addressOffset>
                    <description>PCNT_U1_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U1</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit1. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U1</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit1. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U1</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit1. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U1</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit1. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U1</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit1. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U1</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit1. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U1</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit1. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U1</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit1. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U1</name>
                            <description>This is the enable bit for  comparing  unit1's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U1</name>
                            <description>This is the enable bit for comparing unit1's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U1</name>
                            <description>This is the enable bit for comparing unit1's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U1</name>
                            <description>This is the enable bit for  comparing unit1's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U1</name>
                            <description>This is the enable bit for comparing unit1's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U1</name>
                            <description>This is the enable bit for filtering input signals for unit1.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U1</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U1_CONF1</name>
                    <addressOffset>0x10</addressOffset>
                    <description>PCNT_U1_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U1</name>
                            <description>This register is used to configure  thres1 value for unit1.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U1</name>
                            <description>This register is used to configure thres0 value for unit1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U1_CONF2</name>
                    <addressOffset>0x14</addressOffset>
                    <description>PCNT_U1_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U1</name>
                            <description>This register is used to confiugre thr_l_lim value for unit1.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U1</name>
                            <description>This register is used to configure thr_h_lim value for unit1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U2_CONF0</name>
                    <addressOffset>0x18</addressOffset>
                    <description>PCNT_U2_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U2</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit2. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U2</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit2. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U2</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit2. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U2</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit2. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U2</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit2. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U2</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit2. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U2</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit2. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U2</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit2. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U2</name>
                            <description>This is the enable bit for  comparing  unit2's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U2</name>
                            <description>This is the enable bit for comparing unit2's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U2</name>
                            <description>This is the enable bit for comparing unit2's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U2</name>
                            <description>This is the enable bit for  comparing unit2's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U2</name>
                            <description>This is the enable bit for comparing unit2's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U2</name>
                            <description>This is the enable bit for filtering input signals for unit2.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U2</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U2_CONF1</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>PCNT_U2_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U2</name>
                            <description>This register is used to configure  thres1 value for unit2.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U2</name>
                            <description>This register is used to configure thres0 value for unit2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U2_CONF2</name>
                    <addressOffset>0x20</addressOffset>
                    <description>PCNT_U2_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U2</name>
                            <description>This register is used to confiugre thr_l_lim value for unit2.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U2</name>
                            <description>This register is used to configure thr_h_lim value for unit2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U3_CONF0</name>
                    <addressOffset>0x24</addressOffset>
                    <description>PCNT_U3_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U3</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit3. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U3</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit3. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U3</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit3. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U3</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit3. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U3</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit3. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U3</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit3. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U3</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit3. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U3</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit3. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U3</name>
                            <description>This is the enable bit for  comparing  unit3's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U3</name>
                            <description>This is the enable bit for comparing unit3's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U3</name>
                            <description>This is the enable bit for comparing unit3's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U3</name>
                            <description>This is the enable bit for  comparing unit3's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U3</name>
                            <description>This is the enable bit for comparing unit3's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U3</name>
                            <description>This is the enable bit for filtering input signals for unit3.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U3</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U3_CONF1</name>
                    <addressOffset>0x28</addressOffset>
                    <description>PCNT_U3_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U3</name>
                            <description>This register is used to configure  thres1 value for unit3.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U3</name>
                            <description>This register is used to configure thres0 value for unit3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U3_CONF2</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>PCNT_U3_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U3</name>
                            <description>This register is used to confiugre thr_l_lim value for unit3.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U3</name>
                            <description>This register is used to configure thr_h_lim value for unit3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U4_CONF0</name>
                    <addressOffset>0x30</addressOffset>
                    <description>PCNT_U4_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U4</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit4. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U4</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit4. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U4</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit4. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U4</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit4. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U4</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit4. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U4</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit4. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U4</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit4. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U4</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit4. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U4</name>
                            <description>This is the enable bit for  comparing  unit4's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U4</name>
                            <description>This is the enable bit for comparing unit4's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U4</name>
                            <description>This is the enable bit for comparing unit4's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U4</name>
                            <description>This is the enable bit for  comparing unit4's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U4</name>
                            <description>This is the enable bit for comparing unit4's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U4</name>
                            <description>This is the enable bit for filtering input signals for unit4.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U4</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U4_CONF1</name>
                    <addressOffset>0x34</addressOffset>
                    <description>PCNT_U4_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U4</name>
                            <description>This register is used to configure  thres1 value for unit4.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U4</name>
                            <description>This register is used to configure thres0 value for unit4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U4_CONF2</name>
                    <addressOffset>0x38</addressOffset>
                    <description>PCNT_U4_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U4</name>
                            <description>This register is used to confiugre thr_l_lim value for unit4.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U4</name>
                            <description>This register is used to configure thr_h_lim value for unit4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U5_CONF0</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>PCNT_U5_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U5</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit5. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U5</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit5. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U5</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit5. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U5</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit5. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U5</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit5. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U5</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit5. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U5</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit5. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U5</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit5. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U5</name>
                            <description>This is the enable bit for  comparing  unit5's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U5</name>
                            <description>This is the enable bit for comparing unit5's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U5</name>
                            <description>This is the enable bit for comparing unit5's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U5</name>
                            <description>This is the enable bit for  comparing unit5's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U5</name>
                            <description>This is the enable bit for comparing unit5's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U5</name>
                            <description>This is the enable bit for filtering input signals for unit5.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U5</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U5_CONF1</name>
                    <addressOffset>0x40</addressOffset>
                    <description>PCNT_U5_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U5</name>
                            <description>This register is used to configure  thres1 value for unit5.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U5</name>
                            <description>This register is used to configure thres0 value for unit5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U5_CONF2</name>
                    <addressOffset>0x44</addressOffset>
                    <description>PCNT_U5_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U5</name>
                            <description>This register is used to confiugre thr_l_lim value for unit5.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U5</name>
                            <description>This register is used to configure thr_h_lim value for unit5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U6_CONF0</name>
                    <addressOffset>0x48</addressOffset>
                    <description>PCNT_U6_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U6</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit6. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U6</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit6. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U6</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit6. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U6</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit6. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U6</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit6. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U6</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit6. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U6</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit6. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U6</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit6. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U6</name>
                            <description>This is the enable bit for  comparing  unit6's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U6</name>
                            <description>This is the enable bit for comparing unit6's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U6</name>
                            <description>This is the enable bit for comparing unit6's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U6</name>
                            <description>This is the enable bit for  comparing unit6's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U6</name>
                            <description>This is the enable bit for comparing unit6's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U6</name>
                            <description>This is the enable bit for filtering input signals for unit6.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U6</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U6_CONF1</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>PCNT_U6_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U6</name>
                            <description>This register is used to configure  thres1 value for unit6.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U6</name>
                            <description>This register is used to configure thres0 value for unit6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U6_CONF2</name>
                    <addressOffset>0x50</addressOffset>
                    <description>PCNT_U6_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U6</name>
                            <description>This register is used to confiugre thr_l_lim value for unit6.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U6</name>
                            <description>This register is used to configure thr_h_lim value for unit6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U7_CONF0</name>
                    <addressOffset>0x54</addressOffset>
                    <description>PCNT_U7_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CH1_LCTRL_MODE_U7</name>
                            <description>This register is used to control the mode of channel1's low control signal for unit7. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_HCTRL_MODE_U7</name>
                            <description>This register is used to control the mode of channel1's high control signal for unit7. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_POS_MODE_U7</name>
                            <description>This register is used to control the mode of channel1's input posedge signal for unit7. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH1_NEG_MODE_U7</name>
                            <description>This register is used to control the mode of channel1's input negedge signal for unit7. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_LCTRL_MODE_U7</name>
                            <description>This register is used to control the mode of channel0's low control signal for unit7. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_HCTRL_MODE_U7</name>
                            <description>This register is used to control the mode of channel0's high control signal for unit7. 2'd0:increase when control signal is low   2'd1: decrease when control signal is high   others:forbidden</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_POS_MODE_U7</name>
                            <description>This register is used to control the mode of channel0's input posedge signal for unit7. 2'd1: increase at the posedge of input signal    2'd2:decrease at the posedge of input signal    others:forbidden</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CH0_NEG_MODE_U7</name>
                            <description>This register is used to control the mode of channel0's input negedge signal for unit7. 2'd1: increase at the negedge of input signal    2'd2:decrease at the negedge of input signal    others:forbidden</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES1_EN_U7</name>
                            <description>This is the enable bit for  comparing  unit7's count with thres1 value .</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_THRES0_EN_U7</name>
                            <description>This is the enable bit for comparing unit7's count with  thres0 value.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_L_LIM_EN_U7</name>
                            <description>This is the enable bit for comparing unit7's count with thr_l_lim  value.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_H_LIM_EN_U7</name>
                            <description>This is the enable bit for  comparing unit7's count with thr_h_lim value.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_THR_ZERO_EN_U7</name>
                            <description>This is the enable bit for comparing unit7's count with 0 value.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_EN_U7</name>
                            <description>This is the enable bit for filtering input signals for unit7.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_FILTER_THRES_U7</name>
                            <description>This register is used to filter pluse whose width is smaller than this value for unit7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U7_CONF1</name>
                    <addressOffset>0x58</addressOffset>
                    <description>PCNT_U7_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THRES1_U7</name>
                            <description>This register is used to configure  thres1 value for unit7.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THRES0_U7</name>
                            <description>This register is used to configure thres0 value for unit7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U7_CONF2</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>PCNT_U7_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_L_LIM_U7</name>
                            <description>This register is used to confiugre thr_l_lim value for unit7.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_H_LIM_U7</name>
                            <description>This register is used to configure thr_h_lim value for unit7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U0_CNT</name>
                    <addressOffset>0x60</addressOffset>
                    <description>PCNT_U0_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U0</name>
                            <description>This register stores the current pulse count value for unit0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U1_CNT</name>
                    <addressOffset>0x64</addressOffset>
                    <description>PCNT_U1_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U1</name>
                            <description>This register stores the current pulse count value for unit1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U2_CNT</name>
                    <addressOffset>0x68</addressOffset>
                    <description>PCNT_U2_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U2</name>
                            <description>This register stores the current pulse count value for unit2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U3_CNT</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>PCNT_U3_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U3</name>
                            <description>This register stores the current pulse count value for unit3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U4_CNT</name>
                    <addressOffset>0x70</addressOffset>
                    <description>PCNT_U4_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U4</name>
                            <description>This register stores the current pulse count value for unit4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U5_CNT</name>
                    <addressOffset>0x74</addressOffset>
                    <description>PCNT_U5_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U5</name>
                            <description>This register stores the current pulse count value for unit5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U6_CNT</name>
                    <addressOffset>0x78</addressOffset>
                    <description>PCNT_U6_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U6</name>
                            <description>This register stores the current pulse count value for unit6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U7_CNT</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>PCNT_U7_CNT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_PLUS_CNT_U7</name>
                            <description>This register stores the current pulse count value for unit7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_INT_RAW</name>
                    <addressOffset>0x80</addressOffset>
                    <description>PCNT_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U7_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel7 event.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U6_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel6 event.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U5_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel5 event.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U4_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel4 event.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U3_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel3 event.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U2_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel2 event.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U1_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel1 event.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U0_INT_RAW</name>
                            <description>This is the interrupt raw bit for channel0 event.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_INT_ST</name>
                    <addressOffset>0x84</addressOffset>
                    <description>PCNT_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U7_INT_ST</name>
                            <description>This is the  interrupt status bit for channel7 event.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U6_INT_ST</name>
                            <description>This is the  interrupt status bit for channel6 event.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U5_INT_ST</name>
                            <description>This is the  interrupt status bit for channel5 event.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U4_INT_ST</name>
                            <description>This is the  interrupt status bit for channel4 event.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U3_INT_ST</name>
                            <description>This is the  interrupt status bit for channel3 event.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U2_INT_ST</name>
                            <description>This is the  interrupt status bit for channel2 event.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U1_INT_ST</name>
                            <description>This is the  interrupt status bit for channel1 event.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U0_INT_ST</name>
                            <description>This is the  interrupt status bit for channel0 event.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_INT_ENA</name>
                    <addressOffset>0x88</addressOffset>
                    <description>PCNT_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U7_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel7 event.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U6_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel6 event.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U5_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel5 event.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U4_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel4 event.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U3_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel3 event.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U2_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel2 event.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U1_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel1 event.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U0_INT_ENA</name>
                            <description>This is the  interrupt enable bit for channel0 event.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_INT_CLR</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>PCNT_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U7_INT_CLR</name>
                            <description>Set this bit to clear channel7 event interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U6_INT_CLR</name>
                            <description>Set this bit to clear channel6 event interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U5_INT_CLR</name>
                            <description>Set this bit to clear channel5 event interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U4_INT_CLR</name>
                            <description>Set this bit to clear channel4 event interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U3_INT_CLR</name>
                            <description>Set this bit to clear channel3 event interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U2_INT_CLR</name>
                            <description>Set this bit to clear channel2 event interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U1_INT_CLR</name>
                            <description>Set this bit to clear channel1 event interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_THR_EVENT_U0_INT_CLR</name>
                            <description>Set this bit to clear channel0 event interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U0_STATUS</name>
                    <addressOffset>0x90</addressOffset>
                    <description>PCNT_U0_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U1_STATUS</name>
                    <addressOffset>0x94</addressOffset>
                    <description>PCNT_U1_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U2_STATUS</name>
                    <addressOffset>0x98</addressOffset>
                    <description>PCNT_U2_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U3_STATUS</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>PCNT_U3_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U4_STATUS</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>PCNT_U4_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U5_STATUS</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>PCNT_U5_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U5</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U6_STATUS</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>PCNT_U6_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U6</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_U7_STATUS</name>
                    <addressOffset>0xac</addressOffset>
                    <description>PCNT_U7_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CORE_STATUS_U7</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_CTRL</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>PCNT_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_CLK_EN</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U7</name>
                            <description>Set this bit to pause unit7's counter.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U7</name>
                            <description>Set this bit to clear unit7's counter.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U6</name>
                            <description>Set this bit to pause unit6's counter.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U6</name>
                            <description>Set this bit to clear unit6's counter.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U5</name>
                            <description>Set this bit to pause unit5's counter.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U5</name>
                            <description>Set this bit to clear unit5's counter.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U4</name>
                            <description>Set this bit to pause unit4's counter.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U4</name>
                            <description>Set this bit to clear unit4's counter.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U3</name>
                            <description>Set this bit to pause unit3's counter.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U3</name>
                            <description>Set this bit to clear unit3's counter.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U2</name>
                            <description>Set this bit to pause unit2's counter.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U2</name>
                            <description>Set this bit to clear unit2's counter.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U1</name>
                            <description>Set this bit to pause unit1's counter.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U1</name>
                            <description>Set this bit to clear unit1's counter.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_CNT_PAUSE_U0</name>
                            <description>Set this bit to pause unit0's counter.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>PCNT_PLUS_CNT_RST_U0</name>
                            <description>Set this bit to clear unit0's counter.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>PCNT_DATE</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>PCNT_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>PCNT_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>GPIO_SD</name>
            <baseAddress>0x3ff44f00</baseAddress>
            <registers>
                <register>
                    <name>GPIO_SIGMADELTA0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>GPIO_SIGMADELTA0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD0_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD0_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA1</name>
                    <addressOffset>0x4</addressOffset>
                    <description>GPIO_SIGMADELTA1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD1_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD1_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA2</name>
                    <addressOffset>0x8</addressOffset>
                    <description>GPIO_SIGMADELTA2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD2_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD2_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA3</name>
                    <addressOffset>0xc</addressOffset>
                    <description>GPIO_SIGMADELTA3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD3_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD3_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA4</name>
                    <addressOffset>0x10</addressOffset>
                    <description>GPIO_SIGMADELTA4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD4_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD4_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA5</name>
                    <addressOffset>0x14</addressOffset>
                    <description>GPIO_SIGMADELTA5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD5_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD5_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA6</name>
                    <addressOffset>0x18</addressOffset>
                    <description>GPIO_SIGMADELTA6</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD6_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD6_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA7</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>GPIO_SIGMADELTA7</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD7_PRESCALE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>GPIO_SD7_IN</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA_CG</name>
                    <addressOffset>0x20</addressOffset>
                    <description>GPIO_SIGMADELTA_CG</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD_CLK_EN</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA_MISC</name>
                    <addressOffset>0x24</addressOffset>
                    <description>GPIO_SIGMADELTA_MISC</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SPI_SWAP</name>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>GPIO_SIGMADELTA_VERSION</name>
                    <addressOffset>0x28</addressOffset>
                    <description>GPIO_SIGMADELTA_VERSION</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>GPIO_SD_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>LEDC</name>
            <baseAddress>0x3ff59000</baseAddress>
            <registers>
                <register>
                    <name>LEDC_HSCH0_CONF0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>LEDC_HSCH0_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_CLK_EN</name>
                            <description>This bit is clock gating control signal. when software config LED_PWM internal registers  it controls the register clock.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH0</name>
                            <description>This bit is used to control the output value when high speed channel0 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH0</name>
                            <description>This is the output enable control bit for high speed channel0</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH0</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel0.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH0_HPOINT</name>
                    <addressOffset>0x4</addressOffset>
                    <description>LEDC_HSCH0_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH0</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel0 has reached reg_hpoint_hsch0[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH0_DUTY</name>
                    <addressOffset>0x8</addressOffset>
                    <description>LEDC_HSCH0_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH0</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel0  has reached reg_lpoint_hsch0 the output signal changes to low. reg_lpoint_hsch0=(reg_hpoint_hsch0[19:0]+reg_duty_hsch0[24:4])          (1)  reg_lpoint_hsch0=(reg_hpoint_hsch0[19:0]+reg_duty_hsch0[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH0_CONF1</name>
                    <addressOffset>0xc</addressOffset>
                    <description>LEDC_HSCH0_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH0</name>
                            <description>When reg_duty_num_hsch0 reg_duty_cycle_hsch0 and reg_duty_scale_hsch0 has been configured. these register won't take effect until set reg_duty_start_hsch0. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH0</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel0.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH0</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel0.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH0</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch0 cycles for high speed channel0.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH0</name>
                            <description>This register controls the increase or decrease step scale for high speed channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH0_DUTY_R</name>
                    <addressOffset>0x10</addressOffset>
                    <description>LEDC_HSCH0_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH0</name>
                            <description>This register represents the current duty of the output signal for high speed channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH1_CONF0</name>
                    <addressOffset>0x14</addressOffset>
                    <description>LEDC_HSCH1_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH1</name>
                            <description>This bit is used to control the output value when high speed channel1 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH1</name>
                            <description>This is the output enable control bit for high speed channel1</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH1</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel1.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH1_HPOINT</name>
                    <addressOffset>0x18</addressOffset>
                    <description>LEDC_HSCH1_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH1</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel1 has reached reg_hpoint_hsch1[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH1_DUTY</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>LEDC_HSCH1_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH1</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel1 has reached reg_lpoint_hsch1 the output signal changes to low. reg_lpoint_hsch1=(reg_hpoint_hsch1[19:0]+reg_duty_hsch1[24:4])          (1)  reg_lpoint_hsch1=(reg_hpoint_hsch1[19:0]+reg_duty_hsch1[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH1_CONF1</name>
                    <addressOffset>0x20</addressOffset>
                    <description>LEDC_HSCH1_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH1</name>
                            <description>When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH1</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel1.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH1</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel1.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH1</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch1 cycles for high speed channel1.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH1</name>
                            <description>This register controls the increase or decrease step scale for high speed channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH1_DUTY_R</name>
                    <addressOffset>0x24</addressOffset>
                    <description>LEDC_HSCH1_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH1</name>
                            <description>This register represents the current duty of the output signal for high speed channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH2_CONF0</name>
                    <addressOffset>0x28</addressOffset>
                    <description>LEDC_HSCH2_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH2</name>
                            <description>This bit is used to control the output value when high speed channel2 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH2</name>
                            <description>This is the output enable control bit for high speed channel2</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH2</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel2.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH2_HPOINT</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>LEDC_HSCH2_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH2</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel2 has reached reg_hpoint_hsch2[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH2_DUTY</name>
                    <addressOffset>0x30</addressOffset>
                    <description>LEDC_HSCH2_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH2</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel2 has reached reg_lpoint_hsch2 the output signal changes to low. reg_lpoint_hsch2=(reg_hpoint_hsch2[19:0]+reg_duty_hsch2[24:4])          (1)  reg_lpoint_hsch2=(reg_hpoint_hsch2[19:0]+reg_duty_hsch2[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH2_CONF1</name>
                    <addressOffset>0x34</addressOffset>
                    <description>LEDC_HSCH2_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH2</name>
                            <description>When reg_duty_num_hsch2 reg_duty_cycle_hsch2 and reg_duty_scale_hsch2 has been configured. these register won't take effect until set reg_duty_start_hsch2. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH2</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel2.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH2</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel2.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH2</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch2 cycles for high speed channel2.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH2</name>
                            <description>This register controls the increase or decrease step scale for high speed channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH2_DUTY_R</name>
                    <addressOffset>0x38</addressOffset>
                    <description>LEDC_HSCH2_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH2</name>
                            <description>This register represents the current duty of the output signal for high speed channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH3_CONF0</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>LEDC_HSCH3_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH3</name>
                            <description>This bit is used to control the output value when high speed channel3 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH3</name>
                            <description>This is the output enable control bit for high speed channel3</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH3</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel3.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH3_HPOINT</name>
                    <addressOffset>0x40</addressOffset>
                    <description>LEDC_HSCH3_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH3</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel3 has reached reg_hpoint_hsch3[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH3_DUTY</name>
                    <addressOffset>0x44</addressOffset>
                    <description>LEDC_HSCH3_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH3</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel3 has reached reg_lpoint_hsch3 the output signal changes to low. reg_lpoint_hsch3=(reg_hpoint_hsch3[19:0]+reg_duty_hsch3[24:4])          (1)  reg_lpoint_hsch3=(reg_hpoint_hsch3[19:0]+reg_duty_hsch3[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH3_CONF1</name>
                    <addressOffset>0x48</addressOffset>
                    <description>LEDC_HSCH3_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH3</name>
                            <description>When reg_duty_num_hsch3 reg_duty_cycle_hsch3 and reg_duty_scale_hsch3 has been configured. these register won't take effect until set reg_duty_start_hsch3. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH3</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel3.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH3</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel3.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH3</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch3 cycles for high speed channel3.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH3</name>
                            <description>This register controls the increase or decrease step scale for high speed channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH3_DUTY_R</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>LEDC_HSCH3_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH3</name>
                            <description>This register represents the current duty of the output signal for high speed channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH4_CONF0</name>
                    <addressOffset>0x50</addressOffset>
                    <description>LEDC_HSCH4_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH4</name>
                            <description>This bit is used to control the output value when high speed channel4 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH4</name>
                            <description>This is the output enable control bit for high speed channel4</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH4</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel4.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH4_HPOINT</name>
                    <addressOffset>0x54</addressOffset>
                    <description>LEDC_HSCH4_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH4</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel4 has reached reg_hpoint_hsch4[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH4_DUTY</name>
                    <addressOffset>0x58</addressOffset>
                    <description>LEDC_HSCH4_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH4</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel4 has reached reg_lpoint_hsch4 the output signal changes to low. reg_lpoint_hsch4=(reg_hpoint_hsch4[19:0]+reg_duty_hsch4[24:4])          (1)  reg_lpoint_hsch4=(reg_hpoint_hsch4[19:0]+reg_duty_hsch4[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH4_CONF1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>LEDC_HSCH4_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH4</name>
                            <description>When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH4</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel4.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH4</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel1.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH4</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch4 cycles for high speed channel4.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH4</name>
                            <description>This register controls the increase or decrease step scale for high speed channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH4_DUTY_R</name>
                    <addressOffset>0x60</addressOffset>
                    <description>LEDC_HSCH4_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH4</name>
                            <description>This register represents the current duty of the output signal for high speed channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH5_CONF0</name>
                    <addressOffset>0x64</addressOffset>
                    <description>LEDC_HSCH5_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH5</name>
                            <description>This bit is used to control the output value when high speed channel5 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH5</name>
                            <description>This is the output enable control bit for high speed channel5.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH5</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel5.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH5_HPOINT</name>
                    <addressOffset>0x68</addressOffset>
                    <description>LEDC_HSCH5_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH5</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel5 has reached reg_hpoint_hsch5[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH5_DUTY</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>LEDC_HSCH5_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH5</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel5 has reached reg_lpoint_hsch5 the output signal changes to low. reg_lpoint_hsch5=(reg_hpoint_hsch5[19:0]+reg_duty_hsch5[24:4])          (1)  reg_lpoint_hsch5=(reg_hpoint_hsch5[19:0]+reg_duty_hsch5[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH5_CONF1</name>
                    <addressOffset>0x70</addressOffset>
                    <description>LEDC_HSCH5_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH5</name>
                            <description>When reg_duty_num_hsch5 reg_duty_cycle_hsch5 and reg_duty_scale_hsch5 has been configured. these register won't take effect until set reg_duty_start_hsch5. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH5</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel5.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH5</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel5.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH5</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch5 cycles for high speed channel5.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH5</name>
                            <description>This register controls the increase or decrease step scale for high speed channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH5_DUTY_R</name>
                    <addressOffset>0x74</addressOffset>
                    <description>LEDC_HSCH5_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH5</name>
                            <description>This register represents the current duty of the output signal for high speed channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH6_CONF0</name>
                    <addressOffset>0x78</addressOffset>
                    <description>LEDC_HSCH6_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH6</name>
                            <description>This bit is used to control the output value when high speed channel6 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH6</name>
                            <description>This is the output enable control bit for high speed channel6</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH6</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel6.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH6_HPOINT</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>LEDC_HSCH6_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH6</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel6 has reached reg_hpoint_hsch6[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH6_DUTY</name>
                    <addressOffset>0x80</addressOffset>
                    <description>LEDC_HSCH6_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH6</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel6 has reached reg_lpoint_hsch6 the output signal changes to low. reg_lpoint_hsch6=(reg_hpoint_hsch6[19:0]+reg_duty_hsch6[24:4])          (1)  reg_lpoint_hsch6=(reg_hpoint_hsch6[19:0]+reg_duty_hsch6[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH6_CONF1</name>
                    <addressOffset>0x84</addressOffset>
                    <description>LEDC_HSCH6_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH6</name>
                            <description>When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH6</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel6.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH6</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel6.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH6</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch6 cycles for high speed channel6.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH6</name>
                            <description>This register controls the increase or decrease step scale for high speed channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH6_DUTY_R</name>
                    <addressOffset>0x88</addressOffset>
                    <description>LEDC_HSCH6_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH6</name>
                            <description>This register represents the current duty of the output signal for high speed channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH7_CONF0</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>LEDC_HSCH7_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_IDLE_LV_HSCH7</name>
                            <description>This bit is used to control the output value when high speed channel7 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_HSCH7</name>
                            <description>This is the output enable control bit for high speed channel7.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_HSCH7</name>
                            <description>There are four high speed timers  the two bits are used to select one of them for high speed channel7.  2'b00: seletc hstimer0.   2'b01: select hstimer1.  2'b10: select hstimer2.    2'b11: select hstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH7_HPOINT</name>
                    <addressOffset>0x90</addressOffset>
                    <description>LEDC_HSCH7_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_HSCH7</name>
                            <description>The output value changes to high when htimerx(x=[0 3]) selected by high speed channel7 has reached reg_hpoint_hsch7[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH7_DUTY</name>
                    <addressOffset>0x94</addressOffset>
                    <description>LEDC_HSCH7_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH7</name>
                            <description>The register is used to control output duty. When hstimerx(x=[0 3]) choosed by high speed channel7 has reached reg_lpoint_hsch7 the output signal changes to low. reg_lpoint_hsch7=(reg_hpoint_hsch7[19:0]+reg_duty_hsch7[24:4])          (1)  reg_lpoint_hsch7=(reg_hpoint_hsch7[19:0]+reg_duty_hsch7[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH7_CONF1</name>
                    <addressOffset>0x98</addressOffset>
                    <description>LEDC_HSCH7_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_HSCH7</name>
                            <description>When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_HSCH7</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel6.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_HSCH7</name>
                            <description>This register is used to control the num of increased or decreased times for high speed channel6.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_HSCH7</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_hsch7 cycles for high speed channel7.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_HSCH7</name>
                            <description>This register controls the increase or decrease step scale for high speed channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSCH7_DUTY_R</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>LEDC_HSCH7_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_HSCH7</name>
                            <description>This register represents the current duty of the output signal for high speed channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH0_CONF0</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>LEDC_LSCH0_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH0</name>
                            <description>This bit is used to update register LEDC_LSCH0_HPOINT and LEDC_LSCH0_DUTY for low speed channel0.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH0</name>
                            <description>This bit is used to control the output value when low speed channel0 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH0</name>
                            <description>This is the output enable control bit for low speed channel0.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH0</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel0.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH0_HPOINT</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>LEDC_LSCH0_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH0</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel0 has reached reg_hpoint_lsch0[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH0_DUTY</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>LEDC_LSCH0_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH0</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel0 has reached reg_lpoint_lsch0 the output signal changes to low. reg_lpoint_lsch0=(reg_hpoint_lsch0[19:0]+reg_duty_lsch0[24:4])          (1)  reg_lpoint_lsch0=(reg_hpoint_lsch0[19:0]+reg_duty_lsch0[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH0_CONF1</name>
                    <addressOffset>0xac</addressOffset>
                    <description>LEDC_LSCH0_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH0</name>
                            <description>When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH0</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel6.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH0</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel6.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH0</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch0 cycles for low speed channel0.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH0</name>
                            <description>This register controls the increase or decrease step scale for low speed channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH0_DUTY_R</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>LEDC_LSCH0_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH0</name>
                            <description>This register represents the current duty of the output signal for low speed channel0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH1_CONF0</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>LEDC_LSCH1_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH1</name>
                            <description>This bit is used to update register LEDC_LSCH1_HPOINT and LEDC_LSCH1_DUTY for low speed channel1.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH1</name>
                            <description>This bit is used to control the output value when low speed channel1 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH1</name>
                            <description>This is the output enable control bit for low speed channel1.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH1</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel1.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH1_HPOINT</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>LEDC_LSCH1_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH1</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel1 has reached reg_hpoint_lsch1[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH1_DUTY</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>LEDC_LSCH1_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH1</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel1 has reached reg_lpoint_lsch1 the output signal changes to low. reg_lpoint_lsch1=(reg_hpoint_lsch1[19:0]+reg_duty_lsch1[24:4])          (1)  reg_lpoint_lsch1=(reg_hpoint_lsch1[19:0]+reg_duty_lsch1[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH1_CONF1</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>LEDC_LSCH1_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH1</name>
                            <description>When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH1</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel1.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH1</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel1.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH1</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch1 cycles for low speed channel1.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH1</name>
                            <description>This register controls the increase or decrease step scale for low speed channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH1_DUTY_R</name>
                    <addressOffset>0xc4</addressOffset>
                    <description>LEDC_LSCH1_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH1</name>
                            <description>This register represents the current duty of the output signal for low speed channel1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH2_CONF0</name>
                    <addressOffset>0xc8</addressOffset>
                    <description>LEDC_LSCH2_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH2</name>
                            <description>This bit is used to update register LEDC_LSCH2_HPOINT and LEDC_LSCH2_DUTY for low speed channel2.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH2</name>
                            <description>This bit is used to control the output value when low speed channel2 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH2</name>
                            <description>This is the output enable control bit for low speed channel2.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH2</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel2.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH2_HPOINT</name>
                    <addressOffset>0xcc</addressOffset>
                    <description>LEDC_LSCH2_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH2</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel2 has reached reg_hpoint_lsch2[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH2_DUTY</name>
                    <addressOffset>0xd0</addressOffset>
                    <description>LEDC_LSCH2_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH2</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel2 has reached reg_lpoint_lsch2 the output signal changes to low. reg_lpoint_lsch2=(reg_hpoint_lsch2[19:0]+reg_duty_lsch2[24:4])          (1)  reg_lpoint_lsch2=(reg_hpoint_lsch2[19:0]+reg_duty_lsch2[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH2_CONF1</name>
                    <addressOffset>0xd4</addressOffset>
                    <description>LEDC_LSCH2_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH2</name>
                            <description>When reg_duty_num_hsch2 reg_duty_cycle_hsch2 and reg_duty_scale_hsch2 has been configured. these register won't take effect until set reg_duty_start_hsch2. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH2</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel2.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH2</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel2.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH2</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch2 cycles for low speed channel2.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH2</name>
                            <description>This register controls the increase or decrease step scale for low speed channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH2_DUTY_R</name>
                    <addressOffset>0xd8</addressOffset>
                    <description>LEDC_LSCH2_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH2</name>
                            <description>This register represents the current duty of the output signal for low speed channel2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH3_CONF0</name>
                    <addressOffset>0xdc</addressOffset>
                    <description>LEDC_LSCH3_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH3</name>
                            <description>This bit is used to update register LEDC_LSCH3_HPOINT and LEDC_LSCH3_DUTY for low speed channel3.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH3</name>
                            <description>This bit is used to control the output value when low speed channel3 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH3</name>
                            <description>This is the output enable control bit for low speed channel3.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH3</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel3.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH3_HPOINT</name>
                    <addressOffset>0xe0</addressOffset>
                    <description>LEDC_LSCH3_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH3</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel3 has reached reg_hpoint_lsch3[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH3_DUTY</name>
                    <addressOffset>0xe4</addressOffset>
                    <description>LEDC_LSCH3_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH3</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel3 has reached reg_lpoint_lsch3 the output signal changes to low. reg_lpoint_lsch3=(reg_hpoint_lsch3[19:0]+reg_duty_lsch3[24:4])          (1)  reg_lpoint_lsch3=(reg_hpoint_lsch3[19:0]+reg_duty_lsch3[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH3_CONF1</name>
                    <addressOffset>0xe8</addressOffset>
                    <description>LEDC_LSCH3_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH3</name>
                            <description>When reg_duty_num_hsch3 reg_duty_cycle_hsch3 and reg_duty_scale_hsch3 has been configured. these register won't take effect until set reg_duty_start_hsch3. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH3</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel3.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH3</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel3.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH3</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch3 cycles for low speed channel3.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH3</name>
                            <description>This register controls the increase or decrease step scale for low speed channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH3_DUTY_R</name>
                    <addressOffset>0xec</addressOffset>
                    <description>LEDC_LSCH3_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH3</name>
                            <description>This register represents the current duty of the output signal for low speed channel3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH4_CONF0</name>
                    <addressOffset>0xf0</addressOffset>
                    <description>LEDC_LSCH4_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH4</name>
                            <description>This bit is used to update register LEDC_LSCH4_HPOINT and LEDC_LSCH4_DUTY for low speed channel4.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH4</name>
                            <description>This bit is used to control the output value when low speed channel4 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH4</name>
                            <description>This is the output enable control bit for low speed channel4.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH4</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel4.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH4_HPOINT</name>
                    <addressOffset>0xf4</addressOffset>
                    <description>LEDC_LSCH4_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH4</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel4 has reached reg_hpoint_lsch4[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH4_DUTY</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>LEDC_LSCH4_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH4</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel4 has reached reg_lpoint_lsch4 the output signal changes to low. reg_lpoint_lsch4=(reg_hpoint_lsch4[19:0]+reg_duty_lsch4[24:4])          (1)  reg_lpoint_lsch4=(reg_hpoint_lsch4[19:0]+reg_duty_lsch4[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH4_CONF1</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>LEDC_LSCH4_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH4</name>
                            <description>When reg_duty_num_hsch4  reg_duty_cycle_hsch4 and reg_duty_scale_hsch4 has been configured. these register won't take effect until set reg_duty_start_hsch4. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH4</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel4.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH4</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel4.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH4</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch4 cycles for low speed channel4.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH4</name>
                            <description>This register controls the increase or decrease step scale for low speed channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH4_DUTY_R</name>
                    <addressOffset>0x100</addressOffset>
                    <description>LEDC_LSCH4_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH4</name>
                            <description>This register represents the current duty of the output signal for low speed channel4.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH5_CONF0</name>
                    <addressOffset>0x104</addressOffset>
                    <description>LEDC_LSCH5_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH5</name>
                            <description>This bit is used to update register LEDC_LSCH5_HPOINT and LEDC_LSCH5_DUTY for low speed channel5.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH5</name>
                            <description>This bit is used to control the output value when low speed channel5 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH5</name>
                            <description>This is the output enable control bit for low speed channel5.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH5</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel5.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH5_HPOINT</name>
                    <addressOffset>0x108</addressOffset>
                    <description>LEDC_LSCH5_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH5</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel5 has reached reg_hpoint_lsch5[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH5_DUTY</name>
                    <addressOffset>0x10c</addressOffset>
                    <description>LEDC_LSCH5_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH5</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel5 has reached reg_lpoint_lsch5 the output signal changes to low. reg_lpoint_lsch5=(reg_hpoint_lsch5[19:0]+reg_duty_lsch5[24:4])          (1)  reg_lpoint_lsch5=(reg_hpoint_lsch5[19:0]+reg_duty_lsch5[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH5_CONF1</name>
                    <addressOffset>0x110</addressOffset>
                    <description>LEDC_LSCH5_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH5</name>
                            <description>When reg_duty_num_hsch4  reg_duty_cycle_hsch4 and reg_duty_scale_hsch4 has been configured. these register won't take effect until set reg_duty_start_hsch4. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH5</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel5.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH5</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel5.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH5</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch5 cycles for low speed channel4.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH5</name>
                            <description>This register controls the increase or decrease step scale for low speed channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH5_DUTY_R</name>
                    <addressOffset>0x114</addressOffset>
                    <description>LEDC_LSCH5_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH5</name>
                            <description>This register represents the current duty of the output signal for low speed channel5.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH6_CONF0</name>
                    <addressOffset>0x118</addressOffset>
                    <description>LEDC_LSCH6_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH6</name>
                            <description>This bit is used to update register LEDC_LSCH6_HPOINT and LEDC_LSCH6_DUTY for low speed channel6.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH6</name>
                            <description>This bit is used to control the output value when low speed channel6 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH6</name>
                            <description>This is the output enable control bit for low speed channel6.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH6</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel6.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH6_HPOINT</name>
                    <addressOffset>0x11c</addressOffset>
                    <description>LEDC_LSCH6_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH6</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel6 has reached reg_hpoint_lsch6[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH6_DUTY</name>
                    <addressOffset>0x120</addressOffset>
                    <description>LEDC_LSCH6_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH6</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel6 has reached reg_lpoint_lsch6 the output signal changes to low. reg_lpoint_lsch6=(reg_hpoint_lsch6[19:0]+reg_duty_lsch6[24:4])          (1)  reg_lpoint_lsch6=(reg_hpoint_lsch6[19:0]+reg_duty_lsch6[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH6_CONF1</name>
                    <addressOffset>0x124</addressOffset>
                    <description>LEDC_LSCH6_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH6</name>
                            <description>When reg_duty_num_hsch6  reg_duty_cycle_hsch6 and reg_duty_scale_hsch6 has been configured. these register won't take effect until set reg_duty_start_hsch6. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH6</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel6.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH6</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel6.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH6</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch6 cycles for low speed channel6.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH6</name>
                            <description>This register controls the increase or decrease step scale for low speed channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH6_DUTY_R</name>
                    <addressOffset>0x128</addressOffset>
                    <description>LEDC_LSCH6_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH6</name>
                            <description>This register represents the current duty of the output signal for low speed channel6.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH7_CONF0</name>
                    <addressOffset>0x12c</addressOffset>
                    <description>LEDC_LSCH7_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_PARA_UP_LSCH7</name>
                            <description>This bit is used to update register LEDC_LSCH7_HPOINT and LEDC_LSCH7_DUTY for low speed channel7.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_IDLE_LV_LSCH7</name>
                            <description>This bit is used to control the output value when low speed channel7 is off.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_SIG_OUT_EN_LSCH7</name>
                            <description>This is the output enable control bit for low speed channel7.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TIMER_SEL_LSCH7</name>
                            <description>There are four low speed timers  the two bits are used to select one of them for low speed channel7.  2'b00: seletc lstimer0.   2'b01: select lstimer1.  2'b10: select lstimer2.    2'b11: select lstimer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH7_HPOINT</name>
                    <addressOffset>0x130</addressOffset>
                    <description>LEDC_LSCH7_HPOINT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HPOINT_LSCH7</name>
                            <description>The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel7 has reached reg_hpoint_lsch7[19:0]</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH7_DUTY</name>
                    <addressOffset>0x134</addressOffset>
                    <description>LEDC_LSCH7_DUTY</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH7</name>
                            <description>The register is used to control output duty. When lstimerx(x=[0 3]) choosed by low speed channel7 has reached reg_lpoint_lsch7 the output signal changes to low. reg_lpoint_lsch7=(reg_hpoint_lsch7[19:0]+reg_duty_lsch7[24:4])          (1)  reg_lpoint_lsch7=(reg_hpoint_lsch7[19:0]+reg_duty_lsch7[24:4] +1)     (2)  The least four bits in this register represent the decimal part and determines when to choose (1) or (2)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH7_CONF1</name>
                    <addressOffset>0x138</addressOffset>
                    <description>LEDC_LSCH7_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_START_LSCH7</name>
                            <description>When reg_duty_num_hsch4  reg_duty_cycle_hsch4 and reg_duty_scale_hsch4 has been configured. these register won't take effect until set reg_duty_start_hsch4. this bit is automatically cleared by hardware.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_INC_LSCH7</name>
                            <description>This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel4.</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_NUM_LSCH7</name>
                            <description>This register is used to control the num of increased or decreased times for low speed channel4.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CYCLE_LSCH7</name>
                            <description>This register is used to increase or decrease the duty every reg_duty_cycle_lsch7 cycles for low speed channel7.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_SCALE_LSCH7</name>
                            <description>This register controls the increase or decrease step scale for low speed channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSCH7_DUTY_R</name>
                    <addressOffset>0x13c</addressOffset>
                    <description>LEDC_LSCH7_DUTY_R</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_LSCH7</name>
                            <description>This register represents the current duty of the output signal for low speed channel7.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>25</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER0_CONF</name>
                    <addressOffset>0x140</addressOffset>
                    <description>LEDC_HSTIMER0_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_TICK_SEL_HSTIMER0</name>
                            <description>This bit is used to choose apb_clk or ref_tick for high speed timer0. 1'b1:apb_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER0_RST</name>
                            <description>This bit is used to reset high speed timer0 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER0_PAUSE</name>
                            <description>This bit is used to pause the counter in high speed timer0</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_HSTIMER0</name>
                            <description>This register is used to configure parameter for divider in high speed timer0 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER0_LIM</name>
                            <description>This register controls the range of the counter in high speed timer0. the counter range is [0 2**reg_hstimer0_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER0_VALUE</name>
                    <addressOffset>0x144</addressOffset>
                    <description>LEDC_HSTIMER0_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HSTIMER0_CNT</name>
                            <description>software can read this register to get the current counter value in high speed timer0</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER1_CONF</name>
                    <addressOffset>0x148</addressOffset>
                    <description>LEDC_HSTIMER1_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_TICK_SEL_HSTIMER1</name>
                            <description>This bit is used to choose apb_clk or ref_tick for high speed timer1. 1'b1:apb_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER1_RST</name>
                            <description>This bit is used to reset high speed timer1 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER1_PAUSE</name>
                            <description>This bit is used to pause the counter in high speed timer1</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_HSTIMER1</name>
                            <description>This register is used to configure parameter for divider in high speed timer1 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER1_LIM</name>
                            <description>This register controls the range of the counter in high speed timer1. the counter range is [0 2**reg_hstimer1_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER1_VALUE</name>
                    <addressOffset>0x14c</addressOffset>
                    <description>LEDC_HSTIMER1_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HSTIMER1_CNT</name>
                            <description>software can read this register to get the current counter value in high speed timer1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER2_CONF</name>
                    <addressOffset>0x150</addressOffset>
                    <description>LEDC_HSTIMER2_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_TICK_SEL_HSTIMER2</name>
                            <description>This bit is used to choose apb_clk or ref_tick for high speed timer2. 1'b1:apb_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER2_RST</name>
                            <description>This bit is used to reset high speed timer2 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER2_PAUSE</name>
                            <description>This bit is used to pause the counter in high speed timer2</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_HSTIMER2</name>
                            <description>This register is used to configure parameter for divider in high speed timer2 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER2_LIM</name>
                            <description>This register controls the range of the counter in high speed timer2. the counter range is [0 2**reg_hstimer2_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER2_VALUE</name>
                    <addressOffset>0x154</addressOffset>
                    <description>LEDC_HSTIMER2_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HSTIMER2_CNT</name>
                            <description>software can read this register to get the current counter value in high speed timer2</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER3_CONF</name>
                    <addressOffset>0x158</addressOffset>
                    <description>LEDC_HSTIMER3_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_TICK_SEL_HSTIMER3</name>
                            <description>This bit is used to choose apb_clk or ref_tick for high speed timer3. 1'b1:apb_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER3_RST</name>
                            <description>This bit is used to reset high speed timer3 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER3_PAUSE</name>
                            <description>This bit is used to pause the counter in high speed timer3</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_HSTIMER3</name>
                            <description>This register is used to configure parameter for divider in high speed timer3 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER3_LIM</name>
                            <description>This register controls the range of the counter in high speed timer3. the counter range is [0 2**reg_hstimer3_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_HSTIMER3_VALUE</name>
                    <addressOffset>0x15c</addressOffset>
                    <description>LEDC_HSTIMER3_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_HSTIMER3_CNT</name>
                            <description>software can read this register to get the current counter value in high speed timer3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER0_CONF</name>
                    <addressOffset>0x160</addressOffset>
                    <description>LEDC_LSTIMER0_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER0_PARA_UP</name>
                            <description>Set this bit  to update  reg_div_num_lstime0 and  reg_lstimer0_lim.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TICK_SEL_LSTIMER0</name>
                            <description>This bit is used to choose slow_clk or ref_tick for low speed timer0. 1'b1:slow_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER0_RST</name>
                            <description>This bit is used to reset low speed timer0 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER0_PAUSE</name>
                            <description>This bit is used to pause the counter in low speed timer0.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_LSTIMER0</name>
                            <description>This register is used to configure parameter for divider in low speed timer0 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER0_LIM</name>
                            <description>This register controls the range of the counter in low speed timer0. the counter range is [0 2**reg_lstimer0_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER0_VALUE</name>
                    <addressOffset>0x164</addressOffset>
                    <description>LEDC_LSTIMER0_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER0_CNT</name>
                            <description>software can read this register to get the current counter value in low speed timer0.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER1_CONF</name>
                    <addressOffset>0x168</addressOffset>
                    <description>LEDC_LSTIMER1_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER1_PARA_UP</name>
                            <description>Set this bit  to update  reg_div_num_lstime1 and  reg_lstimer1_lim.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TICK_SEL_LSTIMER1</name>
                            <description>This bit is used to choose slow_clk or ref_tick for low speed timer1. 1'b1:slow_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER1_RST</name>
                            <description>This bit is used to reset low speed timer1 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER1_PAUSE</name>
                            <description>This bit is used to pause the counter in low speed timer1.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_LSTIMER1</name>
                            <description>This register is used to configure parameter for divider in low speed timer1 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER1_LIM</name>
                            <description>This register controls the range of the counter in low speed timer1. the counter range is [0 2**reg_lstimer1_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER1_VALUE</name>
                    <addressOffset>0x16c</addressOffset>
                    <description>LEDC_LSTIMER1_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER1_CNT</name>
                            <description>software can read this register to get the current counter value in low speed timer1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER2_CONF</name>
                    <addressOffset>0x170</addressOffset>
                    <description>LEDC_LSTIMER2_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER2_PARA_UP</name>
                            <description>Set this bit  to update  reg_div_num_lstime2 and  reg_lstimer2_lim.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TICK_SEL_LSTIMER2</name>
                            <description>This bit is used to choose slow_clk or ref_tick for low speed timer2. 1'b1:slow_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER2_RST</name>
                            <description>This bit is used to reset low speed timer2 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER2_PAUSE</name>
                            <description>This bit is used to pause the counter in low speed timer2.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_LSTIMER2</name>
                            <description>This register is used to configure parameter for divider in low speed timer2 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER2_LIM</name>
                            <description>This register controls the range of the counter in low speed timer2. the counter range is [0 2**reg_lstimer2_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER2_VALUE</name>
                    <addressOffset>0x174</addressOffset>
                    <description>LEDC_LSTIMER2_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER2_CNT</name>
                            <description>software can read this register to get the current counter value in low speed timer2.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER3_CONF</name>
                    <addressOffset>0x178</addressOffset>
                    <description>LEDC_LSTIMER3_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER3_PARA_UP</name>
                            <description>Set this bit  to update  reg_div_num_lstime3 and  reg_lstimer3_lim.</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_TICK_SEL_LSTIMER3</name>
                            <description>This bit is used to choose slow_clk or ref_tick for low speed timer3. 1'b1:slow_clk  0:ref_tick</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER3_RST</name>
                            <description>This bit is used to reset low speed timer3 the counter will be 0 after reset.</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER3_PAUSE</name>
                            <description>This bit is used to pause the counter in low speed timer3.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DIV_NUM_LSTIMER3</name>
                            <description>This register is used to configure parameter for divider in low speed timer3 the least significant eight bits represent the decimal part.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>18</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER3_LIM</name>
                            <description>This register controls the range of the counter in low speed timer3. the counter range is [0 2**reg_lstimer3_lim] the max bit width for counter is 20.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_LSTIMER3_VALUE</name>
                    <addressOffset>0x17c</addressOffset>
                    <description>LEDC_LSTIMER3_VALUE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_LSTIMER3_CNT</name>
                            <description>software can read this register to get the current counter value in low speed timer3.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_INT_RAW</name>
                    <addressOffset>0x180</addressOffset>
                    <description>LEDC_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH7_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 7 duty change done.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH6_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 6 duty change done.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH5_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 5 duty change done.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH4_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 4 duty change done.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH3_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 3 duty change done.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH2_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 2 duty change done.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH1_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 1 duty change done.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH0_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel 0 duty change done.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH7_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 7 duty change done.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH6_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 6 duty change done.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH5_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 5 duty change done.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH4_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 4 duty change done.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH3_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 3 duty change done.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH2_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 2 duty change done.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH1_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 1 duty change done.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH0_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel 0 duty change done.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER3_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel3  counter overflow.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER2_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel2  counter overflow.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER1_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel1  counter overflow.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER0_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for low speed channel0  counter overflow.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER3_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel3  counter overflow.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER2_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel2  counter overflow.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER1_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel1  counter overflow.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER0_OVF_INT_RAW</name>
                            <description>The interrupt raw bit for high speed channel0  counter overflow.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_INT_ST</name>
                    <addressOffset>0x184</addressOffset>
                    <description>LEDC_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH7_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 7 duty change done event</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH6_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 6 duty change done event.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH5_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 5 duty change done event.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH4_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 4 duty change done event.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH3_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 3 duty change done event.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH2_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 2 duty change done event.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH1_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 1 duty change done event.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH0_INT_ST</name>
                            <description>The interrupt status bit for low speed channel 0 duty change done event.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH7_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 7 duty change done event.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH6_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 6 duty change done event.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH5_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 5 duty change done event.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH4_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 4 duty change done event.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH3_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 3 duty change done event.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH2_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 2 duty change done event.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH1_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 1 duty change done event.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH0_INT_ST</name>
                            <description>The interrupt status bit for high speed channel 0 duty change done event.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER3_OVF_INT_ST</name>
                            <description>The interrupt status bit for low speed channel3  counter overflow event.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER2_OVF_INT_ST</name>
                            <description>The interrupt status bit for low speed channel2  counter overflow event.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER1_OVF_INT_ST</name>
                            <description>The interrupt status bit for low speed channel1  counter overflow event.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER0_OVF_INT_ST</name>
                            <description>The interrupt status bit for low speed channel0  counter overflow event.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER3_OVF_INT_ST</name>
                            <description>The interrupt status bit for high speed channel3  counter overflow event.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER2_OVF_INT_ST</name>
                            <description>The interrupt status bit for high speed channel2  counter overflow event.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER1_OVF_INT_ST</name>
                            <description>The interrupt status bit for high speed channel1  counter overflow event.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER0_OVF_INT_ST</name>
                            <description>The interrupt status bit for high speed channel0  counter overflow event.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_INT_ENA</name>
                    <addressOffset>0x188</addressOffset>
                    <description>LEDC_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH7_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 7 duty change done interrupt.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH6_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 6 duty change done interrupt.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH5_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 5 duty change done interrupt.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH4_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 4 duty change done interrupt.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH3_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 3 duty change done interrupt.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH2_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 2 duty change done interrupt.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH1_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 1 duty change done interrupt.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH0_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel 0 duty change done interrupt.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH7_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 7 duty change done interrupt.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH6_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 6 duty change done interrupt.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH5_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 5 duty change done interrupt.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH4_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 4 duty change done interrupt.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH3_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 3 duty change done interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH2_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 2 duty change done interrupt.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH1_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 1 duty change done interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH0_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel 0 duty change done interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER3_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel3  counter overflow interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER2_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel2  counter overflow interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER1_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel1  counter overflow interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER0_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for low speed channel0  counter overflow interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER3_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel3  counter overflow interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER2_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel2  counter overflow interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER1_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel1  counter overflow interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER0_OVF_INT_ENA</name>
                            <description>The interrupt enable bit for high speed channel0  counter overflow interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_INT_CLR</name>
                    <addressOffset>0x18c</addressOffset>
                    <description>LEDC_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH7_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 7 duty change done interrupt.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH6_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 6 duty change done interrupt.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH5_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 5 duty change done interrupt.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH4_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 4 duty change done interrupt.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH3_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 3 duty change done interrupt.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH2_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 2 duty change done interrupt.</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH1_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 1 duty change done interrupt.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_LSCH0_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel 0 duty change done interrupt.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH7_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 7 duty change done interrupt.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH6_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 6 duty change done interrupt.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH5_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 5 duty change done interrupt.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH4_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 4 duty change done interrupt.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH3_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 3 duty change done interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH2_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 2 duty change done interrupt.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH1_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 1 duty change done interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_DUTY_CHNG_END_HSCH0_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel 0 duty change done interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER3_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel3  counter overflow interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER2_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel2  counter overflow interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER1_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel1  counter overflow interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_LSTIMER0_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  low speed channel0  counter overflow interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER3_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel3  counter overflow interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER2_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel2  counter overflow interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER1_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel1  counter overflow interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>LEDC_HSTIMER0_OVF_INT_CLR</name>
                            <description>Set this  bit to clear  high speed channel0  counter overflow interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_CONF</name>
                    <addressOffset>0x190</addressOffset>
                    <description>LEDC_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_APB_CLK_SEL</name>
                            <description>This bit is used to set the frequency of slow_clk. 1'b1:80mhz  1'b0:8mhz</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>LEDC_DATE</name>
                    <addressOffset>0x1fc</addressOffset>
                    <description>LEDC_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>LEDC_DATE</name>
                            <description>This register represents the version .</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>SENS</name>
            <baseAddress>0x3ff48800</baseAddress>
            <registers>
                <register>
                    <name>SENS_SAR_READ_CTRL</name>
                    <addressOffset>0x0</addressOffset>
                    <description>SENS_SAR_READ_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR1_DATA_INV</name>
                            <description>Invert SAR ADC1 data</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_DIG_FORCE</name>
                            <description>1: SAR ADC1 controlled by DIG ADC1 CTRL  0: SAR ADC1 controlled by RTC ADC1 CTRL</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_SAMPLE_NUM</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_CLK_GATED</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_SAMPLE_BIT</name>
                            <description>00: for 9-bit width  01: for 10-bit width  10: for 11-bit width  11: for 12-bit width</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_SAMPLE_CYCLE</name>
                            <description>sample cycles for SAR ADC1</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_CLK_DIV</name>
                            <description>clock divider</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_READ_STATUS1</name>
                    <addressOffset>0x4</addressOffset>
                    <description>SENS_SAR_READ_STATUS1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR1_READER_STATUS</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_MEAS_WAIT1</name>
                    <addressOffset>0x8</addressOffset>
                    <description>SENS_SAR_MEAS_WAIT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR_AMP_WAIT2</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR_AMP_WAIT1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_MEAS_WAIT2</name>
                    <addressOffset>0xc</addressOffset>
                    <description>SENS_SAR_MEAS_WAIT2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR2_RSTB_WAIT</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_FORCE_XPD_SAR</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_FORCE_XPD_AMP</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR_AMP_WAIT3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_MEAS_CTRL</name>
                    <addressOffset>0x10</addressOffset>
                    <description>SENS_SAR_MEAS_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR2_XPD_WAIT</name>
                            <bitOffset>24</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR_RSTB_FSM</name>
                            <bitOffset>20</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SENS_XPD_SAR_FSM</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_SHORT_REF_GND_FSM</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_SHORT_REF_FSM</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_RST_FB_FSM</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                        <field>
                            <name>SENS_XPD_SAR_AMP_FSM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_READ_STATUS2</name>
                    <addressOffset>0x14</addressOffset>
                    <description>SENS_SAR_READ_STATUS2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR2_READER_STATUS</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_ULP_CP_SLEEP_CYC0</name>
                    <addressOffset>0x18</addressOffset>
                    <description>SENS_ULP_CP_SLEEP_CYC0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SLEEP_CYCLES_S0</name>
                            <description>sleep cycles for ULP-coprocessor timer</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_ULP_CP_SLEEP_CYC1</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>SENS_ULP_CP_SLEEP_CYC1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SLEEP_CYCLES_S1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_ULP_CP_SLEEP_CYC2</name>
                    <addressOffset>0x20</addressOffset>
                    <description>SENS_ULP_CP_SLEEP_CYC2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SLEEP_CYCLES_S2</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_ULP_CP_SLEEP_CYC3</name>
                    <addressOffset>0x24</addressOffset>
                    <description>SENS_ULP_CP_SLEEP_CYC3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SLEEP_CYCLES_S3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_ULP_CP_SLEEP_CYC4</name>
                    <addressOffset>0x28</addressOffset>
                    <description>SENS_ULP_CP_SLEEP_CYC4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SLEEP_CYCLES_S4</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_START_FORCE</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>SENS_SAR_START_FORCE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR2_PWDET_EN</name>
                            <description>N/A</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_STOP</name>
                            <description>stop SAR ADC1 conversion</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_STOP</name>
                            <description>stop SAR ADC2 conversion</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_PC_INIT</name>
                            <description>initialized PC for ULP-coprocessor</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SARCLK_EN</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_ULP_CP_START_TOP</name>
                            <description>Write 1 to start ULP-coprocessor  only active when reg_ulp_cp_force_start_top = 1</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_ULP_CP_FORCE_START_TOP</name>
                            <description>1: ULP-coprocessor is started by SW  0: ULP-coprocessor is started by timer</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_PWDET_CCT</name>
                            <description>SAR2_PWDET_CCT  PA power detector capacitance tuning.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_EN_TEST</name>
                            <description>SAR2_EN_TEST  only active when reg_sar2_dig_force = 0</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_BIT_WIDTH</name>
                            <description>00: 9 bit  01: 10 bits  10: 11bits  11: 12bits</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_BIT_WIDTH</name>
                            <description>00: 9 bit  01: 10 bits  10: 11bits  11: 12bits</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_MEM_WR_CTRL</name>
                    <addressOffset>0x30</addressOffset>
                    <description>SENS_SAR_MEM_WR_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_RTC_MEM_WR_OFFST_CLR</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEM_WR_ADDR_SIZE</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEM_WR_ADDR_INIT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_ATTEN1</name>
                    <addressOffset>0x34</addressOffset>
                    <description>SENS_SAR_ATTEN1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR1_ATTEN</name>
                            <description>2-bit attenuation for each pad  11:1dB  10:6dB  01:3dB  00:0dB</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_ATTEN2</name>
                    <addressOffset>0x38</addressOffset>
                    <description>SENS_SAR_ATTEN2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR2_ATTEN</name>
                            <description>2-bit attenuation for each pad  11:1dB  10:6dB  01:3dB  00:0dB</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_SLAVE_ADDR1</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>SENS_SAR_SLAVE_ADDR1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_MEAS_STATUS</name>
                            <bitOffset>22</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR0</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_SLAVE_ADDR2</name>
                    <addressOffset>0x40</addressOffset>
                    <description>SENS_SAR_SLAVE_ADDR2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR2</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR3</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_SLAVE_ADDR3</name>
                    <addressOffset>0x44</addressOffset>
                    <description>SENS_SAR_SLAVE_ADDR3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TSENS_RDY_OUT</name>
                            <description>indicate temperature sensor out ready</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_OUT</name>
                            <description>temperature sensor data out</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR4</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR5</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_SLAVE_ADDR4</name>
                    <addressOffset>0x48</addressOffset>
                    <description>SENS_SAR_SLAVE_ADDR4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_I2C_DONE</name>
                            <description>indicate I2C done</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_RDATA</name>
                            <description>I2C read data</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR6</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                        <field>
                            <name>SENS_I2C_SLAVE_ADDR7</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>11</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TSENS_CTRL</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>SENS_SAR_TSENS_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TSENS_DUMP_OUT</name>
                            <description>temperature sensor dump out  only active when reg_tsens_power_up_force = 1</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_POWER_UP_FORCE</name>
                            <description>1: dump out &amp; power up controlled by SW  0: by FSM</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_POWER_UP</name>
                            <description>temperature sensor power up</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_CLK_DIV</name>
                            <description>temperature sensor clock divider</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_IN_INV</name>
                            <description>invert temperature sensor data</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_CLK_GATED</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_CLK_INV</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_XPD_FORCE</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TSENS_XPD_WAIT</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_I2C_CTRL</name>
                    <addressOffset>0x50</addressOffset>
                    <description>SENS_SAR_I2C_CTRL</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR_I2C_START_FORCE</name>
                            <description>1: I2C started by SW  0: I2C started by FSM</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR_I2C_START</name>
                            <description>start I2C  only active when reg_sar_i2c_start_force = 1</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR_I2C_CTRL</name>
                            <description>I2C control data  only active when reg_sar_i2c_start_force = 1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_MEAS_START1</name>
                    <addressOffset>0x54</addressOffset>
                    <description>SENS_SAR_MEAS_START1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR1_EN_PAD_FORCE</name>
                            <description>1: SAR ADC1 pad enable bitmap is controlled by SW  0: SAR ADC1 pad enable bitmap is controlled by ULP-coprocessor</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_EN_PAD</name>
                            <description>SAR ADC1 pad enable bitmap  only active when reg_sar1_en_pad_force = 1</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS1_START_FORCE</name>
                            <description>1: SAR ADC1 controller (in RTC) is started by SW  0: SAR ADC1 controller is started by ULP-coprocessor</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS1_START_SAR</name>
                            <description>SAR ADC1 controller (in RTC) starts conversion  only active when reg_meas1_start_force = 1</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS1_DONE_SAR</name>
                            <description>SAR ADC1 conversion done indication</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS1_DATA_SAR</name>
                            <description>SAR ADC1 data</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_CTRL1</name>
                    <addressOffset>0x58</addressOffset>
                    <description>SENS_SAR_TOUCH_CTRL1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_HALL_PHASE_FORCE</name>
                            <description>1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled by FSM in ULP-coprocessor</description>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_XPD_HALL_FORCE</name>
                            <description>1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by FSM in ULP-coprocessor</description>
                            <bitOffset>26</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_OUT_1EN</name>
                            <description>1: wakeup interrupt is generated if SET1 is "touched"  0: wakeup interrupt is generated only if SET1 &amp; SET2 is both "touched"</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_OUT_SEL</name>
                            <description>1: when the counter is greater then the threshold  the touch pad is considered as "touched"  0: when the counter is less than the threshold  the touch pad is considered as "touched"</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_XPD_WAIT</name>
                            <description>the waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_DELAY</name>
                            <description>the meas length (in 8MHz)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_THRES1</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>SENS_SAR_TOUCH_THRES1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_OUT_TH0</name>
                            <description>the threshold for touch pad 0</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_OUT_TH1</name>
                            <description>the threshold for touch pad 1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_THRES2</name>
                    <addressOffset>0x60</addressOffset>
                    <description>SENS_SAR_TOUCH_THRES2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_OUT_TH2</name>
                            <description>the threshold for touch pad 2</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_OUT_TH3</name>
                            <description>the threshold for touch pad 3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_THRES3</name>
                    <addressOffset>0x64</addressOffset>
                    <description>SENS_SAR_TOUCH_THRES3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_OUT_TH4</name>
                            <description>the threshold for touch pad 4</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_OUT_TH5</name>
                            <description>the threshold for touch pad 5</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_THRES4</name>
                    <addressOffset>0x68</addressOffset>
                    <description>SENS_SAR_TOUCH_THRES4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_OUT_TH6</name>
                            <description>the threshold for touch pad 6</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_OUT_TH7</name>
                            <description>the threshold for touch pad 7</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_THRES5</name>
                    <addressOffset>0x6c</addressOffset>
                    <description>SENS_SAR_TOUCH_THRES5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_OUT_TH8</name>
                            <description>the threshold for touch pad 8</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_OUT_TH9</name>
                            <description>the threshold for touch pad 9</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_OUT1</name>
                    <addressOffset>0x70</addressOffset>
                    <description>SENS_SAR_TOUCH_OUT1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT0</name>
                            <description>the counter for touch pad 0</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT1</name>
                            <description>the counter for touch pad 1</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_OUT2</name>
                    <addressOffset>0x74</addressOffset>
                    <description>SENS_SAR_TOUCH_OUT2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT2</name>
                            <description>the counter for touch pad 2</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT3</name>
                            <description>the counter for touch pad 3</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_OUT3</name>
                    <addressOffset>0x78</addressOffset>
                    <description>SENS_SAR_TOUCH_OUT3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT4</name>
                            <description>the counter for touch pad 4</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT5</name>
                            <description>the counter for touch pad 5</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_OUT4</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>SENS_SAR_TOUCH_OUT4</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT6</name>
                            <description>the counter for touch pad 6</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT7</name>
                            <description>the counter for touch pad 7</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_OUT5</name>
                    <addressOffset>0x80</addressOffset>
                    <description>SENS_SAR_TOUCH_OUT5</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT8</name>
                            <description>the counter for touch pad 8</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_OUT9</name>
                            <description>the counter for touch pad 9</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_CTRL2</name>
                    <addressOffset>0x84</addressOffset>
                    <description>SENS_SAR_TOUCH_CTRL2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_MEAS_EN_CLR</name>
                            <description>to clear reg_touch_meas_en</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_SLEEP_CYCLES</name>
                            <description>sleep cycles for timer</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_START_FORCE</name>
                            <description>1: to start touch fsm by SW  0: to start touch fsm by timer</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_START_EN</name>
                            <description>1: start touch fsm  valid when reg_touch_start_force is set</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_START_FSM_EN</name>
                            <description>1: TOUCH_START &amp; TOUCH_XPD is controlled by touch fsm  0: TOUCH_START &amp; TOUCH_XPD is controlled by registers</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_DONE</name>
                            <description>fsm set 1 to indicate touch touch meas is done</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_MEAS_EN</name>
                            <description>10-bit register to indicate which pads are "touched"</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_TOUCH_ENABLE</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>SENS_SAR_TOUCH_ENABLE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_TOUCH_PAD_OUTEN1</name>
                            <description>Bitmap defining SET1 for generating wakeup interrupt. SET1 is "touched" only if at least one of touch pad in SET1 is "touched".</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_PAD_OUTEN2</name>
                            <description>Bitmap defining SET2 for generating wakeup interrupt. SET2 is "touched" only if at least one of touch pad in SET2 is "touched".</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                        <field>
                            <name>SENS_TOUCH_PAD_WORKEN</name>
                            <description>Bitmap defining the working set during the measurement.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>10</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_READ_CTRL2</name>
                    <addressOffset>0x90</addressOffset>
                    <description>SENS_SAR_READ_CTRL2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR2_DATA_INV</name>
                            <description>Invert SAR ADC2 data</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_DIG_FORCE</name>
                            <description>1: SAR ADC2 controlled by DIG ADC2 CTRL or PWDET CTRL  0: SAR ADC2 controlled by RTC ADC2 CTRL</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_PWDET_FORCE</name>
                            <bitOffset>27</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_SAMPLE_NUM</name>
                            <bitOffset>19</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_CLK_GATED</name>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_SAMPLE_BIT</name>
                            <description>00: for 9-bit width  01: for 10-bit width  10: for 11-bit width  11: for 12-bit width</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_SAMPLE_CYCLE</name>
                            <description>sample cycles for SAR ADC2</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_CLK_DIV</name>
                            <description>clock divider</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_MEAS_START2</name>
                    <addressOffset>0x94</addressOffset>
                    <description>SENS_SAR_MEAS_START2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR2_EN_PAD_FORCE</name>
                            <description>1: SAR ADC2 pad enable bitmap is controlled by SW  0: SAR ADC2 pad enable bitmap is controlled by ULP-coprocessor</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_EN_PAD</name>
                            <description>SAR ADC2 pad enable bitmap  only active when reg_sar2_en_pad_force = 1</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS2_START_FORCE</name>
                            <description>1: SAR ADC2 controller (in RTC) is started by SW  0: SAR ADC2 controller is started by ULP-coprocessor</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS2_START_SAR</name>
                            <description>SAR ADC2 controller (in RTC) starts conversion  only active when reg_meas2_start_force = 1</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS2_DONE_SAR</name>
                            <description>SAR ADC2 conversion done indication</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_MEAS2_DATA_SAR</name>
                            <description>SAR ADC2 data</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_DAC_CTRL1</name>
                    <addressOffset>0x98</addressOffset>
                    <description>SENS_SAR_DAC_CTRL1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_DAC_CLK_INV</name>
                            <description>1: invert PDAC_CLK</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_CLK_FORCE_HIGH</name>
                            <description>1: force PDAC_CLK to high</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_CLK_FORCE_LOW</name>
                            <description>1: force PDAC_CLK to low</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_DIG_FORCE</name>
                            <description>1: DAC1 &amp; DAC2 use DMA  0: DAC1 &amp; DAC2 do not use DMA</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DEBUG_BIT_SEL</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>5</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SW_TONE_EN</name>
                            <description>1: enable CW generator  0: disable CW generator</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SW_FSTEP</name>
                            <description>frequency step for CW generator  can be used to adjust the frequency</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>16</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_DAC_CTRL2</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>SENS_SAR_DAC_CTRL2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_DAC_CW_EN2</name>
                            <description>1: to select CW generator as source to PDAC2_DAC[7:0]  0: to select register reg_pdac2_dac[7:0] as source to PDAC2_DAC[7:0]</description>
                            <bitOffset>25</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_CW_EN1</name>
                            <description>1: to select CW generator as source to PDAC1_DAC[7:0]  0: to select register reg_pdac1_dac[7:0] as source to PDAC1_DAC[7:0]</description>
                            <bitOffset>24</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_INV2</name>
                            <description>00: do not invert any bits  01: invert all bits  10: invert MSB  11: invert all bits except MSB</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_INV1</name>
                            <description>00: do not invert any bits  01: invert all bits  10: invert MSB  11: invert all bits except MSB</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_SCALE2</name>
                            <description>00: no scale  01: scale to 1/2  10: scale to 1/4  scale to 1/8</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_SCALE1</name>
                            <description>00: no scale  01: scale to 1/2  10: scale to 1/4  scale to 1/8</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_DC2</name>
                            <description>DC offset for DAC2 CW generator</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>SENS_DAC_DC1</name>
                            <description>DC offset for DAC1 CW generator</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_MEAS_CTRL2</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>SENS_SAR_MEAS_CTRL2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_AMP_SHORT_REF_GND_FORCE</name>
                            <bitOffset>17</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_SHORT_REF_FORCE</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_RST_FB_FORCE</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR2_RSTB_FORCE</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR_RSTB_FSM_IDLE</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_XPD_SAR_FSM_IDLE</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_SHORT_REF_GND_FSM_IDLE</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_SHORT_REF_FSM_IDLE</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_AMP_RST_FB_FSM_IDLE</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_XPD_SAR_AMP_FSM_IDLE</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_DAC_XPD_FSM_IDLE</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>SENS_SAR1_DAC_XPD_FSM</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>4</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SAR_NOUSE</name>
                    <addressOffset>0xf8</addressOffset>
                    <description>SENS_SAR_NOUSE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR_NOUSE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>SENS_SARDATE</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>SENS_SARDATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>SENS_SAR_DATE</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>28</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>CAN</name>
            <baseAddress>0x3ff6b000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>TIMERGROUP1</name>
            <baseAddress>0x3ff60000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>UHCI</name>
            <baseAddress>0x0</baseAddress>
            <registers>
                <register>
                    <name>UHCI_CONF0</name>
                    <addressOffset>0x0</addressOffset>
                    <description>UHCI_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_UART_RX_BRK_EOF_EN</name>
                            <description>Set this bit to enable to use brk char as the end of a data frame.</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_CLK_EN</name>
                            <description>Set this bit to enable clock-gating for read or write registers.</description>
                            <bitOffset>22</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ENCODE_CRC_EN</name>
                            <description>Set this bit to enable crc calculation for data frame when bit6 in the head packet is 1.</description>
                            <bitOffset>21</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_LEN_EOF_EN</name>
                            <description>Set this bit to enable to use packet_len in packet head  when the received data is equal to packet_len  this means the end of a data frame.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_UART_IDLE_EOF_EN</name>
                            <description>Set this bit to enable to use idle time  when the idle time after data frame is satisfied  this means the end of a data frame.</description>
                            <bitOffset>19</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_CRC_REC_EN</name>
                            <description>Set this bit to enable receiver''s ability of crc calculation  when crc_en bit in head packet is 1 then there will be crc bytes after data_frame</description>
                            <bitOffset>18</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_HEAD_EN</name>
                            <description>Set this bit to enable to use head packet  before the data frame.</description>
                            <bitOffset>17</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEPER_EN</name>
                            <description>Set this bit to use special char to separate the data frame.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_MEM_TRANS_EN</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DATA_BURST_EN</name>
                            <description>Set this bit to enable DMA burst MODE</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_INDSCR_BURST_EN</name>
                            <description>Set this bit to enable DMA out links to use burst mode.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTDSCR_BURST_EN</name>
                            <description>Set this bit to enable DMA in links to use burst mode.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_UART2_CE</name>
                            <description>Set this bit to use UART2 to transmit or receive data.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_UART1_CE</name>
                            <description>Set this bit to use UART1 to transmit or receive data.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_UART0_CE</name>
                            <description>Set this bit to use UART to transmit or receive data.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_EOF_MODE</name>
                            <description>Set this bit to produce eof after DMA pops all data  clear this bit to produce eof after DMA pushes all data</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_NO_RESTART_CLR</name>
                            <description>don't use</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_AUTO_WRBACK</name>
                            <description>when in link's length is 0  go on to use the next in link automatically.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_LOOP_TEST</name>
                            <description>Set this bit to enable loop test for out links.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_LOOP_TEST</name>
                            <description>Set this bit to enable loop test for in links.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_AHBM_RST</name>
                            <description>Set this bit to reset dma  ahb interface.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_AHBM_FIFO_RST</name>
                            <description>Set this bit to reset dma ahb fifo.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_RST</name>
                            <description>Set this bit to reset out link operations.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_RST</name>
                            <description>Set this bit to reset in link operations.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_INT_RAW</name>
                    <addressOffset>0x4</addressOffset>
                    <description>UHCI_INT_RAW</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_DMA_INFIFO_FULL_WM_INT_RAW</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_A_Q_INT_RAW</name>
                            <description>When use always_send registers to send a series of short packets it will produce this interrupt when dma has send the short packet.</description>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_S_Q_INT_RAW</name>
                            <description>When use single send registers to send a short packets it will produce this interrupt when dma has send the short packet.</description>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_TOTAL_EOF_INT_RAW</name>
                            <description>When all data have been send  it will produce uhci_out_total_eof_int interrupt.</description>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_EOF_ERR_INT_RAW</name>
                            <description>when there are some errors about eof in outlink descriptor  it will produce uhci_outlink_eof_err_int interrupt.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_EMPTY_INT_RAW</name>
                            <description>when there are not enough in links for DMA it will produce uhci_in_dscr_err_int interrupt.</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DSCR_ERR_INT_RAW</name>
                            <description>when there are some errors about the in link descriptor  it will produce uhci_out_dscr_err_int interrupt.</description>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_ERR_INT_RAW</name>
                            <description>when there are some errors about the out link descriptor  it will produce uhci_in_dscr_err_int interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_EOF_INT_RAW</name>
                            <description>when the current descriptor's eof bit is 1  it will produce uhci_out_eof_int interrupt.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DONE_INT_RAW</name>
                            <description>when a out link descriptor is completed  it will produce uhci_out_done_int interrupt.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_ERR_EOF_INT_RAW</name>
                            <description>when there are some errors about eof in in link descriptor  it will produce uhci_in_err_eof_int interrupt.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_SUC_EOF_INT_RAW</name>
                            <description>when a data packet has been received  it will produce uhci_in_suc_eof_int interrupt.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DONE_INT_RAW</name>
                            <description>when a in link descriptor has been completed it will produce uhci_in_done_int interrupt.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_HUNG_INT_RAW</name>
                            <description>when DMA takes a lot of time to read a data from RAM  it will produce uhci_tx_hung_int interrupt.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_HUNG_INT_RAW</name>
                            <description>when DMA takes a lot of time to receive a data   it will produce uhci_rx_hung_int interrupt.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_START_INT_RAW</name>
                            <description>when DMA detects a separator char it will produce uhci_tx_start_int interrupt.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_START_INT_RAW</name>
                            <description>when a separator char has been send  it will produce uhci_rx_start_int interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_INT_ST</name>
                    <addressOffset>0x8</addressOffset>
                    <description>UHCI_INT_ST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_DMA_INFIFO_FULL_WM_INT_ST</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_A_Q_INT_ST</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_S_Q_INT_ST</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_TOTAL_EOF_INT_ST</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_EOF_ERR_INT_ST</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_EMPTY_INT_ST</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DSCR_ERR_INT_ST</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_ERR_INT_ST</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_EOF_INT_ST</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DONE_INT_ST</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_ERR_EOF_INT_ST</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_SUC_EOF_INT_ST</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DONE_INT_ST</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_HUNG_INT_ST</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_HUNG_INT_ST</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_START_INT_ST</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_START_INT_ST</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_INT_ENA</name>
                    <addressOffset>0xc</addressOffset>
                    <description>UHCI_INT_ENA</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_DMA_INFIFO_FULL_WM_INT_ENA</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_A_Q_INT_ENA</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_S_Q_INT_ENA</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_TOTAL_EOF_INT_ENA</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_EOF_ERR_INT_ENA</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_EMPTY_INT_ENA</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DSCR_ERR_INT_ENA</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_ERR_INT_ENA</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_EOF_INT_ENA</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DONE_INT_ENA</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_ERR_EOF_INT_ENA</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_SUC_EOF_INT_ENA</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DONE_INT_ENA</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_HUNG_INT_ENA</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_HUNG_INT_ENA</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_START_INT_ENA</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_START_INT_ENA</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_INT_CLR</name>
                    <addressOffset>0x10</addressOffset>
                    <description>UHCI_INT_CLR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_DMA_INFIFO_FULL_WM_INT_CLR</name>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_A_Q_INT_CLR</name>
                            <bitOffset>15</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEND_S_Q_INT_CLR</name>
                            <bitOffset>14</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_TOTAL_EOF_INT_CLR</name>
                            <bitOffset>13</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_EOF_ERR_INT_CLR</name>
                            <bitOffset>12</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_EMPTY_INT_CLR</name>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DSCR_ERR_INT_CLR</name>
                            <bitOffset>10</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DSCR_ERR_INT_CLR</name>
                            <bitOffset>9</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_EOF_INT_CLR</name>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_DONE_INT_CLR</name>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_ERR_EOF_INT_CLR</name>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_SUC_EOF_INT_CLR</name>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_DONE_INT_CLR</name>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_HUNG_INT_CLR</name>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_HUNG_INT_CLR</name>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_START_INT_CLR</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_START_INT_CLR</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_STATUS</name>
                    <addressOffset>0x14</addressOffset>
                    <description>UHCI_DMA_OUT_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUT_EMPTY</name>
                            <description>1:DMA in link descriptor's fifo is empty.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUT_FULL</name>
                            <description>1:DMA out link descriptor's fifo is full.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_PUSH</name>
                    <addressOffset>0x18</addressOffset>
                    <description>UHCI_DMA_OUT_PUSH</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUTFIFO_PUSH</name>
                            <description>Set this bit to push data in out link descriptor's fifo.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTFIFO_WDATA</name>
                            <description>This is the data need to be pushed into out link descriptor's fifo.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>9</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_STATUS</name>
                    <addressOffset>0x1c</addressOffset>
                    <description>UHCI_DMA_IN_STATUS</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_RX_ERR_CAUSE</name>
                            <description>This register stores the errors caused in out link descriptor's data packet.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_EMPTY</name>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_IN_FULL</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_POP</name>
                    <addressOffset>0x20</addressOffset>
                    <description>UHCI_DMA_IN_POP</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_INFIFO_POP</name>
                            <description>Set this bit to pop data in in link descriptor's fifo.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_INFIFO_RDATA</name>
                            <description>This register stores the data pop from in link descriptor's fifo.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_LINK</name>
                    <addressOffset>0x24</addressOffset>
                    <description>UHCI_DMA_OUT_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUTLINK_PARK</name>
                            <description>1 the out link descriptor's fsm is in idle state. 0:the out link descriptor's fsm is working.</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_RESTART</name>
                            <description>Set this bit to mount on new out link descriptors</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_START</name>
                            <description>Set this bit to start dealing with the out link descriptors.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_STOP</name>
                            <description>Set this bit to stop dealing with the out link descriptors.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_OUTLINK_ADDR</name>
                            <description>This register stores the least 20 bits of the first out link descriptor's address.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_LINK</name>
                    <addressOffset>0x28</addressOffset>
                    <description>UHCI_DMA_IN_LINK</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_INLINK_PARK</name>
                            <description>1:the in link descriptor's fsm is in idle state.   0:the in link descriptor's fsm is working</description>
                            <bitOffset>31</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_INLINK_RESTART</name>
                            <description>Set this bit to mount on new in link descriptors</description>
                            <bitOffset>30</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_INLINK_START</name>
                            <description>Set this bit to start dealing with the in link descriptors.</description>
                            <bitOffset>29</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_INLINK_STOP</name>
                            <description>Set this bit to stop dealing with the in link descriptors.</description>
                            <bitOffset>28</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_INLINK_AUTO_RET</name>
                            <description>1:when a packet is wrong in link descriptor returns to the descriptor which is lately used.</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_INLINK_ADDR</name>
                            <description>This register stores the least 20 bits of the first in link descriptor's address.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>20</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_CONF1</name>
                    <addressOffset>0x2c</addressOffset>
                    <description>UHCI_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_DMA_INFIFO_FULL_THRS</name>
                            <description>when data amount in link descriptor's fifo is more than this register value  it will produce uhci_dma_infifo_full_wm_int interrupt.</description>
                            <bitOffset>9</bitOffset>
                            <bitWidth>12</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SW_START</name>
                            <description>Set this bit to start inserting the packet header.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_WAIT_SW_START</name>
                            <description>Set this bit to enable software way to add packet header.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_CHECK_OWNER</name>
                            <description>Set this bit to check the owner bit in link descriptor.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_ACK_NUM_RE</name>
                            <description>Set this bit to enable hardware replace ack num in packet header automatically.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_CHECK_SUM_RE</name>
                            <description>Set this bit to enable hardware replace check_sum in packet header automatically.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SAVE_HEAD</name>
                            <description>Set this bit to save packet header .</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_CRC_DISABLE</name>
                            <description>Set this bit to disable crc calculation.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_CHECK_SEQ_EN</name>
                            <description>Set this bit to enable decoder to check seq num in packet header.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_CHECK_SUM_EN</name>
                            <description>Set this bit to enable decoder to check  check_sum in packet header.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_STATE0</name>
                    <addressOffset>0x30</addressOffset>
                    <description>UHCI_STATE0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_STATE0</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_STATE1</name>
                    <addressOffset>0x34</addressOffset>
                    <description>UHCI_STATE1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_STATE1</name>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_EOF_DES_ADDR</name>
                    <addressOffset>0x38</addressOffset>
                    <description>UHCI_DMA_OUT_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUT_EOF_DES_ADDR</name>
                            <description>This register stores the address of out link descriptoir when eof bit in this descriptor is 1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_SUC_EOF_DES_ADDR</name>
                    <addressOffset>0x3c</addressOffset>
                    <description>UHCI_DMA_IN_SUC_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_IN_SUC_EOF_DES_ADDR</name>
                            <description>This register stores the address of in link descriptor when eof bit in this descriptor is 1.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_ERR_EOF_DES_ADDR</name>
                    <addressOffset>0x40</addressOffset>
                    <description>UHCI_DMA_IN_ERR_EOF_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_IN_ERR_EOF_DES_ADDR</name>
                            <description>This register stores the address of in link descriptor when there are some errors in this descriptor.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_EOF_BFR_DES_ADDR</name>
                    <addressOffset>0x44</addressOffset>
                    <description>UHCI_DMA_OUT_EOF_BFR_DES_ADDR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUT_EOF_BFR_DES_ADDR</name>
                            <description>This register stores the address of out link descriptor when there are some errors in this descriptor.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_AHB_TEST</name>
                    <addressOffset>0x48</addressOffset>
                    <description>UHCI_AHB_TEST</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_AHB_TESTADDR</name>
                            <description>The two bits represent ahb bus address bit[20:19]</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>2</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_AHB_TESTMODE</name>
                            <description>bit2 is ahb bus test enable ,bit1 is used to choose wrtie(1) or read(0) mode. bit0 is used to choose test only once(1) or continue(0)</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_DSCR</name>
                    <addressOffset>0x4c</addressOffset>
                    <description>UHCI_DMA_IN_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_INLINK_DSCR</name>
                            <description>The content of current in link descriptor's third dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_DSCR_BF0</name>
                    <addressOffset>0x50</addressOffset>
                    <description>UHCI_DMA_IN_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_INLINK_DSCR_BF0</name>
                            <description>The content of current in link descriptor's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_IN_DSCR_BF1</name>
                    <addressOffset>0x54</addressOffset>
                    <description>UHCI_DMA_IN_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_INLINK_DSCR_BF1</name>
                            <description>The content of current in link descriptor's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_DSCR</name>
                    <addressOffset>0x58</addressOffset>
                    <description>UHCI_DMA_OUT_DSCR</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUTLINK_DSCR</name>
                            <description>The content of current out link descriptor's third dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_DSCR_BF0</name>
                    <addressOffset>0x5c</addressOffset>
                    <description>UHCI_DMA_OUT_DSCR_BF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUTLINK_DSCR_BF0</name>
                            <description>The content of current out link descriptor's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DMA_OUT_DSCR_BF1</name>
                    <addressOffset>0x60</addressOffset>
                    <description>UHCI_DMA_OUT_DSCR_BF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_OUTLINK_DSCR_BF1</name>
                            <description>The content of current out link descriptor's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_ESCAPE_CONF</name>
                    <addressOffset>0x64</addressOffset>
                    <description>UHCI_ESCAPE_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_RX_13_ESC_EN</name>
                            <description>Set this bit to enable  flow control char 0x13 replace when DMA sends data.</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_11_ESC_EN</name>
                            <description>Set this bit to enable  flow control char 0x11 replace when DMA sends data.</description>
                            <bitOffset>6</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_DB_ESC_EN</name>
                            <description>Set this bit to enable  0xdb char replace when DMA sends data.</description>
                            <bitOffset>5</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RX_C0_ESC_EN</name>
                            <description>Set this bit to enable  0xc0 char replace when DMA sends data.</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_13_ESC_EN</name>
                            <description>Set this bit to enable flow control char 0x13 decode when DMA receives data.</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_11_ESC_EN</name>
                            <description>Set this bit to enable  flow control char 0x11 decode when DMA receives data.</description>
                            <bitOffset>2</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_DB_ESC_EN</name>
                            <description>Set this bit to enable  0xdb char decode when DMA receives data.</description>
                            <bitOffset>1</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TX_C0_ESC_EN</name>
                            <description>Set this bit to enable  0xc0 char decode when DMA receives data.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_HUNG_CONF</name>
                    <addressOffset>0x68</addressOffset>
                    <description>UHCI_HUNG_CONF</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_RXFIFO_TIMEOUT_ENA</name>
                            <description>This is the enable bit for DMA  send data timeout</description>
                            <bitOffset>23</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RXFIFO_TIMEOUT_SHIFT</name>
                            <description>The tick count is cleared when its value >=(17'd8000>>reg_rxfifo_timeout_shift)</description>
                            <bitOffset>20</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_RXFIFO_TIMEOUT</name>
                            <description>This register stores the timeout value.when DMA takes more time than this register value to read a data from RAM  it will produce  uhci_rx_hung_int interrupt.</description>
                            <bitOffset>12</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TXFIFO_TIMEOUT_ENA</name>
                            <description>The enable bit for txfifo receive data  timeout</description>
                            <bitOffset>11</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TXFIFO_TIMEOUT_SHIFT</name>
                            <description>The tick count is cleared when its value >=(17'd8000>>reg_txfifo_timeout_shift)</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_TXFIFO_TIMEOUT</name>
                            <description>This register stores the timeout value.when DMA takes more time than this register value to receive a data  it will produce  uhci_tx_hung_int interrupt.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_RX_HEAD</name>
                    <addressOffset>0x70</addressOffset>
                    <description>UHCI_RX_HEAD</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_RX_HEAD</name>
                            <description>This register stores the packet header received by DMA</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_QUICK_SENT</name>
                    <addressOffset>0x74</addressOffset>
                    <description>UHCI_QUICK_SENT</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_ALWAYS_SEND_EN</name>
                            <description>Set this bit to enable continuously send the same short packet</description>
                            <bitOffset>7</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ALWAYS_SEND_NUM</name>
                            <description>The bits are used to choose which short packet</description>
                            <bitOffset>4</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SINGLE_SEND_EN</name>
                            <description>Set this bit to enable  send a short packet</description>
                            <bitOffset>3</bitOffset>
                            <bitWidth>1</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SINGLE_SEND_NUM</name>
                            <description>The bits are used to choose which short packet</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>3</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q0_WORD0</name>
                    <addressOffset>0x78</addressOffset>
                    <description>UHCI_Q0_WORD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q0_WORD0</name>
                            <description>This register stores the content of short packet's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q0_WORD1</name>
                    <addressOffset>0x7c</addressOffset>
                    <description>UHCI_Q0_WORD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q0_WORD1</name>
                            <description>This register stores the content of short packet's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q1_WORD0</name>
                    <addressOffset>0x80</addressOffset>
                    <description>UHCI_Q1_WORD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q1_WORD0</name>
                            <description>This register stores the content of short packet's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q1_WORD1</name>
                    <addressOffset>0x84</addressOffset>
                    <description>UHCI_Q1_WORD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q1_WORD1</name>
                            <description>This register stores the content of short packet's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q2_WORD0</name>
                    <addressOffset>0x88</addressOffset>
                    <description>UHCI_Q2_WORD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q2_WORD0</name>
                            <description>This register stores the content of short packet's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q2_WORD1</name>
                    <addressOffset>0x8c</addressOffset>
                    <description>UHCI_Q2_WORD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q2_WORD1</name>
                            <description>This register stores the content of short packet's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q3_WORD0</name>
                    <addressOffset>0x90</addressOffset>
                    <description>UHCI_Q3_WORD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q3_WORD0</name>
                            <description>This register stores the content of short packet's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q3_WORD1</name>
                    <addressOffset>0x94</addressOffset>
                    <description>UHCI_Q3_WORD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q3_WORD1</name>
                            <description>This register stores the content of short packet's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q4_WORD0</name>
                    <addressOffset>0x98</addressOffset>
                    <description>UHCI_Q4_WORD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q4_WORD0</name>
                            <description>This register stores the content of short packet's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q4_WORD1</name>
                    <addressOffset>0x9c</addressOffset>
                    <description>UHCI_Q4_WORD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q4_WORD1</name>
                            <description>This register stores the content of short packet's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q5_WORD0</name>
                    <addressOffset>0xa0</addressOffset>
                    <description>UHCI_Q5_WORD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q5_WORD0</name>
                            <description>This register stores the content of short packet's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q5_WORD1</name>
                    <addressOffset>0xa4</addressOffset>
                    <description>UHCI_Q5_WORD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q5_WORD1</name>
                            <description>This register stores the content of short packet's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q6_WORD0</name>
                    <addressOffset>0xa8</addressOffset>
                    <description>UHCI_Q6_WORD0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q6_WORD0</name>
                            <description>This register stores the content of short packet's first dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_Q6_WORD1</name>
                    <addressOffset>0xac</addressOffset>
                    <description>UHCI_Q6_WORD1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEND_Q6_WORD1</name>
                            <description>This register stores the content of short packet's second dword</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_ESC_CONF0</name>
                    <addressOffset>0xb0</addressOffset>
                    <description>UHCI_ESC_CONF0</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_SEPER_ESC_CHAR1</name>
                            <description>This register stores the second char used to replace seperator char in data . 0xdc 0xdb replace 0xc0 by default.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEPER_ESC_CHAR0</name>
                            <description>This register stores thee first char used to replace seperator char in data.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_SEPER_CHAR</name>
                            <description>This register stores the seperator char  seperator char is used to seperate the data frame.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_ESC_CONF1</name>
                    <addressOffset>0xb4</addressOffset>
                    <description>UHCI_ESC_CONF1</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_ESC_SEQ0_CHAR1</name>
                            <description>This register stores the second char used to replace the reg_esc_seq0 in data</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ESC_SEQ0_CHAR0</name>
                            <description>This register stores the first char used to replace reg_esc_seq0 in data.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ESC_SEQ0</name>
                            <description>This register stores the first substitute char used to replace the seperator char.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_ESC_CONF2</name>
                    <addressOffset>0xb8</addressOffset>
                    <description>UHCI_ESC_CONF2</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_ESC_SEQ1_CHAR1</name>
                            <description>This register stores the second char used to replace the reg_esc_seq1 in data.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ESC_SEQ1_CHAR0</name>
                            <description>This register stores the first char used to replace the reg_esc_seq1 in data.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ESC_SEQ1</name>
                            <description>This register stores the flow control char to turn on the flow_control</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_ESC_CONF3</name>
                    <addressOffset>0xbc</addressOffset>
                    <description>UHCI_ESC_CONF3</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_ESC_SEQ2_CHAR1</name>
                            <description>This register stores  the second char used to replace the reg_esc_seq2 in data.</description>
                            <bitOffset>16</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ESC_SEQ2_CHAR0</name>
                            <description>This register stores the first char used to replace the reg_esc_seq2 in data.</description>
                            <bitOffset>8</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                        <field>
                            <name>UHCI_ESC_SEQ2</name>
                            <description>This register stores the flow_control char to turn off the flow_control</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>8</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_PKT_THRES</name>
                    <addressOffset>0xc0</addressOffset>
                    <description>UHCI_PKT_THRES</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_PKT_THRS</name>
                            <description>when the amount of packet payload is greater than this value the process of receiving data is done.</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>13</bitWidth>
                        </field>
                    </fields>
                </register>
                <register>
                    <name>UHCI_DATE</name>
                    <addressOffset>0xfc</addressOffset>
                    <description>UHCI_DATE</description>
                    <size>32</size>
                    <resetValue>0x00000000</resetValue>
                    <fields>
                        <field>
                            <name>UHCI_DATE</name>
                            <description>version information</description>
                            <bitOffset>0</bitOffset>
                            <bitWidth>32</bitWidth>
                        </field>
                    </fields>
                </register>
            </registers>
        </peripheral>
        <peripheral>
            <name>SPI0</name>
            <baseAddress>0x3ff43000</baseAddress>
            <registers />
        </peripheral>
        <peripheral>
            <name>EMAC</name>
            <baseAddress>0x3ff69000</baseAddress>
            <registers />
        </peripheral>
    </peripherals>
</device>