/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  reg [2:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_1z;
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_3z) & (in_data[144] | celloutsig_1_4z));
  reg [3:0] _04_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 4'h0;
    else _04_ <= { in_data[8:6], celloutsig_0_0z };
  assign { _00_, _01_[2:0] } = _04_;
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } || { in_data[156:153], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_5z ? { celloutsig_1_6z[7], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z } : { in_data[109:107], celloutsig_1_3z };
  assign celloutsig_0_7z = - { celloutsig_0_2z, 2'h3 };
  assign celloutsig_1_6z = - { celloutsig_1_2z[10:5], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_19z = - { in_data[144:139], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_6z = { _00_, _01_[2:1] } | { _00_, _01_[2], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[175:166], celloutsig_1_0z } | in_data[170:160];
  assign celloutsig_1_3z = ^ celloutsig_1_2z[10:7];
  assign celloutsig_0_0z = ~((in_data[85] & in_data[43]) | in_data[74]);
  assign celloutsig_1_0z = ~((in_data[146] & in_data[122]) | in_data[131]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[124]) | in_data[106]);
  always_latch
    if (!clkin_data[32]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[96]) celloutsig_1_18z = celloutsig_1_8z[2:0];
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & _01_[0]));
  assign _01_[3] = _00_;
  assign { out_data[130:128], out_data[103:96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
