[
   {
      "datasets": [
         {
            "bitwidth": 7, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_mae_00_0000", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_252_mae_00_0299_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_mae_00_0299_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_mae_00_0299.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_252_mae_00_0299", 
                        "params": {
                           "area": "454.282405", 
                           "delay": "1.23", 
                           "ep%": "82.6110839844", 
                           "mae%": "0.0299267578125", 
                           "mre%": "0.9761128765", 
                           "pwr": "0.2515", 
                           "wce%": "0.091552734375", 
                           "wcre%": "1100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235_mae_00_0515_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_mae_00_0515_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_mae_00_0515.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_mae_00_0515", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_193_mae_00_1400_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193_mae_00_1400_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193_mae_00_1400.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_193_mae_00_1400", 
                        "params": {
                           "area": "347.751304", 
                           "delay": "1.2", 
                           "ep%": "94.7448730469", 
                           "mae%": "0.140023986816", 
                           "mre%": "4.1182602414", 
                           "pwr": "0.1929", 
                           "wce%": "0.47607421875", 
                           "wcre%": "4700.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_161_mae_00_2428_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_mae_00_2428_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_mae_00_2428.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_161_mae_00_2428", 
                        "params": {
                           "area": "351.505699", 
                           "delay": "1.3", 
                           "ep%": "95.3979492188", 
                           "mae%": "0.242798034668", 
                           "mre%": "5.3228638822", 
                           "pwr": "0.161", 
                           "wce%": "0.98876953125", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_123_mae_00_4582_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mae_00_4582_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mae_00_4582.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_123_mae_00_4582", 
                        "params": {
                           "area": "280.1721", 
                           "delay": "0.95", 
                           "ep%": "97.5280761719", 
                           "mae%": "0.458239013672", 
                           "mre%": "10.1232678879", 
                           "pwr": "0.1229", 
                           "wce%": "1.93481445312", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_065_mae_01_1330_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_mae_01_1330_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_mae_01_1330.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_065_mae_01_1330", 
                        "params": {
                           "area": "157.2155", 
                           "delay": "0.75", 
                           "ep%": "98.2299804688", 
                           "mae%": "1.13296582031", 
                           "mre%": "17.6837764993", 
                           "pwr": "0.064545", 
                           "wce%": "4.9560546875", 
                           "wcre%": "150.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_034_mae_02_2737_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_mae_02_2737_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_mae_02_2737.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_034_mae_02_2737", 
                        "params": {
                           "area": "114.039899", 
                           "delay": "0.53", 
                           "ep%": "98.3093261719", 
                           "mae%": "2.27368029785", 
                           "mre%": "28.2272457234", 
                           "pwr": "0.034423", 
                           "wce%": "9.86938476562", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_mae_05_0934_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mae_05_0934_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mae_05_0934.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_mae_05_0934", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_wce_00_0000", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_252_wce_00_0916_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_wce_00_0916_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_wce_00_0916.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_252_wce_00_0916", 
                        "params": {
                           "area": "454.282405", 
                           "delay": "1.23", 
                           "ep%": "82.6110839844", 
                           "mae%": "0.0299267578125", 
                           "mre%": "0.9761128765", 
                           "pwr": "0.2515", 
                           "wce%": "0.091552734375", 
                           "wcre%": "1100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235_wce_00_1892_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_wce_00_1892_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_wce_00_1892.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_wce_00_1892", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_193_wce_00_4761_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193_wce_00_4761_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193_wce_00_4761.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_193_wce_00_4761", 
                        "params": {
                           "area": "347.751304", 
                           "delay": "1.2", 
                           "ep%": "94.7448730469", 
                           "mae%": "0.140023986816", 
                           "mre%": "4.1182602414", 
                           "pwr": "0.1929", 
                           "wce%": "0.47607421875", 
                           "wcre%": "4700.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_173_wce_00_9399_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_173_wce_00_9399_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_173_wce_00_9399.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_173_wce_00_9399", 
                        "params": {
                           "area": "374.9707", 
                           "delay": "1.28", 
                           "ep%": "95.21484375", 
                           "mae%": "0.272228942871", 
                           "mre%": "5.6173796241", 
                           "pwr": "0.1735", 
                           "wce%": "0.93994140625", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_161_wce_00_9888_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_wce_00_9888_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_wce_00_9888.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_161_wce_00_9888", 
                        "params": {
                           "area": "351.505699", 
                           "delay": "1.3", 
                           "ep%": "95.3979492188", 
                           "mae%": "0.242798034668", 
                           "mre%": "5.3228638822", 
                           "pwr": "0.161", 
                           "wce%": "0.98876953125", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_123_wce_01_9348_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_wce_01_9348_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_wce_01_9348.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_123_wce_01_9348", 
                        "params": {
                           "area": "280.1721", 
                           "delay": "0.95", 
                           "ep%": "97.5280761719", 
                           "mae%": "0.458239013672", 
                           "mre%": "10.1232678879", 
                           "pwr": "0.1229", 
                           "wce%": "1.93481445312", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_065_wce_04_9561_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_wce_04_9561_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_wce_04_9561.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_065_wce_04_9561", 
                        "params": {
                           "area": "157.2155", 
                           "delay": "0.75", 
                           "ep%": "98.2299804688", 
                           "mae%": "1.13296582031", 
                           "mre%": "17.6837764993", 
                           "pwr": "0.064545", 
                           "wce%": "4.9560546875", 
                           "wcre%": "150.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_034_wce_09_8694_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_wce_09_8694_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_wce_09_8694.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_034_wce_09_8694", 
                        "params": {
                           "area": "114.039899", 
                           "delay": "0.53", 
                           "ep%": "98.3093261719", 
                           "mae%": "2.27368029785", 
                           "mre%": "28.2272457234", 
                           "pwr": "0.034423", 
                           "wce%": "9.86938476562", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_wce_19_0491_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_wce_19_0491_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_wce_19_0491.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_wce_19_0491", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_mre_00_0000", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_252_mre_00_9761_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_mre_00_9761_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_mre_00_9761.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_252_mre_00_9761", 
                        "params": {
                           "area": "454.282405", 
                           "delay": "1.23", 
                           "ep%": "82.6110839844", 
                           "mae%": "0.0299267578125", 
                           "mre%": "0.9761128765", 
                           "pwr": "0.2515", 
                           "wce%": "0.091552734375", 
                           "wcre%": "1100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235_mre_01_4440_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_mre_01_4440_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_mre_01_4440.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_mre_01_4440", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_207_mre_02_8449_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_207_mre_02_8449_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_207_mre_02_8449.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_207_mre_02_8449", 
                        "params": {
                           "area": "403.598001", 
                           "delay": "1.37", 
                           "ep%": "92.5964355469", 
                           "mae%": "0.120226318359", 
                           "mre%": "2.8449478503", 
                           "pwr": "0.207", 
                           "wce%": "0.48828125", 
                           "wcre%": "106.25"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_180_mre_04_9072_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_180_mre_04_9072_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_180_mre_04_9072.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_180_mre_04_9072", 
                        "params": {
                           "area": "364.176801", 
                           "delay": "1.4", 
                           "ep%": "96.044921875", 
                           "mae%": "0.229965148926", 
                           "mre%": "4.9072201363", 
                           "pwr": "0.1805", 
                           "wce%": "0.96435546875", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_152_mre_08_2291_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_152_mre_08_2291_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_152_mre_08_2291.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_152_mre_08_2291", 
                        "params": {
                           "area": "295.659001", 
                           "delay": "1.05", 
                           "ep%": "97.3083496094", 
                           "mae%": "0.449250610352", 
                           "mre%": "8.2290801755", 
                           "pwr": "0.1523", 
                           "wce%": "1.91650390625", 
                           "wcre%": "700.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_123_mre_10_1233_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mre_10_1233_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_mre_10_1233.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_123_mre_10_1233", 
                        "params": {
                           "area": "280.1721", 
                           "delay": "0.95", 
                           "ep%": "97.5280761719", 
                           "mae%": "0.458239013672", 
                           "mre%": "10.1232678879", 
                           "pwr": "0.1229", 
                           "wce%": "1.93481445312", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_065_mre_17_6838_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_mre_17_6838_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_mre_17_6838.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_065_mre_17_6838", 
                        "params": {
                           "area": "157.2155", 
                           "delay": "0.75", 
                           "ep%": "98.2299804688", 
                           "mae%": "1.13296582031", 
                           "mre%": "17.6837764993", 
                           "pwr": "0.064545", 
                           "wce%": "4.9560546875", 
                           "wcre%": "150.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_019_mre_36_9782_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_019_mre_36_9782_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_019_mre_36_9782.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_019_mre_36_9782", 
                        "params": {
                           "area": "76.026598", 
                           "delay": "0.47", 
                           "ep%": "98.4069824219", 
                           "mae%": "3.63324060059", 
                           "mre%": "36.9781702841", 
                           "pwr": "0.018861", 
                           "wce%": "14.4409179688", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_mre_46_8309_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mre_46_8309_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_mre_46_8309.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_mre_46_8309", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_ep_00", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_263_ep_77_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_263_ep_77_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_263_ep_77.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_263_ep_77", 
                        "params": {
                           "area": "492.295704", 
                           "delay": "1.28", 
                           "ep%": "77.6123046875", 
                           "mae%": "0.0253975219727", 
                           "mre%": "0.7175515016", 
                           "pwr": "0.263", 
                           "wce%": "0.091552734375", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_254_ep_79_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_254_ep_79_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_254_ep_79.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_254_ep_79", 
                        "params": {
                           "area": "473.523705", 
                           "delay": "1.28", 
                           "ep%": "79.541015625", 
                           "mae%": "0.0273823852539", 
                           "mre%": "0.7625089997", 
                           "pwr": "0.2541", 
                           "wce%": "0.091552734375", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_252_ep_82_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_ep_82_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_ep_82.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_252_ep_82", 
                        "params": {
                           "area": "454.282405", 
                           "delay": "1.23", 
                           "ep%": "82.6110839844", 
                           "mae%": "0.0299267578125", 
                           "mre%": "0.9761128765", 
                           "pwr": "0.2515", 
                           "wce%": "0.091552734375", 
                           "wcre%": "1100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_238_ep_85_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_238_ep_85_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_238_ep_85.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_238_ep_85", 
                        "params": {
                           "area": "446.773604", 
                           "delay": "1.22", 
                           "ep%": "85.0769042969", 
                           "mae%": "0.0581510620117", 
                           "mre%": "1.6773274716", 
                           "pwr": "0.2381", 
                           "wce%": "0.189208984375", 
                           "wcre%": "700.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_ep_87", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_204_ep_92_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_204_ep_92_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_204_ep_92.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_204_ep_92", 
                        "params": {
                           "area": "399.374302", 
                           "delay": "1.19", 
                           "ep%": "92.8771972656", 
                           "mae%": "0.128693115234", 
                           "mre%": "3.0574817467", 
                           "pwr": "0.2042", 
                           "wce%": "0.48828125", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_161_ep_95_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_ep_95_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_ep_95.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_161_ep_95", 
                        "params": {
                           "area": "351.505699", 
                           "delay": "1.3", 
                           "ep%": "95.3979492188", 
                           "mae%": "0.242798034668", 
                           "mre%": "5.3228638822", 
                           "pwr": "0.161", 
                           "wce%": "0.98876953125", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007_ep_98_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_ep_98_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_ep_98.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_ep_98", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/7x7_unsigned/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/7x7_unsigned/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_277__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_277_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_277_", 
                        "params": {
                           "area": "536.409906", 
                           "delay": "1.2", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.2769", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_252__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_252_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_252_", 
                        "params": {
                           "area": "454.282405", 
                           "delay": "1.23", 
                           "ep%": "82.6110839844", 
                           "mae%": "0.0299267578125", 
                           "mre%": "0.9761128765", 
                           "pwr": "0.2515", 
                           "wce%": "0.091552734375", 
                           "wcre%": "1100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_235__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_235_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_235_", 
                        "params": {
                           "area": "440.203404", 
                           "delay": "1.25", 
                           "ep%": "87.3474121094", 
                           "mae%": "0.0514786987305", 
                           "mre%": "1.444038235", 
                           "pwr": "0.2351", 
                           "wce%": "0.189208984375", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_193__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_193_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_193_", 
                        "params": {
                           "area": "347.751304", 
                           "delay": "1.2", 
                           "ep%": "94.7448730469", 
                           "mae%": "0.140023986816", 
                           "mre%": "4.1182602414", 
                           "pwr": "0.1929", 
                           "wce%": "0.47607421875", 
                           "wcre%": "4700.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_161__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_161_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_161_", 
                        "params": {
                           "area": "351.505699", 
                           "delay": "1.3", 
                           "ep%": "95.3979492188", 
                           "mae%": "0.242798034668", 
                           "mre%": "5.3228638822", 
                           "pwr": "0.161", 
                           "wce%": "0.98876953125", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_123__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_123_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_123_", 
                        "params": {
                           "area": "280.1721", 
                           "delay": "0.95", 
                           "ep%": "97.5280761719", 
                           "mae%": "0.458239013672", 
                           "mre%": "10.1232678879", 
                           "pwr": "0.1229", 
                           "wce%": "1.93481445312", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_065__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_065_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_065_", 
                        "params": {
                           "area": "157.2155", 
                           "delay": "0.75", 
                           "ep%": "98.2299804688", 
                           "mae%": "1.13296582031", 
                           "mre%": "17.6837764993", 
                           "pwr": "0.064545", 
                           "wce%": "4.9560546875", 
                           "wcre%": "150.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_034__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_034_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_034_", 
                        "params": {
                           "area": "114.039899", 
                           "delay": "0.53", 
                           "ep%": "98.3093261719", 
                           "mae%": "2.27368029785", 
                           "mre%": "28.2272457234", 
                           "pwr": "0.034423", 
                           "wce%": "9.86938476562", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul7u_pwr_0_007__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul7u_pwr_0_007_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul7u_pwr_0_007_", 
                        "params": {
                           "area": "35.197499", 
                           "delay": "0.21", 
                           "ep%": "98.4130859375", 
                           "mae%": "5.0934463501", 
                           "mre%": "46.830856844", 
                           "pwr": "0.0068038", 
                           "wce%": "19.0490722656", 
                           "wcre%": "114.306640625"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }
            ], 
            "description": "7-bit unsigned multiplier", 
            "folder": "multiplers/7x7_unsigned", 
            "items": 47
         }, 
         {
            "bitwidth": 8, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_mae_00_0000", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_390_mae_00_0002_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_390_mae_00_0002_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_390_mae_00_0002.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_390_mae_00_0002", 
                        "params": {
                           "area": "682.831508", 
                           "delay": "1.41", 
                           "ep%": "6.25", 
                           "mae%": "0.000190734863281", 
                           "mre%": "0.0052957238", 
                           "pwr": "0.3902", 
                           "wce%": "0.0030517578125", 
                           "wcre%": "22.2222222222"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_380_mae_00_0014_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_380_mae_00_0014_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_380_mae_00_0014.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_380_mae_00_0014", 
                        "params": {
                           "area": "663.590207", 
                           "delay": "1.4", 
                           "ep%": "19.53125", 
                           "mae%": "0.00138282775879", 
                           "mre%": "0.0331777901", 
                           "pwr": "0.3799", 
                           "wce%": "0.0152587890625", 
                           "wcre%": "28.5714285714"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_360_mae_00_0076_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_360_mae_00_0076_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_360_mae_00_0076.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_360_mae_00_0076", 
                        "params": {
                           "area": "660.305105", 
                           "delay": "1.39", 
                           "ep%": "37.3046875", 
                           "mae%": "0.00764131164551", 
                           "mre%": "0.1478099971", 
                           "pwr": "0.3605", 
                           "wce%": "0.0640869140625", 
                           "wcre%": "40.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_311_mae_00_0374_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_311_mae_00_0374_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_311_mae_00_0374.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_311_mae_00_0374", 
                        "params": {
                           "area": "508.251907", 
                           "delay": "1.39", 
                           "ep%": "98.1231689453", 
                           "mae%": "0.0374317169189", 
                           "mre%": "1.2488804629", 
                           "pwr": "0.3114", 
                           "wce%": "0.120544433594", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_206_mae_00_1812_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_206_mae_00_1812_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_206_mae_00_1812.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_206_mae_00_1812", 
                        "params": {
                           "area": "427.5323", 
                           "delay": "1.41", 
                           "ep%": "98.0499267578", 
                           "mae%": "0.181158172607", 
                           "mre%": "4.1647787452", 
                           "pwr": "0.2059", 
                           "wce%": "0.790405273438", 
                           "wcre%": "125.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_084_mae_00_8859_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_084_mae_00_8859_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_084_mae_00_8859.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_084_mae_00_8859", 
                        "params": {
                           "area": "214.470099", 
                           "delay": "0.95", 
                           "ep%": "98.7380981445", 
                           "mae%": "0.885912643433", 
                           "mre%": "13.960159289", 
                           "pwr": "0.083852", 
                           "wce%": "4.28619384766", 
                           "wcre%": "125.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_008_mae_04_8337_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_008_mae_04_8337_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_008_mae_04_8337.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_008_mae_04_8337", 
                        "params": {
                           "area": "41.298399", 
                           "delay": "0.2", 
                           "ep%": "99.2034912109", 
                           "mae%": "4.83369827271", 
                           "mre%": "44.0000481464", 
                           "pwr": "0.0084817", 
                           "wce%": "19.4610595703", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_mae_24_8051_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mae_24_8051_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mae_24_8051.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_mae_24_8051", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0", 
                           "ep%": "99.2202758789", 
                           "mae%": "24.8050689697", 
                           "mre%": "100.0", 
                           "pwr": "0.0", 
                           "wce%": "99.2202758789", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_wce_00_0000", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_386_wce_00_0046_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_386_wce_00_0046_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_386_wce_00_0046.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_386_wce_00_0046", 
                        "params": {
                           "area": "676.261308", 
                           "delay": "1.42", 
                           "ep%": "64.0625", 
                           "mae%": "0.00152587890625", 
                           "mre%": "0.051855476", 
                           "pwr": "0.3855", 
                           "wce%": "0.00457763671875", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_370_wce_00_0168_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_370_wce_00_0168_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_370_wce_00_0168.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_370_wce_00_0168", 
                        "params": {
                           "area": "637.778708", 
                           "delay": "1.4", 
                           "ep%": "75.0", 
                           "mae%": "0.00463723754883", 
                           "mre%": "0.1768299427", 
                           "pwr": "0.3702", 
                           "wce%": "0.0167846679688", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_345_wce_00_0610_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_345_wce_00_0610_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_345_wce_00_0610.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_345_wce_00_0610", 
                        "params": {
                           "area": "604.458406", 
                           "delay": "1.41", 
                           "ep%": "87.5366210938", 
                           "mae%": "0.0173499755859", 
                           "mre%": "0.5857104349", 
                           "pwr": "0.3455", 
                           "wce%": "0.06103515625", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_302_wce_00_1755_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_302_wce_00_1755_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_302_wce_00_1755.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_302_wce_00_1755", 
                        "params": {
                           "area": "542.510804", 
                           "delay": "1.44", 
                           "ep%": "97.7172851562", 
                           "mae%": "0.0565666656494", 
                           "mre%": "2.5572909608", 
                           "pwr": "0.3019", 
                           "wce%": "0.175476074219", 
                           "wcre%": "8300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_206_wce_00_6577_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_206_wce_00_6577_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_206_wce_00_6577.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_206_wce_00_6577", 
                        "params": {
                           "area": "395.619902", 
                           "delay": "1.34", 
                           "ep%": "98.3749389648", 
                           "mae%": "0.18161730957", 
                           "mre%": "4.4198009365", 
                           "pwr": "0.2063", 
                           "wce%": "0.657653808594", 
                           "wcre%": "101.5625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_104_wce_02_4063_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_104_wce_02_4063_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_104_wce_02_4063.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_104_wce_02_4063", 
                        "params": {
                           "area": "239.343001", 
                           "delay": "1.0", 
                           "ep%": "98.9883422852", 
                           "mae%": "0.56464453125", 
                           "mre%": "10.8496765028", 
                           "pwr": "0.1044", 
                           "wce%": "2.40631103516", 
                           "wcre%": "103.125"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_034_wce_08_2092_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_034_wce_08_2092_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_034_wce_08_2092.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_034_wce_08_2092", 
                        "params": {
                           "area": "110.754798", 
                           "delay": "0.58", 
                           "ep%": "99.1638183594", 
                           "mae%": "2.15059881592", 
                           "mre%": "39.7773282667", 
                           "pwr": "0.034352", 
                           "wce%": "8.20922851562", 
                           "wcre%": "7100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_002_wce_27_2415_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_002_wce_27_2415_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_002_wce_27_2415.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_002_wce_27_2415", 
                        "params": {
                           "area": "13.1404", 
                           "delay": "0.1", 
                           "ep%": "99.2202758789", 
                           "mae%": "8.01008357239", 
                           "mre%": "59.6884747576", 
                           "pwr": "0.0016552", 
                           "wce%": "27.2415161133", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_wce_99_2203_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_wce_99_2203_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_wce_99_2203.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_wce_99_2203", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0", 
                           "ep%": "99.2202758789", 
                           "mae%": "24.8050689697", 
                           "mre%": "100.0", 
                           "pwr": "0.0", 
                           "wce%": "99.2202758789", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_mre_00_0000", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_384_mre_00_0234_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_384_mre_00_0234_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_384_mre_00_0234.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_384_mre_00_0234", 
                        "params": {
                           "area": "674.853407", 
                           "delay": "1.42", 
                           "ep%": "17.1875", 
                           "mae%": "0.000953674316406", 
                           "mre%": "0.0234344937", 
                           "pwr": "0.3843", 
                           "wce%": "0.0091552734375", 
                           "wcre%": "28.5714285714"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_364_mre_00_1437_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_364_mre_00_1437_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_364_mre_00_1437.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_364_mre_00_1437", 
                        "params": {
                           "area": "654.204206", 
                           "delay": "1.38", 
                           "ep%": "39.2578125", 
                           "mae%": "0.00758767700195", 
                           "mre%": "0.1436614587", 
                           "pwr": "0.3644", 
                           "wce%": "0.0640869140625", 
                           "wcre%": "40.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_304_mre_00_7956_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_304_mre_00_7956_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_304_mre_00_7956.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_304_mre_00_7956", 
                        "params": {
                           "area": "590.379401", 
                           "delay": "1.13", 
                           "ep%": "69.2596435547", 
                           "mae%": "0.0587310638428", 
                           "mre%": "0.7956420394", 
                           "pwr": "0.3038", 
                           "wce%": "0.445556640625", 
                           "wcre%": "43.5555555556"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_142_mre_04_2029_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_142_mre_04_2029_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_142_mre_04_2029.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_142_mre_04_2029", 
                        "params": {
                           "area": "390.457597", 
                           "delay": "1.09", 
                           "ep%": "87.3138427734", 
                           "mae%": "0.432675704956", 
                           "mre%": "4.2028813062", 
                           "pwr": "0.1425", 
                           "wce%": "2.1484375", 
                           "wcre%": "80.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_029_mre_21_9481_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_029_mre_21_9481_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_029_mre_21_9481.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_029_mre_21_9481", 
                        "params": {
                           "area": "112.162698", 
                           "delay": "0.18", 
                           "ep%": "97.4716186523", 
                           "mae%": "5.08651733398", 
                           "mre%": "21.9481292202", 
                           "pwr": "0.028669", 
                           "wce%": "49.2263793945", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_mre_100_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mre_100_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_mre_100_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_mre_100_0000", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0", 
                           "ep%": "99.2202758789", 
                           "mae%": "24.8050689697", 
                           "mre%": "100.0", 
                           "pwr": "0.0", 
                           "wce%": "99.2202758789", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_ep_00", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_388_ep_09_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_388_ep_09_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_388_ep_09.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_388_ep_09", 
                        "params": {
                           "area": "683.300809", 
                           "delay": "1.35", 
                           "ep%": "9.375", 
                           "mae%": "0.018310546875", 
                           "mre%": "0.1290791119", 
                           "pwr": "0.3879", 
                           "wce%": "0.29296875", 
                           "wcre%": "28.5714285714"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_371_ep_19_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_371_ep_19_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_371_ep_19.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_371_ep_19", 
                        "params": {
                           "area": "661.243706", 
                           "delay": "1.36", 
                           "ep%": "19.82421875", 
                           "mae%": "1.11608505249", 
                           "mre%": "2.6384056738", 
                           "pwr": "0.371", 
                           "wce%": "15.52734375", 
                           "wcre%": "44.4444444444"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_356_ep_29_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_356_ep_29_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_356_ep_29.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_356_ep_29", 
                        "params": {
                           "area": "632.616405", 
                           "delay": "1.38", 
                           "ep%": "29.931640625", 
                           "mae%": "0.0565111694336", 
                           "mre%": "0.5138953143", 
                           "pwr": "0.3556", 
                           "wce%": "1.14135742188", 
                           "wcre%": "64.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_329_ep_39_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_329_ep_39_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_329_ep_39.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_329_ep_39", 
                        "params": {
                           "area": "606.804903", 
                           "delay": "1.36", 
                           "ep%": "39.9291992188", 
                           "mae%": "0.133138900757", 
                           "mre%": "1.0449041894", 
                           "pwr": "0.3292", 
                           "wce%": "2.37731933594", 
                           "wcre%": "64.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_309_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_309_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_309_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_309_ep_49", 
                        "params": {
                           "area": "604.927701", 
                           "delay": "1.26", 
                           "ep%": "49.9267578125", 
                           "mae%": "0.357030334473", 
                           "mre%": "2.0645403357", 
                           "pwr": "0.3093", 
                           "wce%": "5.24291992188", 
                           "wcre%": "64.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_254_ep_64_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_254_ep_64_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_254_ep_64.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_254_ep_64", 
                        "params": {
                           "area": "506.844001", 
                           "delay": "1.42", 
                           "ep%": "64.7338867188", 
                           "mae%": "0.253026931763", 
                           "mre%": "1.9859357887", 
                           "pwr": "0.2544", 
                           "wce%": "2.78625488281", 
                           "wcre%": "64.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_189_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_189_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_189_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_189_ep_74", 
                        "params": {
                           "area": "437.387598", 
                           "delay": "1.48", 
                           "ep%": "74.9130249023", 
                           "mae%": "1.54305026245", 
                           "mre%": "7.4580379643", 
                           "pwr": "0.1888", 
                           "wce%": "13.9221191406", 
                           "wcre%": "152.380952381"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_061_ep_88_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_061_ep_88_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_061_ep_88.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_061_ep_88", 
                        "params": {
                           "area": "220.570996", 
                           "delay": "0.26", 
                           "ep%": "88.7115478516", 
                           "mae%": "4.83602583313", 
                           "mre%": "15.6569060675", 
                           "pwr": "0.060933", 
                           "wce%": "49.2218017578", 
                           "wcre%": "66.6666666667"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_ep_99", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0", 
                           "ep%": "99.2202758789", 
                           "mae%": "24.8050689697", 
                           "mre%": "100.0", 
                           "pwr": "0.0", 
                           "wce%": "99.2202758789", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/8x8_unsigned/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/8x8_unsigned/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_391__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_391_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_391_", 
                        "params": {
                           "area": "709.581609", 
                           "delay": "1.43", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.3906", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_386__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_386__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_386_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_386_", 
                        "params": {
                           "area": "676.261308", 
                           "delay": "1.42", 
                           "ep%": "64.0625", 
                           "mae%": "0.00152587890625", 
                           "mre%": "0.051855476", 
                           "pwr": "0.3855", 
                           "wce%": "0.00457763671875", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_370__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_370__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_370_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_370_", 
                        "params": {
                           "area": "637.778708", 
                           "delay": "1.4", 
                           "ep%": "75.0", 
                           "mae%": "0.00463723754883", 
                           "mre%": "0.1768299427", 
                           "pwr": "0.3702", 
                           "wce%": "0.0167846679688", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_344__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_344__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_344_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_344_", 
                        "params": {
                           "area": "624.169005", 
                           "delay": "1.4", 
                           "ep%": "74.8046875", 
                           "mae%": "0.0171691131592", 
                           "mre%": "0.5105902862", 
                           "pwr": "0.3436", 
                           "wce%": "0.0823974609375", 
                           "wcre%": "200.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_276__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_276__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_276_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_276_", 
                        "params": {
                           "area": "511.537004", 
                           "delay": "1.37", 
                           "ep%": "96.3684082031", 
                           "mae%": "0.0645238037109", 
                           "mre%": "1.8981279722", 
                           "pwr": "0.2758", 
                           "wce%": "0.245666503906", 
                           "wcre%": "150.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_195__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_195__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_195_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_195_", 
                        "params": {
                           "area": "401.7208", 
                           "delay": "1.52", 
                           "ep%": "98.1552124023", 
                           "mae%": "0.204699295044", 
                           "mre%": "4.7346007732", 
                           "pwr": "0.1948", 
                           "wce%": "0.892639160156", 
                           "wcre%": "700.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_095__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_095__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_095_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_095_", 
                        "params": {
                           "area": "228.549099", 
                           "delay": "1.08", 
                           "ep%": "99.0478515625", 
                           "mae%": "0.673844665527", 
                           "mre%": "12.1384028228", 
                           "pwr": "0.09495", 
                           "wce%": "2.93731689453", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_031__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_031__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_031_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_031_", 
                        "params": {
                           "area": "96.675799", 
                           "delay": "0.53", 
                           "ep%": "99.1638183594", 
                           "mae%": "2.27563204956", 
                           "mre%": "28.4198079362", 
                           "pwr": "0.031418", 
                           "wce%": "9.08355712891", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_002__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_002__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_002_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_002_", 
                        "params": {
                           "area": "15.486899", 
                           "delay": "0.1", 
                           "ep%": "99.2126464844", 
                           "mae%": "7.41265206909", 
                           "mre%": "57.8109447611", 
                           "pwr": "0.0019429", 
                           "wce%": "25.78125", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8u_pwr_0_000__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8u_pwr_0_000_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8u_pwr_0_000_", 
                        "params": {
                           "area": "0.0", 
                           "delay": "0", 
                           "ep%": "99.2202758789", 
                           "mae%": "24.8050689697", 
                           "mre%": "100.0", 
                           "pwr": "0.0", 
                           "wce%": "99.2202758789", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993"
                  ]
               }
            ], 
            "description": "8-bit unsigned multiplier", 
            "folder": "multiplers/8x8_unsigned", 
            "items": 46
         }, 
         {
            "bitwidth": 11, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_mae_00_0000", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_707_mae_00_0195_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707_mae_00_0195_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707_mae_00_0195.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_707_mae_00_0195", 
                        "params": {
                           "area": "1085.021604", 
                           "delay": "2.4", 
                           "ep%": "99.7128009796", 
                           "mae%": "0.0194514477253", 
                           "mre%": "0.7962511002", 
                           "pwr": "0.7067", 
                           "wce%": "0.098443031311", 
                           "wcre%": "2460.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_657_mae_00_0337_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657_mae_00_0337_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657_mae_00_0337.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_657_mae_00_0337", 
                        "params": {
                           "area": "1066.718903", 
                           "delay": "1.6", 
                           "ep%": "99.8387336731", 
                           "mae%": "0.0337147228718", 
                           "mre%": "1.1457789785", 
                           "pwr": "0.6568", 
                           "wce%": "0.199937820435", 
                           "wcre%": "4352.17391304"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_517_mae_00_0903_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517_mae_00_0903_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517_mae_00_0903.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_517_mae_00_0903", 
                        "params": {
                           "area": "845.678607", 
                           "delay": "1.98", 
                           "ep%": "99.8664140701", 
                           "mae%": "0.0902887794971", 
                           "mre%": "3.0003151541", 
                           "pwr": "0.5169", 
                           "wce%": "0.473594665527", 
                           "wcre%": "6312.5"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_410_mae_00_1801_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410_mae_00_1801_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410_mae_00_1801.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_410_mae_00_1801", 
                        "params": {
                           "area": "694.094703", 
                           "delay": "1.44", 
                           "ep%": "99.8815536499", 
                           "mae%": "0.18011886096", 
                           "mre%": "4.9595147171", 
                           "pwr": "0.4098", 
                           "wce%": "0.992226600647", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_311_mae_00_3835_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311_mae_00_3835_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311_mae_00_3835.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_311_mae_00_3835", 
                        "params": {
                           "area": "561.752102", 
                           "delay": "1.54", 
                           "ep%": "99.8914718628", 
                           "mae%": "0.383494657278", 
                           "mre%": "9.1780422544", 
                           "pwr": "0.3109", 
                           "wce%": "1.99041366577", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_236_mae_01_1764_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_mae_01_1764_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_mae_01_1764.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_236_mae_01_1764", 
                        "params": {
                           "area": "524.208093", 
                           "delay": "1.13", 
                           "ep%": "99.9009847641", 
                           "mae%": "1.17643465281", 
                           "mre%": "19.9511218423", 
                           "pwr": "0.2365", 
                           "wce%": "6.03113174438", 
                           "wcre%": "3051.51515152"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_wce_00_0000", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_728_wce_00_0942_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_728_wce_00_0942_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_728_wce_00_0942.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_728_wce_00_0942", 
                        "params": {
                           "area": "1081.736506", 
                           "delay": "2.38", 
                           "ep%": "99.7510433197", 
                           "mae%": "0.0194864110947", 
                           "mre%": "0.8411172367", 
                           "pwr": "0.7281", 
                           "wce%": "0.0942468643188", 
                           "wcre%": "3740.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_707_wce_00_0984_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707_wce_00_0984_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707_wce_00_0984.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_707_wce_00_0984", 
                        "params": {
                           "area": "1085.021604", 
                           "delay": "2.4", 
                           "ep%": "99.7128009796", 
                           "mae%": "0.0194514477253", 
                           "mre%": "0.7962511002", 
                           "pwr": "0.7067", 
                           "wce%": "0.098443031311", 
                           "wcre%": "2460.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_657_wce_00_1999_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657_wce_00_1999_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657_wce_00_1999.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_657_wce_00_1999", 
                        "params": {
                           "area": "1066.718903", 
                           "delay": "1.6", 
                           "ep%": "99.8387336731", 
                           "mae%": "0.0337147228718", 
                           "mre%": "1.1457789785", 
                           "pwr": "0.6568", 
                           "wce%": "0.199937820435", 
                           "wcre%": "4352.17391304"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_517_wce_00_4736_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517_wce_00_4736_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517_wce_00_4736.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_517_wce_00_4736", 
                        "params": {
                           "area": "845.678607", 
                           "delay": "1.98", 
                           "ep%": "99.8664140701", 
                           "mae%": "0.0902887794971", 
                           "mre%": "3.0003151541", 
                           "pwr": "0.5169", 
                           "wce%": "0.473594665527", 
                           "wcre%": "6312.5"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_410_wce_00_9922_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410_wce_00_9922_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410_wce_00_9922.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_410_wce_00_9922", 
                        "params": {
                           "area": "694.094703", 
                           "delay": "1.44", 
                           "ep%": "99.8815536499", 
                           "mae%": "0.18011886096", 
                           "mre%": "4.9595147171", 
                           "pwr": "0.4098", 
                           "wce%": "0.992226600647", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_311_wce_01_9904_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311_wce_01_9904_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311_wce_01_9904.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_311_wce_01_9904", 
                        "params": {
                           "area": "561.752102", 
                           "delay": "1.54", 
                           "ep%": "99.8914718628", 
                           "mae%": "0.383494657278", 
                           "mre%": "9.1780422544", 
                           "pwr": "0.3109", 
                           "wce%": "1.99041366577", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_236_wce_06_0311_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_wce_06_0311_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_wce_06_0311.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_236_wce_06_0311", 
                        "params": {
                           "area": "524.208093", 
                           "delay": "1.13", 
                           "ep%": "99.9009847641", 
                           "mae%": "1.17643465281", 
                           "mre%": "19.9511218423", 
                           "pwr": "0.2365", 
                           "wce%": "6.03113174438", 
                           "wcre%": "3051.51515152"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_mre_00_0000", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_784_mre_00_6399_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_784_mre_00_6399_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_784_mre_00_6399.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_784_mre_00_6399", 
                        "params": {
                           "area": "1146.969208", 
                           "delay": "1.84", 
                           "ep%": "99.5910167694", 
                           "mae%": "0.0179903366566", 
                           "mre%": "0.6398899738", 
                           "pwr": "0.7841", 
                           "wce%": "0.0977277755737", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_707_mre_00_7963_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707_mre_00_7963_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707_mre_00_7963.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_707_mre_00_7963", 
                        "params": {
                           "area": "1085.021604", 
                           "delay": "2.4", 
                           "ep%": "99.7128009796", 
                           "mae%": "0.0194514477253", 
                           "mre%": "0.7962511002", 
                           "pwr": "0.7067", 
                           "wce%": "0.098443031311", 
                           "wcre%": "2460.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_657_mre_01_1458_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657_mre_01_1458_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657_mre_01_1458.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_657_mre_01_1458", 
                        "params": {
                           "area": "1066.718903", 
                           "delay": "1.6", 
                           "ep%": "99.8387336731", 
                           "mae%": "0.0337147228718", 
                           "mre%": "1.1457789785", 
                           "pwr": "0.6568", 
                           "wce%": "0.199937820435", 
                           "wcre%": "4352.17391304"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_640_mre_02_2845_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_640_mre_02_2845_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_640_mre_02_2845.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_640_mre_02_2845", 
                        "params": {
                           "area": "1027.767003", 
                           "delay": "1.8", 
                           "ep%": "99.8233556747", 
                           "mae%": "0.100122031927", 
                           "mre%": "2.2845398918", 
                           "pwr": "0.6405", 
                           "wce%": "0.496411323547", 
                           "wcre%": "4166.66666667"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_517_mre_03_0003_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517_mre_03_0003_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517_mre_03_0003.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_517_mre_03_0003", 
                        "params": {
                           "area": "845.678607", 
                           "delay": "1.98", 
                           "ep%": "99.8664140701", 
                           "mae%": "0.0902887794971", 
                           "mre%": "3.0003151541", 
                           "pwr": "0.5169", 
                           "wce%": "0.473594665527", 
                           "wcre%": "6312.5"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_410_mre_04_9595_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410_mre_04_9595_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410_mre_04_9595.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_410_mre_04_9595", 
                        "params": {
                           "area": "694.094703", 
                           "delay": "1.44", 
                           "ep%": "99.8815536499", 
                           "mae%": "0.18011886096", 
                           "mre%": "4.9595147171", 
                           "pwr": "0.4098", 
                           "wce%": "0.992226600647", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_311_mre_09_1780_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311_mre_09_1780_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311_mre_09_1780.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_311_mre_09_1780", 
                        "params": {
                           "area": "561.752102", 
                           "delay": "1.54", 
                           "ep%": "99.8914718628", 
                           "mae%": "0.383494657278", 
                           "mre%": "9.1780422544", 
                           "pwr": "0.3109", 
                           "wce%": "1.99041366577", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_236_mre_19_9511_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_mre_19_9511_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_mre_19_9511.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_236_mre_19_9511", 
                        "params": {
                           "area": "524.208093", 
                           "delay": "1.13", 
                           "ep%": "99.9009847641", 
                           "mae%": "1.17643465281", 
                           "mre%": "19.9511218423", 
                           "pwr": "0.2365", 
                           "wce%": "6.03113174438", 
                           "wcre%": "3051.51515152"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_ep_00", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_834_ep_98_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_834_ep_98_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_834_ep_98.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_834_ep_98", 
                        "params": {
                           "area": "1222.52651", 
                           "delay": "2.08", 
                           "ep%": "98.2769012451", 
                           "mae%": "0.102385148525", 
                           "mre%": "1.8403410498", 
                           "pwr": "0.8339", 
                           "wce%": "0.19953250885", 
                           "wcre%": "220.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_236_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_236_ep_99", 
                        "params": {
                           "area": "524.208093", 
                           "delay": "1.13", 
                           "ep%": "99.9009847641", 
                           "mae%": "1.17643465281", 
                           "mre%": "19.9511218423", 
                           "pwr": "0.2365", 
                           "wce%": "6.03113174438", 
                           "wcre%": "3051.51515152"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/11x11_unsigned/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/11x11_unsigned/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_930__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_930_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_930_", 
                        "params": {
                           "area": "1340.790122", 
                           "delay": "2.08", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.9305", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_707__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_707_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_707_", 
                        "params": {
                           "area": "1085.021604", 
                           "delay": "2.4", 
                           "ep%": "99.7128009796", 
                           "mae%": "0.0194514477253", 
                           "mre%": "0.7962511002", 
                           "pwr": "0.7067", 
                           "wce%": "0.098443031311", 
                           "wcre%": "2460.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_657__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_657_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_657_", 
                        "params": {
                           "area": "1066.718903", 
                           "delay": "1.6", 
                           "ep%": "99.8387336731", 
                           "mae%": "0.0337147228718", 
                           "mre%": "1.1457789785", 
                           "pwr": "0.6568", 
                           "wce%": "0.199937820435", 
                           "wcre%": "4352.17391304"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_517__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_517_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_517_", 
                        "params": {
                           "area": "845.678607", 
                           "delay": "1.98", 
                           "ep%": "99.8664140701", 
                           "mae%": "0.0902887794971", 
                           "mre%": "3.0003151541", 
                           "pwr": "0.5169", 
                           "wce%": "0.473594665527", 
                           "wcre%": "6312.5"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_410__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_410_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_410_", 
                        "params": {
                           "area": "694.094703", 
                           "delay": "1.44", 
                           "ep%": "99.8815536499", 
                           "mae%": "0.18011886096", 
                           "mre%": "4.9595147171", 
                           "pwr": "0.4098", 
                           "wce%": "0.992226600647", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_311__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_311_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_311_", 
                        "params": {
                           "area": "561.752102", 
                           "delay": "1.54", 
                           "ep%": "99.8914718628", 
                           "mae%": "0.383494657278", 
                           "mre%": "9.1780422544", 
                           "pwr": "0.3109", 
                           "wce%": "1.99041366577", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul11u_pwr_0_236__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul11u_pwr_0_236_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul11u_pwr_0_236_", 
                        "params": {
                           "area": "524.208093", 
                           "delay": "1.13", 
                           "ep%": "99.9009847641", 
                           "mae%": "1.17643465281", 
                           "mre%": "19.9511218423", 
                           "pwr": "0.2365", 
                           "wce%": "6.03113174438", 
                           "wcre%": "3051.51515152"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145/2966986.2967021"
                  ]
               }
            ], 
            "description": "11-bit unsigned multiplier", 
            "folder": "multiplers/11x11_unsigned", 
            "items": 34
         }, 
         {
            "bitwidth": 12, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_mae_00_0000", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_152_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_152_mae_00_0000", 
                        "params": {
                           "area": "1584.826127", 
                           "delay": "2.28", 
                           "ep%": "50.0", 
                           "mae%": "7.45058059692e-06", 
                           "mre%": "0.0006205665", 
                           "pwr": "1.1522", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_142_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_142_mae_00_0000", 
                        "params": {
                           "area": "1556.668126", 
                           "delay": "2.27", 
                           "ep%": "68.75", 
                           "mae%": "2.53319740295e-05", 
                           "mre%": "0.0019121215", 
                           "pwr": "1.1421", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_090_mae_00_0002_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_mae_00_0002_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_mae_00_0002.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_090_mae_00_0002", 
                        "params": {
                           "area": "1469.378325", 
                           "delay": "2.34", 
                           "ep%": "89.0625", 
                           "mae%": "0.000192224979401", 
                           "mre%": "0.0118528345", 
                           "pwr": "1.0901", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_009_mae_00_0011_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_mae_00_0011_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_mae_00_0011.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_009_mae_00_0011", 
                        "params": {
                           "area": "1337.035722", 
                           "delay": "2.45", 
                           "ep%": "96.484375", 
                           "mae%": "0.00114589929581", 
                           "mre%": "0.0566751845", 
                           "pwr": "1.0089", 
                           "wce%": "0.00458359718323", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_817_mae_00_0058_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_817_mae_00_0058_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_817_mae_00_0058.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_817_mae_00_0058", 
                        "params": {
                           "area": "1131.482312", 
                           "delay": "2.88", 
                           "ep%": "99.9855041504", 
                           "mae%": "0.0057852268219", 
                           "mre%": "0.2983296437", 
                           "pwr": "0.8167", 
                           "wce%": "0.0248908996582", 
                           "wcre%": "3601.78571429"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_511_mae_00_0732_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_511_mae_00_0732_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_511_mae_00_0732.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_511_mae_00_0732", 
                        "params": {
                           "area": "768.713409", 
                           "delay": "2.23", 
                           "ep%": "99.8352050781", 
                           "mae%": "0.0732436776161", 
                           "mre%": "1.6719163292", 
                           "pwr": "0.5115", 
                           "wce%": "0.292974710464", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_273_mae_00_3769_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_273_mae_00_3769_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_273_mae_00_3769.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_273_mae_00_3769", 
                        "params": {
                           "area": "542.041505", 
                           "delay": "1.22", 
                           "ep%": "99.8550415039", 
                           "mae%": "0.376893281937", 
                           "mre%": "5.0071793332", 
                           "pwr": "0.2729", 
                           "wce%": "1.50757431984", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_069_mae_02_7222_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_069_mae_02_7222_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_069_mae_02_7222.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_069_mae_02_7222", 
                        "params": {
                           "area": "195.228799", 
                           "delay": "0.89", 
                           "ep%": "99.9504089355", 
                           "mae%": "2.72216945887", 
                           "mre%": "26.7823603064", 
                           "pwr": "0.0685", 
                           "wce%": "10.8886778355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_mae_18_7378_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mae_18_7378_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mae_18_7378.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_mae_18_7378", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_wce_00_0000", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_156_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_156_wce_00_0000", 
                        "params": {
                           "area": "1598.905127", 
                           "delay": "2.29", 
                           "ep%": "87.5", 
                           "mae%": "5.36441802979e-06", 
                           "mre%": "0.0003825478", 
                           "pwr": "1.1559", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "50.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_152_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_152_wce_00_0000", 
                        "params": {
                           "area": "1584.826127", 
                           "delay": "2.28", 
                           "ep%": "50.0", 
                           "mae%": "7.45058059692e-06", 
                           "mre%": "0.0006205665", 
                           "pwr": "1.1522", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_142_wce_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_wce_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_wce_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_142_wce_00_0001", 
                        "params": {
                           "area": "1556.668126", 
                           "delay": "2.27", 
                           "ep%": "68.75", 
                           "mae%": "2.53319740295e-05", 
                           "mre%": "0.0019121215", 
                           "pwr": "1.1421", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_090_wce_00_0008_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_wce_00_0008_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_090_wce_00_0008.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_090_wce_00_0008", 
                        "params": {
                           "area": "1469.378325", 
                           "delay": "2.34", 
                           "ep%": "89.0625", 
                           "mae%": "0.000192224979401", 
                           "mre%": "0.0118528345", 
                           "pwr": "1.0901", 
                           "wce%": "0.000768899917603", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_009_wce_00_0046_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_wce_00_0046_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_009_wce_00_0046.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_009_wce_00_0046", 
                        "params": {
                           "area": "1337.035722", 
                           "delay": "2.45", 
                           "ep%": "96.484375", 
                           "mae%": "0.00114589929581", 
                           "mre%": "0.0566751845", 
                           "pwr": "1.0089", 
                           "wce%": "0.00458359718323", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_817_wce_00_0249_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_817_wce_00_0249_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_817_wce_00_0249.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_817_wce_00_0249", 
                        "params": {
                           "area": "1131.482312", 
                           "delay": "2.88", 
                           "ep%": "99.9855041504", 
                           "mae%": "0.0057852268219", 
                           "mre%": "0.2983296437", 
                           "pwr": "0.8167", 
                           "wce%": "0.0248908996582", 
                           "wcre%": "3601.78571429"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_511_wce_00_2930_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_511_wce_00_2930_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_511_wce_00_2930.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_511_wce_00_2930", 
                        "params": {
                           "area": "768.713409", 
                           "delay": "2.23", 
                           "ep%": "99.8352050781", 
                           "mae%": "0.0732436776161", 
                           "mre%": "1.6719163292", 
                           "pwr": "0.5115", 
                           "wce%": "0.292974710464", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_237_wce_01_9043_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_237_wce_01_9043_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_237_wce_01_9043.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_237_wce_01_9043", 
                        "params": {
                           "area": "461.321902", 
                           "delay": "1.48", 
                           "ep%": "99.9404907227", 
                           "mae%": "0.476075708866", 
                           "mre%": "7.4302389662", 
                           "pwr": "0.2367", 
                           "wce%": "1.90430283546", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_055_wce_12_0606_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_055_wce_12_0606_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_055_wce_12_0606.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_055_wce_12_0606", 
                        "params": {
                           "area": "167.540099", 
                           "delay": "0.62", 
                           "ep%": "99.949836731", 
                           "mae%": "3.01513791084", 
                           "mre%": "26.7097565326", 
                           "pwr": "0.05525", 
                           "wce%": "12.0605528355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_wce_74_9512_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_wce_74_9512_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_wce_74_9512.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_wce_74_9512", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_mre_00_0000", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_156_mre_00_0004_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_mre_00_0004_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_156_mre_00_0004.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_156_mre_00_0004", 
                        "params": {
                           "area": "1598.905127", 
                           "delay": "2.29", 
                           "ep%": "87.5", 
                           "mae%": "5.36441802979e-06", 
                           "mre%": "0.0003825478", 
                           "pwr": "1.1559", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "50.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_142_mre_00_0019_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mre_00_0019_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_142_mre_00_0019.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_142_mre_00_0019", 
                        "params": {
                           "area": "1556.668126", 
                           "delay": "2.27", 
                           "ep%": "68.75", 
                           "mae%": "2.53319740295e-05", 
                           "mre%": "0.0019121215", 
                           "pwr": "1.1421", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_120_mre_00_0050_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_120_mre_00_0050_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_120_mre_00_0050.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_120_mre_00_0050", 
                        "params": {
                           "area": "1514.900426", 
                           "delay": "2.25", 
                           "ep%": "81.25", 
                           "mae%": "7.30156898499e-05", 
                           "mre%": "0.0049886679", 
                           "pwr": "1.1203", 
                           "wce%": "0.000292062759399", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_053_mre_00_0265_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_053_mre_00_0265_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_053_mre_00_0265.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_053_mre_00_0265", 
                        "params": {
                           "area": "1405.084223", 
                           "delay": "2.32", 
                           "ep%": "93.75", 
                           "mae%": "0.000478327274323", 
                           "mre%": "0.0264971986", 
                           "pwr": "1.0528", 
                           "wce%": "0.00191330909729", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_925_mre_00_1641_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_925_mre_00_1641_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_925_mre_00_1641.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_925_mre_00_1641", 
                        "params": {
                           "area": "1274.61882", 
                           "delay": "2.22", 
                           "ep%": "96.8627929688", 
                           "mae%": "0.00705868005753", 
                           "mre%": "0.1641052307", 
                           "pwr": "0.9255", 
                           "wce%": "0.0282347202301", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_670_mre_00_8671_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_670_mre_00_8671_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_670_mre_00_8671.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_670_mre_00_8671", 
                        "params": {
                           "area": "993.508111", 
                           "delay": "2.31", 
                           "ep%": "99.6826171875", 
                           "mae%": "0.0305190682411", 
                           "mre%": "0.8671139854", 
                           "pwr": "0.6698", 
                           "wce%": "0.122076272964", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_369_mre_03_2874_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_369_mre_03_2874_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_369_mre_03_2874.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_369_mre_03_2874", 
                        "params": {
                           "area": "617.598806", 
                           "delay": "1.8", 
                           "ep%": "99.9038696289", 
                           "mae%": "0.183106958866", 
                           "mre%": "3.287425396", 
                           "pwr": "0.3687", 
                           "wce%": "0.732427835464", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_106_mre_15_7923_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_106_mre_15_7923_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_106_mre_15_7923.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_106_mre_15_7923", 
                        "params": {
                           "area": "267.031701", 
                           "delay": "0.81", 
                           "ep%": "99.9454498291", 
                           "mae%": "1.52588009834", 
                           "mre%": "15.7923418406", 
                           "pwr": "0.1061", 
                           "wce%": "6.10352158546", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_mre_87_9786_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mre_87_9786_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_mre_87_9786.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_mre_87_9786", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_ep_00", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_039_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_039_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_039_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_039_ep_49", 
                        "params": {
                           "area": "1474.540624", 
                           "delay": "2.18", 
                           "ep%": "49.9877929688", 
                           "mae%": "0.00610202550888", 
                           "mre%": "0.1170711724", 
                           "pwr": "1.0393", 
                           "wce%": "0.0244081020355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_034_ep_62_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_034_ep_62_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_034_ep_62.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_034_ep_62", 
                        "params": {
                           "area": "1472.663424", 
                           "delay": "2.19", 
                           "ep%": "62.4877929688", 
                           "mae%": "0.00610500574112", 
                           "mre%": "0.1173129274", 
                           "pwr": "1.0342", 
                           "wce%": "0.0244200229645", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_906_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_906_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_906_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_906_ep_74", 
                        "params": {
                           "area": "1344.075221", 
                           "delay": "2.08", 
                           "ep%": "74.9816894531", 
                           "mae%": "0.0183060765266", 
                           "mre%": "0.3235737208", 
                           "pwr": "0.9063", 
                           "wce%": "0.0732243061066", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_790_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_790_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_790_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_790_ep_87", 
                        "params": {
                           "area": "1213.609818", 
                           "delay": "1.98", 
                           "ep%": "87.4786376953", 
                           "mae%": "0.0427141785622", 
                           "mre%": "0.6930591945", 
                           "pwr": "0.7896", 
                           "wce%": "0.170856714249", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_ep_99", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/12x12_unsigned/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/12x12_unsigned/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_157__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_157_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_157_", 
                        "params": {
                           "area": "1605.006027", 
                           "delay": "2.28", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.1569", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_152__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_152_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_152_", 
                        "params": {
                           "area": "1584.826127", 
                           "delay": "2.28", 
                           "ep%": "50.0", 
                           "mae%": "7.45058059692e-06", 
                           "mre%": "0.0006205665", 
                           "pwr": "1.1522", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_120__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_120__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_120_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_120_", 
                        "params": {
                           "area": "1514.900426", 
                           "delay": "2.25", 
                           "ep%": "81.25", 
                           "mae%": "7.30156898499e-05", 
                           "mre%": "0.0049886679", 
                           "pwr": "1.1203", 
                           "wce%": "0.000292062759399", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_1_053__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_1_053__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_1_053_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_1_053_", 
                        "params": {
                           "area": "1405.084223", 
                           "delay": "2.32", 
                           "ep%": "93.75", 
                           "mae%": "0.000478327274323", 
                           "mre%": "0.0264971986", 
                           "pwr": "1.0528", 
                           "wce%": "0.00191330909729", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_941__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_941__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_941_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_941_", 
                        "params": {
                           "area": "1245.52222", 
                           "delay": "2.45", 
                           "ep%": "98.046875", 
                           "mae%": "0.00267177820206", 
                           "mre%": "0.1170479119", 
                           "pwr": "0.9413", 
                           "wce%": "0.0106871128082", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_780__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_780__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_780_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_780_", 
                        "params": {
                           "area": "1049.824115", 
                           "delay": "2.61", 
                           "ep%": "99.4140625", 
                           "mae%": "0.0137344002724", 
                           "mre%": "0.4571467587", 
                           "pwr": "0.7799", 
                           "wce%": "0.0549376010895", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_482__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_482__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_482_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_482_", 
                        "params": {
                           "area": "746.187009", 
                           "delay": "2.03", 
                           "ep%": "99.8443603516", 
                           "mae%": "0.0915542244911", 
                           "mre%": "1.8906730545", 
                           "pwr": "0.482", 
                           "wce%": "0.366216897964", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_220__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_220__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_220_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_220_", 
                        "params": {
                           "area": "420.492803", 
                           "delay": "1.5", 
                           "ep%": "99.9412536621", 
                           "mae%": "0.524903833866", 
                           "mre%": "7.8395250906", 
                           "pwr": "0.22", 
                           "wce%": "2.09961533546", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1, 
                           2
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_055__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_055__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_055_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_055_", 
                        "params": {
                           "area": "167.540099", 
                           "delay": "0.62", 
                           "ep%": "99.949836731", 
                           "mae%": "3.01513791084", 
                           "mre%": "26.7097565326", 
                           "pwr": "0.05525", 
                           "wce%": "12.0605528355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12u_pwr_0_000__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12u_pwr_0_000_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12u_pwr_0_000_", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.951171875", 
                           "mae%": "18.7377941608", 
                           "mre%": "87.978574008", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9511778355", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049/iet-cdt.2017.0188", 
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }
            ], 
            "description": "12-bit unsigned multiplier", 
            "folder": "multiplers/12x12_unsigned", 
            "items": 47
         }, 
         {
            "bitwidth": 16, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_mae_00_0000", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_188_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_188_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_188_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_188_mae_00_0000", 
                        "params": {
                           "area": "3118.498546", 
                           "delay": "3.11", 
                           "ep%": "64.0625", 
                           "mae%": "3.0267983675e-08", 
                           "mre%": "4.4393e-06", 
                           "pwr": "2.1878", 
                           "wce%": "9.31322574615e-08", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_135_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_135_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_135_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_135_mae_00_0000", 
                        "params": {
                           "area": "3019.945544", 
                           "delay": "3.11", 
                           "ep%": "98.1231689453", 
                           "mae%": "5.70435076952e-07", 
                           "mre%": "7.13325e-05", 
                           "pwr": "2.135", 
                           "wce%": "1.83936208487e-06", 
                           "wcre%": "3100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_952_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_952_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_952_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_952_mae_00_0000", 
                        "params": {
                           "area": "2800.782438", 
                           "delay": "2.79", 
                           "ep%": "98.7106323242", 
                           "mae%": "4.53321263194e-06", 
                           "mre%": "0.000500933", 
                           "pwr": "1.952", 
                           "wce%": "2.11177393794e-05", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_648_mae_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648_mae_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648_mae_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_648_mae_00_0001", 
                        "params": {
                           "area": "2404.22393", 
                           "delay": "2.44", 
                           "ep%": "99.84177351", 
                           "mae%": "7.52089545131e-05", 
                           "mre%": "0.0067182986", 
                           "pwr": "1.6484", 
                           "wce%": "0.000420841388404", 
                           "wcre%": "300.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_231_mae_00_0007_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_231_mae_00_0007_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_231_mae_00_0007.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_231_mae_00_0007", 
                        "params": {
                           "area": "1900.195719", 
                           "delay": "2.45", 
                           "ep%": "99.979814887", 
                           "mae%": "0.00073024071753", 
                           "mre%": "0.0474469157", 
                           "pwr": "1.2308", 
                           "wce%": "0.00467461068183", 
                           "wcre%": "106.25"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_791_mae_00_0108_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_791_mae_00_0108_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_791_mae_00_0108.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_791_mae_00_0108", 
                        "params": {
                           "area": "1284.943409", 
                           "delay": "2.03", 
                           "ep%": "99.9957137741", 
                           "mae%": "0.0107811228372", 
                           "mre%": "0.4647195141", 
                           "pwr": "0.791", 
                           "wce%": "0.0575587386265", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_482_mae_00_1030_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_482_mae_00_1030_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_482_mae_00_1030.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_482_mae_00_1030", 
                        "params": {
                           "area": "746.187009", 
                           "delay": "2.03", 
                           "ep%": "99.9965310097", 
                           "mae%": "0.102996831993", 
                           "mre%": "2.0682957596", 
                           "pwr": "0.482", 
                           "wce%": "0.411987327971", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_106_mae_01_5373_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_106_mae_01_5373_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_106_mae_01_5373.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_106_mae_01_5373", 
                        "params": {
                           "area": "269.378201", 
                           "delay": "0.81", 
                           "ep%": "99.9969258904", 
                           "mae%": "1.53732300503", 
                           "mre%": "15.8951436478", 
                           "pwr": "0.1061", 
                           "wce%": "6.14929201547", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_mae_18_7492_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mae_18_7492_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mae_18_7492.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_mae_18_7492", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_wce_00_0000", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_176_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_176_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_176_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_176_wce_00_0000", 
                        "params": {
                           "area": "3128.353845", 
                           "delay": "3.15", 
                           "ep%": "90.625", 
                           "mae%": "1.1408701539e-07", 
                           "mre%": "1.54934e-05", 
                           "pwr": "2.1762", 
                           "wce%": "2.32830643654e-07", 
                           "wcre%": "800.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_106_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_106_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_106_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_106_wce_00_0000", 
                        "params": {
                           "area": "2992.256842", 
                           "delay": "3.09", 
                           "ep%": "97.7172851562", 
                           "mae%": "8.63801687956e-07", 
                           "mre%": "0.0001256618", 
                           "pwr": "2.1059", 
                           "wce%": "2.67755240202e-06", 
                           "wcre%": "8300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_893_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_893_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_893_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_893_wce_00_0000", 
                        "params": {
                           "area": "2782.949036", 
                           "delay": "2.52", 
                           "ep%": "98.9883422852", 
                           "mae%": "8.61473381519e-06", 
                           "mre%": "0.00090615", 
                           "pwr": "1.8933", 
                           "wce%": "3.67173925042e-05", 
                           "wcre%": "103.125"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_648_wce_00_0004_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648_wce_00_0004_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648_wce_00_0004.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_648_wce_00_0004", 
                        "params": {
                           "area": "2404.22393", 
                           "delay": "2.44", 
                           "ep%": "99.84177351", 
                           "mae%": "7.52089545131e-05", 
                           "mre%": "0.0067182986", 
                           "pwr": "1.6484", 
                           "wce%": "0.000420841388404", 
                           "wcre%": "300.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_231_wce_00_0047_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_231_wce_00_0047_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_231_wce_00_0047.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_231_wce_00_0047", 
                        "params": {
                           "area": "1900.195719", 
                           "delay": "2.45", 
                           "ep%": "99.979814887", 
                           "mae%": "0.00073024071753", 
                           "mre%": "0.0474469157", 
                           "pwr": "1.2308", 
                           "wce%": "0.00467461068183", 
                           "wcre%": "106.25"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_791_wce_00_0576_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_791_wce_00_0576_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_791_wce_00_0576.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_791_wce_00_0576", 
                        "params": {
                           "area": "1284.943409", 
                           "delay": "2.03", 
                           "ep%": "99.9957137741", 
                           "mae%": "0.0107811228372", 
                           "mre%": "0.4647195141", 
                           "pwr": "0.791", 
                           "wce%": "0.0575587386265", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_401_wce_00_6317_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_401_wce_00_6317_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_401_wce_00_6317.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_401_wce_00_6317", 
                        "params": {
                           "area": "642.002407", 
                           "delay": "1.97", 
                           "ep%": "99.9967455864", 
                           "mae%": "0.157928472618", 
                           "mre%": "3.0609909149", 
                           "pwr": "0.4013", 
                           "wce%": "0.631713890471", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_101_wce_07_0282_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_101_wce_07_0282_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_101_wce_07_0282.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_101_wce_07_0282", 
                        "params": {
                           "area": "244.036", 
                           "delay": "1.03", 
                           "ep%": "99.9969415367", 
                           "mae%": "1.75704956637", 
                           "mre%": "19.3001503943", 
                           "pwr": "0.1011", 
                           "wce%": "7.02819826547", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_wce_74_9969_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_wce_74_9969_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_wce_74_9969.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_wce_74_9969", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_mre_00_0000", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_188_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_188_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_188_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_188_mre_00_0000", 
                        "params": {
                           "area": "3118.498546", 
                           "delay": "3.11", 
                           "ep%": "64.0625", 
                           "mae%": "3.0267983675e-08", 
                           "mre%": "4.4393e-06", 
                           "pwr": "2.1878", 
                           "wce%": "9.31322574615e-08", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_149_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_149_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_149_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_149_mre_00_0000", 
                        "params": {
                           "area": "3064.059743", 
                           "delay": "3.12", 
                           "ep%": "91.6015625", 
                           "mae%": "2.88709998131e-07", 
                           "mre%": "3.84122e-05", 
                           "pwr": "2.1493", 
                           "wce%": "1.00117176771e-06", 
                           "wcre%": "700.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_002_mre_00_0003_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_002_mre_00_0003_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_002_mre_00_0003.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_002_mre_00_0003", 
                        "params": {
                           "area": "2889.480137", 
                           "delay": "2.9", 
                           "ep%": "99.1058349609", 
                           "mae%": "3.00817191601e-06", 
                           "mre%": "0.0003372822", 
                           "pwr": "2.0019", 
                           "wce%": "1.18277966976e-05", 
                           "wcre%": "7900.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_783_mre_00_0024_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_783_mre_00_0024_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_783_mre_00_0024.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_783_mre_00_0024", 
                        "params": {
                           "area": "2589.128136", 
                           "delay": "2.32", 
                           "ep%": "99.2637634277", 
                           "mae%": "2.64681875706e-05", 
                           "mre%": "0.002422759", 
                           "pwr": "1.7827", 
                           "wce%": "0.000111781992018", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_648_mre_00_0067_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648_mre_00_0067_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648_mre_00_0067.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_648_mre_00_0067", 
                        "params": {
                           "area": "2404.22393", 
                           "delay": "2.44", 
                           "ep%": "99.84177351", 
                           "mae%": "7.52089545131e-05", 
                           "mre%": "0.0067182986", 
                           "pwr": "1.6484", 
                           "wce%": "0.000420841388404", 
                           "wcre%": "300.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_984_mre_00_1655_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_984_mre_00_1655_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_984_mre_00_1655.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_984_mre_00_1655", 
                        "params": {
                           "area": "1599.374414", 
                           "delay": "1.89", 
                           "ep%": "99.9927397817", 
                           "mae%": "0.00307390931994", 
                           "mre%": "0.165479523", 
                           "pwr": "0.984", 
                           "wce%": "0.0181653769687", 
                           "wcre%": "162.5"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_512_mre_01_3437_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_512_mre_01_3437_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_512_mre_01_3437.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_512_mre_01_3437", 
                        "params": {
                           "area": "872.898008", 
                           "delay": "1.64", 
                           "ep%": "99.9954342842", 
                           "mae%": "0.0475055491552", 
                           "mre%": "1.3436846892", 
                           "pwr": "0.5122", 
                           "wce%": "0.195693969727", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_176_mre_09_1461_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_176_mre_09_1461_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_176_mre_09_1461.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_176_mre_09_1461", 
                        "params": {
                           "area": "385.764603", 
                           "delay": "1.01", 
                           "ep%": "99.996855855", 
                           "mae%": "0.774383551907", 
                           "mre%": "9.1461086551", 
                           "pwr": "0.1764", 
                           "wce%": "3.09753420297", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_mre_87_9880_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mre_87_9880_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_mre_87_9880.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_mre_87_9880", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_ep_00", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_184_ep_37_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_184_ep_37_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_184_ep_37.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_184_ep_37", 
                        "params": {
                           "area": "3084.239647", 
                           "delay": "3.12", 
                           "ep%": "37.5", 
                           "mae%": "1.49477273226e-06", 
                           "mre%": "0.0001113381", 
                           "pwr": "2.1836", 
                           "wce%": "5.9837475419e-06", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_173_ep_47_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_173_ep_47_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_173_ep_47.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_173_ep_47", 
                        "params": {
                           "area": "3052.327247", 
                           "delay": "3.13", 
                           "ep%": "47.900390625", 
                           "mae%": "0.000288099981844", 
                           "mre%": "0.0117016222", 
                           "pwr": "2.1734", 
                           "wce%": "0.00153782311827", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_153_ep_56_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_153_ep_56_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_153_ep_56.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_153_ep_56", 
                        "params": {
                           "area": "3086.116845", 
                           "delay": "3.03", 
                           "ep%": "56.25", 
                           "mae%": "0.000383707229048", 
                           "mre%": "0.0139393728", 
                           "pwr": "2.1526", 
                           "wce%": "0.00153782311827", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_039_ep_81_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_039_ep_81_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_039_ep_81.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_039_ep_81", 
                        "params": {
                           "area": "2507.939246", 
                           "delay": "2.95", 
                           "ep%": "81.2488555908", 
                           "mae%": "0.00114441500045", 
                           "mre%": "0.026567578", 
                           "pwr": "2.0389", 
                           "wce%": "0.00457766000181", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_859_ep_90_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_859_ep_90_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_859_ep_90.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_859_ep_90", 
                        "params": {
                           "area": "2332.421042", 
                           "delay": "2.84", 
                           "ep%": "90.623664856", 
                           "mae%": "0.0026702939067", 
                           "mre%": "0.0581180077", 
                           "pwr": "1.8588", 
                           "wce%": "0.0106811756268", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_000_ep_99_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_ep_99_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_000_ep_99.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_000_ep_99", 
                        "params": {
                           "area": "2.3465", 
                           "delay": "0.04", 
                           "ep%": "99.9969482422", 
                           "mae%": "18.7492370675", 
                           "mre%": "87.9880436608", 
                           "pwr": "0.00030175", 
                           "wce%": "74.9969482655", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/16x16_unsigned/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/16x16_unsigned/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_202__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_202_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_202_", 
                        "params": {
                           "area": "3202.972546", 
                           "delay": "3.11", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.2023", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_180__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_180__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_180_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_180_", 
                        "params": {
                           "area": "3109.112546", 
                           "delay": "3.11", 
                           "ep%": "71.09375", 
                           "mae%": "6.75208866596e-08", 
                           "mre%": "9.6694e-06", 
                           "pwr": "2.1797", 
                           "wce%": "2.09547579288e-07", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_2_087__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_2_087__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_2_087_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_2_087_", 
                        "params": {
                           "area": "2977.239241", 
                           "delay": "3.02", 
                           "ep%": "98.3703613281", 
                           "mae%": "9.63918864727e-07", 
                           "mre%": "0.0001297676", 
                           "pwr": "2.0872", 
                           "wce%": "3.23634594679e-06", 
                           "wcre%": "7900.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_855__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_855__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_855_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_855_", 
                        "params": {
                           "area": "2685.334635", 
                           "delay": "2.62", 
                           "ep%": "99.1535186768", 
                           "mae%": "1.06822699308e-05", 
                           "mre%": "0.0010941563", 
                           "pwr": "1.8545", 
                           "wce%": "5.07803633809e-05", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_648__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_648_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_648_", 
                        "params": {
                           "area": "2404.22393", 
                           "delay": "2.44", 
                           "ep%": "99.84177351", 
                           "mae%": "7.52089545131e-05", 
                           "mre%": "0.0067182986", 
                           "pwr": "1.6484", 
                           "wce%": "0.000420841388404", 
                           "wcre%": "300.390625"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_1_230__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_1_230__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_1_230_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_1_230_", 
                        "params": {
                           "area": "2044.740111", 
                           "delay": "2.9", 
                           "ep%": "99.9828705098", 
                           "mae%": "0.00125866616145", 
                           "mre%": "0.0833400693", 
                           "pwr": "1.2298", 
                           "wce%": "0.00619434285909", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_791__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_791__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_791_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_791_", 
                        "params": {
                           "area": "1284.943409", 
                           "delay": "2.03", 
                           "ep%": "99.9957137741", 
                           "mae%": "0.0107811228372", 
                           "mre%": "0.4647195141", 
                           "pwr": "0.791", 
                           "wce%": "0.0575587386265", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_401__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_401__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_401_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_401_", 
                        "params": {
                           "area": "642.002407", 
                           "delay": "1.97", 
                           "ep%": "99.9967455864", 
                           "mae%": "0.157928472618", 
                           "mre%": "3.0609909149", 
                           "pwr": "0.4013", 
                           "wce%": "0.631713890471", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_101__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_101__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_101_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_101_", 
                        "params": {
                           "area": "244.036", 
                           "delay": "1.03", 
                           "ep%": "99.9969415367", 
                           "mae%": "1.75704956637", 
                           "mre%": "19.3001503943", 
                           "pwr": "0.1011", 
                           "wce%": "7.02819826547", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16u_pwr_0_001__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16u_pwr_0_001__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16u_pwr_0_001_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16u_pwr_0_001_", 
                        "params": {
                           "area": "4.693", 
                           "delay": "0.04", 
                           "ep%": "99.9969481956", 
                           "mae%": "15.6242370664", 
                           "mre%": "79.4892986244", 
                           "pwr": "0.00062834", 
                           "wce%": "62.4969482655", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }
            ], 
            "description": "16-bit unsigned multiplier", 
            "folder": "multiplers/16x16_unsigned", 
            "items": 47
         }
      ], 
      "description": "Multipliers (unsigned)", 
      "folder": "multiplers", 
      "items": 221
   }, 
   {
      "datasets": [
         {
            "bitwidth": 8, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_mae_00_0000", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_422_mae_00_0018_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mae_00_0018_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mae_00_0018.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_422_mae_00_0018", 
                        "params": {
                           "area": "710.989509", 
                           "delay": "1.48", 
                           "ep%": "50.0", 
                           "mae%": "0.0018310546875", 
                           "mre%": "0.2751742102", 
                           "pwr": "0.4223", 
                           "wce%": "0.00762939453125", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_410_mae_00_0064_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mae_00_0064_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mae_00_0064.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_410_mae_00_0064", 
                        "params": {
                           "area": "685.178009", 
                           "delay": "1.47", 
                           "ep%": "68.75", 
                           "mae%": "0.00640869140625", 
                           "mre%": "0.9023975799", 
                           "pwr": "0.41", 
                           "wce%": "0.0259399414062", 
                           "wcre%": "1700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_363_mae_00_0508_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_363_mae_00_0508_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_363_mae_00_0508.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_363_mae_00_0508", 
                        "params": {
                           "area": "634.962907", 
                           "delay": "1.37", 
                           "ep%": "74.8046875", 
                           "mae%": "0.0508117675781", 
                           "mre%": "2.7338766725", 
                           "pwr": "0.3633", 
                           "wce%": "0.209045410156", 
                           "wcre%": "900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_301_mae_00_0814_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_mae_00_0814_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_mae_00_0814.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_301_mae_00_0814", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "74.609375", 
                           "mae%": "0.0813811950684", 
                           "mre%": "4.4119727217", 
                           "pwr": "0.3006", 
                           "wce%": "0.389099121094", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_200_mae_00_2286_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_mae_00_2286_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_mae_00_2286.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_200_mae_00_2286", 
                        "params": {
                           "area": "411.576103", 
                           "delay": "1.14", 
                           "ep%": "93.1640625", 
                           "mae%": "0.228552703857", 
                           "mre%": "12.2637692389", 
                           "pwr": "0.1997", 
                           "wce%": "1.15814208984", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_126_mae_00_5187_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_mae_00_5187_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_mae_00_5187.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_126_mae_00_5187", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "97.75390625", 
                           "mae%": "0.518712860107", 
                           "mre%": "27.4449954193", 
                           "pwr": "0.1255", 
                           "wce%": "2.65960693359", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_052_mae_03_0762_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_mae_03_0762_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_mae_03_0762.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_052_mae_03_0762", 
                        "params": {
                           "area": "172.233097", 
                           "delay": "0.89", 
                           "ep%": "98.0529785156", 
                           "mae%": "3.076171875", 
                           "mre%": "135.7731035", 
                           "pwr": "0.051782", 
                           "wce%": "12.3046875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_wce_00_0000", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_422_wce_00_0076_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_wce_00_0076_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_wce_00_0076.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_422_wce_00_0076", 
                        "params": {
                           "area": "710.989509", 
                           "delay": "1.48", 
                           "ep%": "50.0", 
                           "mae%": "0.0018310546875", 
                           "mre%": "0.2751742102", 
                           "pwr": "0.4223", 
                           "wce%": "0.00762939453125", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_410_wce_00_0259_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_wce_00_0259_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_wce_00_0259.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_410_wce_00_0259", 
                        "params": {
                           "area": "685.178009", 
                           "delay": "1.47", 
                           "ep%": "68.75", 
                           "mae%": "0.00640869140625", 
                           "mre%": "0.9023975799", 
                           "pwr": "0.41", 
                           "wce%": "0.0259399414062", 
                           "wcre%": "1700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_391_wce_00_0748_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391_wce_00_0748_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391_wce_00_0748.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_391_wce_00_0748", 
                        "params": {
                           "area": "641.063808", 
                           "delay": "1.51", 
                           "ep%": "81.25", 
                           "mae%": "0.0186157226562", 
                           "mre%": "2.5296091936", 
                           "pwr": "0.3907", 
                           "wce%": "0.0747680664062", 
                           "wcre%": "4900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_363_wce_00_2090_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_363_wce_00_2090_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_363_wce_00_2090.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_363_wce_00_2090", 
                        "params": {
                           "area": "634.962907", 
                           "delay": "1.37", 
                           "ep%": "74.8046875", 
                           "mae%": "0.0508117675781", 
                           "mre%": "2.7338766725", 
                           "pwr": "0.3633", 
                           "wce%": "0.209045410156", 
                           "wcre%": "900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_301_wce_00_3891_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_wce_00_3891_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_wce_00_3891.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_301_wce_00_3891", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "74.609375", 
                           "mae%": "0.0813811950684", 
                           "mre%": "4.4119727217", 
                           "pwr": "0.3006", 
                           "wce%": "0.389099121094", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_200_wce_01_1581_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_wce_01_1581_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_wce_01_1581.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_200_wce_01_1581", 
                        "params": {
                           "area": "411.576103", 
                           "delay": "1.14", 
                           "ep%": "93.1640625", 
                           "mae%": "0.228552703857", 
                           "mre%": "12.2637692389", 
                           "pwr": "0.1997", 
                           "wce%": "1.15814208984", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_126_wce_02_6596_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_wce_02_6596_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_wce_02_6596.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_126_wce_02_6596", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "97.75390625", 
                           "mae%": "0.518712860107", 
                           "mre%": "27.4449954193", 
                           "pwr": "0.1255", 
                           "wce%": "2.65960693359", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_052_wce_12_3047_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_wce_12_3047_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_wce_12_3047.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_052_wce_12_3047", 
                        "params": {
                           "area": "172.233097", 
                           "delay": "0.89", 
                           "ep%": "98.0529785156", 
                           "mae%": "3.076171875", 
                           "mre%": "135.7731035", 
                           "pwr": "0.051782", 
                           "wce%": "12.3046875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_mre_00_0000", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_422_mre_00_2752_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mre_00_2752_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_mre_00_2752.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_422_mre_00_2752", 
                        "params": {
                           "area": "710.989509", 
                           "delay": "1.48", 
                           "ep%": "50.0", 
                           "mae%": "0.0018310546875", 
                           "mre%": "0.2751742102", 
                           "pwr": "0.4223", 
                           "wce%": "0.00762939453125", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_410_mre_00_9024_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mre_00_9024_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_mre_00_9024.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_410_mre_00_9024", 
                        "params": {
                           "area": "685.178009", 
                           "delay": "1.47", 
                           "ep%": "68.75", 
                           "mae%": "0.00640869140625", 
                           "mre%": "0.9023975799", 
                           "pwr": "0.41", 
                           "wce%": "0.0259399414062", 
                           "wcre%": "1700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_351_mre_03_6431_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_351_mre_03_6431_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_351_mre_03_6431.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_351_mre_03_6431", 
                        "params": {
                           "area": "599.765407", 
                           "delay": "1.36", 
                           "ep%": "84.1796875", 
                           "mae%": "0.0556945800781", 
                           "mre%": "3.6431448323", 
                           "pwr": "0.3508", 
                           "wce%": "0.245666503906", 
                           "wcre%": "3300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_289_mre_08_9304_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_289_mre_08_9304_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_289_mre_08_9304.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_289_mre_08_9304", 
                        "params": {
                           "area": "542.980102", 
                           "delay": "1.33", 
                           "ep%": "91.89453125", 
                           "mae%": "0.154571533203", 
                           "mre%": "8.9304206615", 
                           "pwr": "0.2889", 
                           "wce%": "0.685119628906", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_200_mre_12_2638_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_mre_12_2638_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_mre_12_2638.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_200_mre_12_2638", 
                        "params": {
                           "area": "411.576103", 
                           "delay": "1.14", 
                           "ep%": "93.1640625", 
                           "mae%": "0.228552703857", 
                           "mre%": "12.2637692389", 
                           "pwr": "0.1997", 
                           "wce%": "1.15814208984", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_126_mre_27_4450_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_mre_27_4450_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_mre_27_4450.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_126_mre_27_4450", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "97.75390625", 
                           "mae%": "0.518712860107", 
                           "mre%": "27.4449954193", 
                           "pwr": "0.1255", 
                           "wce%": "2.65960693359", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_052_mre_135_7731_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_mre_135_7731_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_mre_135_7731.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_052_mre_135_7731", 
                        "params": {
                           "area": "172.233097", 
                           "delay": "0.89", 
                           "ep%": "98.0529785156", 
                           "mae%": "3.076171875", 
                           "mre%": "135.7731035", 
                           "pwr": "0.051782", 
                           "wce%": "12.3046875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_ep_00", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_369_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_369_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_369_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_369_ep_49", 
                        "params": {
                           "area": "652.796307", 
                           "delay": "1.37", 
                           "ep%": "49.8046875", 
                           "mae%": "0.048828125", 
                           "mre%": "2.4009424633", 
                           "pwr": "0.3687", 
                           "wce%": "0.1953125", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_301_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_301_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_301_ep_74", 
                        "params": {
                           "area": "558.936306", 
                           "delay": "1.36", 
                           "ep%": "74.609375", 
                           "mae%": "0.0813811950684", 
                           "mre%": "4.4119727217", 
                           "pwr": "0.3006", 
                           "wce%": "0.389099121094", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_237_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_237_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_237_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_237_ep_87", 
                        "params": {
                           "area": "482.440401", 
                           "delay": "1.19", 
                           "ep%": "87.158203125", 
                           "mae%": "0.341796875", 
                           "mre%": "15.7193912735", 
                           "pwr": "0.2374", 
                           "wce%": "1.3671875", 
                           "wcre%": "700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_052_ep_98_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_ep_98_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_ep_98.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_052_ep_98", 
                        "params": {
                           "area": "172.233097", 
                           "delay": "0.89", 
                           "ep%": "98.0529785156", 
                           "mae%": "3.076171875", 
                           "mre%": "135.7731035", 
                           "pwr": "0.051782", 
                           "wce%": "12.3046875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/8x8_signed/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/8x8_signed/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_425__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_425_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_425_", 
                        "params": {
                           "area": "729.761509", 
                           "delay": "1.48", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "0.4247", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_422__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_422_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_422_", 
                        "params": {
                           "area": "710.989509", 
                           "delay": "1.48", 
                           "ep%": "50.0", 
                           "mae%": "0.0018310546875", 
                           "mre%": "0.2751742102", 
                           "pwr": "0.4223", 
                           "wce%": "0.00762939453125", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_410__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_410_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_410_", 
                        "params": {
                           "area": "685.178009", 
                           "delay": "1.47", 
                           "ep%": "68.75", 
                           "mae%": "0.00640869140625", 
                           "mre%": "0.9023975799", 
                           "pwr": "0.41", 
                           "wce%": "0.0259399414062", 
                           "wcre%": "1700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_391__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_391_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_391_", 
                        "params": {
                           "area": "641.063808", 
                           "delay": "1.51", 
                           "ep%": "81.25", 
                           "mae%": "0.0186157226562", 
                           "mre%": "2.5296091936", 
                           "pwr": "0.3907", 
                           "wce%": "0.0747680664062", 
                           "wcre%": "4900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_351__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_351__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_351_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_351_", 
                        "params": {
                           "area": "599.765407", 
                           "delay": "1.36", 
                           "ep%": "84.1796875", 
                           "mae%": "0.0556945800781", 
                           "mre%": "3.6431448323", 
                           "pwr": "0.3508", 
                           "wce%": "0.245666503906", 
                           "wcre%": "3300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_289__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_289__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_289_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_289_", 
                        "params": {
                           "area": "542.980102", 
                           "delay": "1.33", 
                           "ep%": "91.89453125", 
                           "mae%": "0.154571533203", 
                           "mre%": "8.9304206615", 
                           "pwr": "0.2889", 
                           "wce%": "0.685119628906", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_200__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_200_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_200_", 
                        "params": {
                           "area": "411.576103", 
                           "delay": "1.14", 
                           "ep%": "93.1640625", 
                           "mae%": "0.228552703857", 
                           "mre%": "12.2637692389", 
                           "pwr": "0.1997", 
                           "wce%": "1.15814208984", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_126__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_126_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_126_", 
                        "params": {
                           "area": "284.865101", 
                           "delay": "0.94", 
                           "ep%": "97.75390625", 
                           "mae%": "0.518712860107", 
                           "mre%": "27.4449954193", 
                           "pwr": "0.1255", 
                           "wce%": "2.65960693359", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul8s_pwr_0_052__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul8s_pwr_0_052_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul8s_pwr_0_052_", 
                        "params": {
                           "area": "172.233097", 
                           "delay": "0.89", 
                           "ep%": "98.0529785156", 
                           "mae%": "3.076171875", 
                           "mre%": "135.7731035", 
                           "pwr": "0.051782", 
                           "wce%": "12.3046875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }
            ], 
            "description": "8-bit signed multiplier", 
            "folder": "multiplers/8x8_signed", 
            "items": 39
         }, 
         {
            "bitwidth": 12, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_mae_00_0000", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_mae_00_0000", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_200_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_200_mae_00_0000", 
                        "params": {
                           "area": "1631.756127", 
                           "delay": "2.32", 
                           "ep%": "50.0", 
                           "mae%": "7.15255737305e-06", 
                           "mre%": "0.0022855977", 
                           "pwr": "1.2", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_189_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_189_mae_00_0000", 
                        "params": {
                           "area": "1605.944627", 
                           "delay": "2.32", 
                           "ep%": "68.75", 
                           "mae%": "2.50339508057e-05", 
                           "mre%": "0.007582707", 
                           "pwr": "1.1886", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "1700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_168_mae_00_0001_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168_mae_00_0001_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168_mae_00_0001.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_168_mae_00_0001", 
                        "params": {
                           "area": "1564.176926", 
                           "delay": "2.3", 
                           "ep%": "81.25", 
                           "mae%": "7.2717666626e-05", 
                           "mre%": "0.021448255", 
                           "pwr": "1.1682", 
                           "wce%": "0.000292062759399", 
                           "wcre%": "4900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_055_mae_00_0031_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_055_mae_00_0031_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_055_mae_00_0031.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_055_mae_00_0031", 
                        "params": {
                           "area": "1443.566823", 
                           "delay": "2.22", 
                           "ep%": "90.6127929688", 
                           "mae%": "0.00312566757202", 
                           "mre%": "0.2463106352", 
                           "pwr": "1.0548", 
                           "wce%": "0.0127851963043", 
                           "wcre%": "9700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_948_mae_00_0092_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_948_mae_00_0092_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_948_mae_00_0092.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_948_mae_00_0092", 
                        "params": {
                           "area": "1395.228915", 
                           "delay": "2.12", 
                           "ep%": "92.1691894531", 
                           "mae%": "0.00918090343475", 
                           "mre%": "0.6485065647", 
                           "pwr": "0.9475", 
                           "wce%": "0.037008523941", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_579_mae_00_0324_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_mae_00_0324_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_mae_00_0324.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_579_mae_00_0324", 
                        "params": {
                           "area": "924.990313", 
                           "delay": "1.7", 
                           "ep%": "98.3947753906", 
                           "mae%": "0.0324143509269", 
                           "mre%": "2.6431979049", 
                           "pwr": "0.5787", 
                           "wce%": "0.170606374741", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_497_mae_00_1923_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_mae_00_1923_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_mae_00_1923.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_497_mae_00_1923", 
                        "params": {
                           "area": "874.775207", 
                           "delay": "1.78", 
                           "ep%": "98.4134674072", 
                           "mae%": "0.192260742188", 
                           "mre%": "12.7197691379", 
                           "pwr": "0.4975", 
                           "wce%": "0.76904296875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_wce_00_0000", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_wce_00_0000", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_200_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_200_wce_00_0000", 
                        "params": {
                           "area": "1631.756127", 
                           "delay": "2.32", 
                           "ep%": "50.0", 
                           "mae%": "7.15255737305e-06", 
                           "mre%": "0.0022855977", 
                           "pwr": "1.2", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_168_wce_00_0003_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168_wce_00_0003_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168_wce_00_0003.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_168_wce_00_0003", 
                        "params": {
                           "area": "1564.176926", 
                           "delay": "2.3", 
                           "ep%": "81.25", 
                           "mae%": "7.2717666626e-05", 
                           "mre%": "0.021448255", 
                           "pwr": "1.1682", 
                           "wce%": "0.000292062759399", 
                           "wcre%": "4900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_055_wce_00_0128_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_055_wce_00_0128_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_055_wce_00_0128.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_055_wce_00_0128", 
                        "params": {
                           "area": "1443.566823", 
                           "delay": "2.22", 
                           "ep%": "90.6127929688", 
                           "mae%": "0.00312566757202", 
                           "mre%": "0.2463106352", 
                           "pwr": "1.0548", 
                           "wce%": "0.0127851963043", 
                           "wcre%": "9700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_948_wce_00_0370_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_948_wce_00_0370_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_948_wce_00_0370.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_948_wce_00_0370", 
                        "params": {
                           "area": "1395.228915", 
                           "delay": "2.12", 
                           "ep%": "92.1691894531", 
                           "mae%": "0.00918090343475", 
                           "mre%": "0.6485065647", 
                           "pwr": "0.9475", 
                           "wce%": "0.037008523941", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_579_wce_00_1706_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_wce_00_1706_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_wce_00_1706.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_579_wce_00_1706", 
                        "params": {
                           "area": "924.990313", 
                           "delay": "1.7", 
                           "ep%": "98.3947753906", 
                           "mae%": "0.0324143509269", 
                           "mre%": "2.6431979049", 
                           "pwr": "0.5787", 
                           "wce%": "0.170606374741", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_497_wce_00_7690_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_wce_00_7690_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_wce_00_7690.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_497_wce_00_7690", 
                        "params": {
                           "area": "874.775207", 
                           "delay": "1.78", 
                           "ep%": "98.4134674072", 
                           "mae%": "0.192260742188", 
                           "mre%": "12.7197691379", 
                           "pwr": "0.4975", 
                           "wce%": "0.76904296875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_mre_00_0000", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205_mre_00_0005_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_mre_00_0005_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_mre_00_0005.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_mre_00_0005", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_200_mre_00_0023_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mre_00_0023_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_mre_00_0023.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_200_mre_00_0023", 
                        "params": {
                           "area": "1631.756127", 
                           "delay": "2.32", 
                           "ep%": "50.0", 
                           "mae%": "7.15255737305e-06", 
                           "mre%": "0.0022855977", 
                           "pwr": "1.2", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_189_mre_00_0076_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mre_00_0076_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_189_mre_00_0076.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_189_mre_00_0076", 
                        "params": {
                           "area": "1605.944627", 
                           "delay": "2.32", 
                           "ep%": "68.75", 
                           "mae%": "2.50339508057e-05", 
                           "mre%": "0.007582707", 
                           "pwr": "1.1886", 
                           "wce%": "0.000101327896118", 
                           "wcre%": "1700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_168_mre_00_0214_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168_mre_00_0214_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168_mre_00_0214.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_168_mre_00_0214", 
                        "params": {
                           "area": "1564.176926", 
                           "delay": "2.3", 
                           "ep%": "81.25", 
                           "mae%": "7.2717666626e-05", 
                           "mre%": "0.021448255", 
                           "pwr": "1.1682", 
                           "wce%": "0.000292062759399", 
                           "wcre%": "4900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_965_mre_00_4100_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_mre_00_4100_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_mre_00_4100.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_965_mre_00_4100", 
                        "params": {
                           "area": "1385.373622", 
                           "delay": "2.13", 
                           "ep%": "74.9755859375", 
                           "mae%": "0.00508626323938", 
                           "mre%": "0.4100200724", 
                           "pwr": "0.9652", 
                           "wce%": "0.0244081020355", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_756_mre_01_1682_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_756_mre_01_1682_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_756_mre_01_1682.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_756_mre_01_1682", 
                        "params": {
                           "area": "1145.092017", 
                           "delay": "1.91", 
                           "ep%": "93.7133789062", 
                           "mae%": "0.0142839244008", 
                           "mre%": "1.1681974218", 
                           "pwr": "0.7556", 
                           "wce%": "0.0731885433197", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_579_mre_02_6432_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_mre_02_6432_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_mre_02_6432.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_579_mre_02_6432", 
                        "params": {
                           "area": "924.990313", 
                           "delay": "1.7", 
                           "ep%": "98.3947753906", 
                           "mae%": "0.0324143509269", 
                           "mre%": "2.6431979049", 
                           "pwr": "0.5787", 
                           "wce%": "0.170606374741", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_497_mre_12_7198_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_mre_12_7198_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_mre_12_7198.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_497_mre_12_7198", 
                        "params": {
                           "area": "874.775207", 
                           "delay": "1.78", 
                           "ep%": "98.4134674072", 
                           "mae%": "0.192260742188", 
                           "mre%": "12.7197691379", 
                           "pwr": "0.4975", 
                           "wce%": "0.76904296875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_ep_00", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205_ep_25_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_ep_25_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_ep_25.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_ep_25", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_093_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_093_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_093_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_093_ep_49", 
                        "params": {
                           "area": "1528.040824", 
                           "delay": "2.24", 
                           "ep%": "49.9877929688", 
                           "mae%": "0.0030517578125", 
                           "mre%": "0.2172156745", 
                           "pwr": "1.0934", 
                           "wce%": "0.01220703125", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_091_ep_62_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_091_ep_62_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_091_ep_62.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_091_ep_62", 
                        "params": {
                           "area": "1524.286425", 
                           "delay": "2.26", 
                           "ep%": "62.4877929688", 
                           "mae%": "0.00305354595184", 
                           "mre%": "0.2177037778", 
                           "pwr": "1.0911", 
                           "wce%": "0.0122129917145", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_965_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_965_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_965_ep_74", 
                        "params": {
                           "area": "1385.373622", 
                           "delay": "2.13", 
                           "ep%": "74.9755859375", 
                           "mae%": "0.00508626323938", 
                           "mre%": "0.4100200724", 
                           "pwr": "0.9652", 
                           "wce%": "0.0244081020355", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_850_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_850_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_850_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_850_ep_87", 
                        "params": {
                           "area": "1300.430314", 
                           "delay": "1.99", 
                           "ep%": "87.4786376953", 
                           "mae%": "0.0213623046875", 
                           "mre%": "1.4528030577", 
                           "pwr": "0.8504", 
                           "wce%": "0.08544921875", 
                           "wcre%": "700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_497_ep_98_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_ep_98_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_ep_98.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_497_ep_98", 
                        "params": {
                           "area": "874.775207", 
                           "delay": "1.78", 
                           "ep%": "98.4134674072", 
                           "mae%": "0.192260742188", 
                           "mre%": "12.7197691379", 
                           "pwr": "0.4975", 
                           "wce%": "0.76904296875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/12x12_signed/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/12x12_signed/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_210__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_210_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_210_", 
                        "params": {
                           "area": "1650.528127", 
                           "delay": "2.33", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "1.2104", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_205__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_205_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_205_", 
                        "params": {
                           "area": "1644.427227", 
                           "delay": "2.34", 
                           "ep%": "25.0", 
                           "mae%": "1.19209289551e-06", 
                           "mre%": "0.0004718265", 
                           "pwr": "1.2049", 
                           "wce%": "5.96046447754e-06", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_200__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_200_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_200_", 
                        "params": {
                           "area": "1631.756127", 
                           "delay": "2.32", 
                           "ep%": "50.0", 
                           "mae%": "7.15255737305e-06", 
                           "mre%": "0.0022855977", 
                           "pwr": "1.2", 
                           "wce%": "2.98023223877e-05", 
                           "wcre%": "500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_168__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_168_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_168_", 
                        "params": {
                           "area": "1564.176926", 
                           "delay": "2.3", 
                           "ep%": "81.25", 
                           "mae%": "7.2717666626e-05", 
                           "mre%": "0.021448255", 
                           "pwr": "1.1682", 
                           "wce%": "0.000292062759399", 
                           "wcre%": "4900.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_1_055__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_1_055__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_1_055_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_1_055_", 
                        "params": {
                           "area": "1443.566823", 
                           "delay": "2.22", 
                           "ep%": "90.6127929688", 
                           "mae%": "0.00312566757202", 
                           "mre%": "0.2463106352", 
                           "pwr": "1.0548", 
                           "wce%": "0.0127851963043", 
                           "wcre%": "9700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_756__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_756__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_756_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_756_", 
                        "params": {
                           "area": "1145.092017", 
                           "delay": "1.91", 
                           "ep%": "93.7133789062", 
                           "mae%": "0.0142839244008", 
                           "mre%": "1.1681974218", 
                           "pwr": "0.7556", 
                           "wce%": "0.0731885433197", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_579__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_579_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_579_", 
                        "params": {
                           "area": "924.990313", 
                           "delay": "1.7", 
                           "ep%": "98.3947753906", 
                           "mae%": "0.0324143509269", 
                           "mre%": "2.6431979049", 
                           "pwr": "0.5787", 
                           "wce%": "0.170606374741", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul12s_pwr_0_497__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul12s_pwr_0_497_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul12s_pwr_0_497_", 
                        "params": {
                           "area": "874.775207", 
                           "delay": "1.78", 
                           "ep%": "98.4134674072", 
                           "mae%": "0.192260742188", 
                           "mre%": "12.7197691379", 
                           "pwr": "0.4975", 
                           "wce%": "0.76904296875", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }
            ], 
            "description": "12-bit signed multiplier", 
            "folder": "multiplers/12x12_signed", 
            "items": 41
         }, 
         {
            "bitwidth": 16, 
            "datasets": [
               {
                  "description": "Pareto optimal subset (MAE vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_mae/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_mae", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_mae_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mae_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mae_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_mae_00_0000", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_130_mae_00_0003_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_mae_00_0003_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_mae_00_0003.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_130_mae_00_0003", 
                        "params": {
                           "area": "2576.457047", 
                           "delay": "2.98", 
                           "ep%": "74.9984741211", 
                           "mae%": "0.000317891438957", 
                           "mre%": "0.0340812749", 
                           "pwr": "2.1299", 
                           "wce%": "0.00152585562319", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_483_mae_00_0020_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_483_mae_00_0020_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_483_mae_00_0020.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_483_mae_00_0020", 
                        "params": {
                           "area": "1935.862533", 
                           "delay": "2.55", 
                           "ep%": "98.4348297119", 
                           "mae%": "0.00202589565353", 
                           "mre%": "0.2243367325", 
                           "pwr": "1.483", 
                           "wce%": "0.0106800114736", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_396_mae_00_0120_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_mae_00_0120_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_mae_00_0120.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_396_mae_00_0120", 
                        "params": {
                           "area": "1932.577425", 
                           "delay": "2.57", 
                           "ep%": "98.435997963", 
                           "mae%": "0.0120162963867", 
                           "mre%": "1.061337539", 
                           "pwr": "1.3958", 
                           "wce%": "0.0480651855469", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (WCE vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_wce/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_wce", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_wce_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_wce_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_wce_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_wce_00_0000", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_130_wce_00_0015_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_wce_00_0015_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_wce_00_0015.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_130_wce_00_0015", 
                        "params": {
                           "area": "2576.457047", 
                           "delay": "2.98", 
                           "ep%": "74.9984741211", 
                           "mae%": "0.000317891438957", 
                           "mre%": "0.0340812749", 
                           "pwr": "2.1299", 
                           "wce%": "0.00152585562319", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_775_wce_00_0046_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_775_wce_00_0046_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_775_wce_00_0046.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_775_wce_00_0046", 
                        "params": {
                           "area": "2031.130417", 
                           "delay": "2.67", 
                           "ep%": "93.7477111816", 
                           "mae%": "0.000892745124642", 
                           "mre%": "0.0983730135", 
                           "pwr": "1.7754", 
                           "wce%": "0.00457742717117", 
                           "wcre%": "1500.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_396_wce_00_0481_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_wce_00_0481_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_wce_00_0481.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_396_wce_00_0481", 
                        "params": {
                           "area": "1932.577425", 
                           "delay": "2.57", 
                           "ep%": "98.435997963", 
                           "mae%": "0.0120162963867", 
                           "mre%": "1.061337539", 
                           "pwr": "1.3958", 
                           "wce%": "0.0480651855469", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MRE vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_mre/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_mre", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_mre_00_0000_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mre_00_0000_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_mre_00_0000.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_mre_00_0000", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_124_mre_00_0524_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_124_mre_00_0524_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_124_mre_00_0524.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_124_mre_00_0524", 
                        "params": {
                           "area": "2640.281837", 
                           "delay": "2.95", 
                           "ep%": "92.1863555908", 
                           "mae%": "0.000572304707021", 
                           "mre%": "0.0524365337", 
                           "pwr": "2.124", 
                           "wce%": "0.00229033175856", 
                           "wcre%": "6500.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_483_mre_00_2243_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_483_mre_00_2243_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_483_mre_00_2243.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_483_mre_00_2243", 
                        "params": {
                           "area": "1935.862533", 
                           "delay": "2.55", 
                           "ep%": "98.4348297119", 
                           "mae%": "0.00202589565353", 
                           "mre%": "0.2243367325", 
                           "pwr": "1.483", 
                           "wce%": "0.0106800114736", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_396_mre_01_0613_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_mre_01_0613_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_mre_01_0613.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_396_mre_01_0613", 
                        "params": {
                           "area": "1932.577425", 
                           "delay": "2.57", 
                           "ep%": "98.435997963", 
                           "mae%": "0.0120162963867", 
                           "mre%": "1.061337539", 
                           "pwr": "1.3958", 
                           "wce%": "0.0480651855469", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (EP vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_ep/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_ep", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400_ep_00_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_ep_00_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_ep_00.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_ep_00", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_326_ep_49_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_326_ep_49_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_326_ep_49.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_326_ep_49", 
                        "params": {
                           "area": "2764.17705", 
                           "delay": "3.09", 
                           "ep%": "49.9992370605", 
                           "mae%": "0.000190734863281", 
                           "mre%": "0.0178035715", 
                           "pwr": "2.3259", 
                           "wce%": "0.000762939453125", 
                           "wcre%": "100.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_325_ep_62_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_325_ep_62_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_325_ep_62.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_325_ep_62", 
                        "params": {
                           "area": "2760.42265", 
                           "delay": "3.11", 
                           "ep%": "62.4992370605", 
                           "mae%": "0.000190741848201", 
                           "mre%": "0.0178068245", 
                           "pwr": "2.3246", 
                           "wce%": "0.000762962736189", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_130_ep_74_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_ep_74_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_ep_74.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_130_ep_74", 
                        "params": {
                           "area": "2576.457047", 
                           "delay": "2.98", 
                           "ep%": "74.9984741211", 
                           "mae%": "0.000317891438957", 
                           "mre%": "0.0340812749", 
                           "pwr": "2.1299", 
                           "wce%": "0.00152585562319", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_961_ep_87_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_961_ep_87_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_961_ep_87.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_961_ep_87", 
                        "params": {
                           "area": "2495.737435", 
                           "delay": "2.87", 
                           "ep%": "87.498664856", 
                           "mae%": "0.00133514404297", 
                           "mre%": "0.120394301", 
                           "pwr": "1.9609", 
                           "wce%": "0.00534057617188", 
                           "wcre%": "700.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_396_ep_98_pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_ep_98_gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_ep_98.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_396_ep_98", 
                        "params": {
                           "area": "1932.577425", 
                           "delay": "2.57", 
                           "ep%": "98.435997963", 
                           "mae%": "0.0120162963867", 
                           "mre%": "1.061337539", 
                           "pwr": "1.3958", 
                           "wce%": "0.0480651855469", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }, 
               {
                  "description": "Pareto optimal subset (MSE vs power)", 
                  "figure": "multiplers/16x16_signed/pareto_pwr_mse/fig.png", 
                  "folder": "multiplers/16x16_signed/pareto_pwr_mse", 
                  "instances": [
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_400__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_400_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_400_", 
                        "params": {
                           "area": "2614.001024", 
                           "delay": "3.05", 
                           "ep%": "0.0", 
                           "mae%": "0.0", 
                           "mre%": "0.0", 
                           "pwr": "2.4", 
                           "wce%": "0.0", 
                           "wcre%": "0.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_2_130__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_2_130_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_2_130_", 
                        "params": {
                           "area": "2576.457047", 
                           "delay": "2.98", 
                           "ep%": "74.9984741211", 
                           "mae%": "0.000317891438957", 
                           "mre%": "0.0340812749", 
                           "pwr": "2.1299", 
                           "wce%": "0.00152585562319", 
                           "wcre%": "300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_483__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_483__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_483_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_483_", 
                        "params": {
                           "area": "1935.862533", 
                           "delay": "2.55", 
                           "ep%": "98.4348297119", 
                           "mae%": "0.00202589565353", 
                           "mre%": "0.2243367325", 
                           "pwr": "1.483", 
                           "wce%": "0.0106800114736", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0
                        ]
                     }, 
                     {
                        "files": [
                           {
                              "file": "mul16s_pwr_1_396__pdk45.v", 
                              "type": "Verilog PDK45"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396__gen.v", 
                              "type": "Verilog file"
                           }, 
                           {
                              "file": "mul16s_pwr_1_396_.c", 
                              "type": "C file"
                           }
                        ], 
                        "name": "mul16s_pwr_1_396_", 
                        "params": {
                           "area": "1932.577425", 
                           "delay": "2.57", 
                           "ep%": "98.435997963", 
                           "mae%": "0.0120162963867", 
                           "mre%": "1.061337539", 
                           "pwr": "1.3958", 
                           "wce%": "0.0480651855469", 
                           "wcre%": "6300.0"
                        }, 
                        "references": [
                           0, 
                           1
                        ]
                     }
                  ], 
                  "license": "The MIT License", 
                  "references": [
                     "V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, \"Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error\" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362", 
                     "H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie and C. Lucas, \"Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications\" in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010. doi: 10.1109/TCSI.2009.2027626"
                  ]
               }
            ], 
            "description": "16-bit signed multiplier", 
            "folder": "multiplers/16x16_signed", 
            "items": 22
         }
      ], 
      "description": "Multipliers (signed)", 
      "folder": "multiplers", 
      "items": 102
   }
]