#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe328aa90 .scope module, "opc_tb" "opc_tb" 2 4;
 .timescale -9 -10;
v0x7fffe32bf090_0 .net "br", 0 0, L_0x7fffe32bff10;  1 drivers
v0x7fffe32bf150_0 .var "clk", 0 0;
v0x7fffe32bf260_0 .net "miso", 0 0, L_0x7fffe32c03e0;  1 drivers
v0x7fffe32bf350_0 .var "mosi", 0 0;
v0x7fffe32bf440_0 .net "outr", 0 0, L_0x7fffe32bfc60;  1 drivers
v0x7fffe32bf530_0 .net "phase", 13 0, L_0x7fffe32c0790;  1 drivers
v0x7fffe32bf620_0 .var "reset", 0 0;
v0x7fffe32bf710_0 .var "sclk", 0 0;
v0x7fffe32bf800_0 .var "ss", 0 0;
S_0x7fffe328dac0 .scope module, "U3_opc_tb" "opc" 2 9, 3 4 0, S_0x7fffe328aa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "mosi"
    .port_info 4 /OUTPUT 1 "miso"
    .port_info 5 /INPUT 1 "ss"
    .port_info 6 /OUTPUT 1 "br"
    .port_info 7 /OUTPUT 1 "outr"
    .port_info 8 /OUTPUT 14 "phase"
P_0x7fffe328b400 .param/l "B" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x7fffe328b440 .param/l "M" 0 3 5, +C4<00000000000000000000000000110000>;
P_0x7fffe328b480 .param/l "N" 0 3 6, +C4<00000000000000000000000000001110>;
L_0x7fffe32548a0 .functor OR 1, L_0x7fffe32bf8a0, L_0x7fffe32bf990, C4<0>, C4<0>;
L_0x7fffe3258e70 .functor NOT 2, v0x7fffe32be8e0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffe3258f80 .functor NOT 2, L_0x7fffe3258e70, C4<00>, C4<00>, C4<00>;
L_0x7f77b0950018 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffe32bddb0_0 .net/2u *"_s0", 1 0, L_0x7f77b0950018;  1 drivers
o0x7f77b09a0888 .functor BUFZ 48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffe32bdeb0_0 name=_s10
L_0x7f77b09500a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffe32bdf90_0 .net/2u *"_s18", 1 0, L_0x7f77b09500a8;  1 drivers
v0x7fffe32be050_0 .net *"_s2", 0 0, L_0x7fffe32bf8a0;  1 drivers
v0x7fffe32be110_0 .net *"_s22", 1 0, L_0x7fffe3258e70;  1 drivers
L_0x7f77b0950060 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fffe32be1f0_0 .net/2u *"_s4", 2 0, L_0x7f77b0950060;  1 drivers
v0x7fffe32be2d0_0 .net *"_s6", 0 0, L_0x7fffe32bf990;  1 drivers
v0x7fffe32be390_0 .net *"_s8", 0 0, L_0x7fffe32548a0;  1 drivers
v0x7fffe32be450_0 .net "br", 0 0, L_0x7fffe32bff10;  alias, 1 drivers
v0x7fffe32be4f0_0 .var "buffer", 47 0;
v0x7fffe32be5b0_0 .net "clk", 0 0, v0x7fffe32bf150_0;  1 drivers
v0x7fffe32be680_0 .var "counter", 2 0;
v0x7fffe32be740_0 .var "fph", 0 0;
v0x7fffe32be810_0 .net "miso", 0 0, L_0x7fffe32c03e0;  alias, 1 drivers
v0x7fffe32be8e0_0 .var "mode", 1 0;
v0x7fffe32be980_0 .net "mosi", 0 0, v0x7fffe32bf350_0;  1 drivers
v0x7fffe32bea50_0 .net "outr", 0 0, L_0x7fffe32bfc60;  alias, 1 drivers
RS_0x7f77b09a0708 .resolv tri, L_0x7fffe32bfb20, L_0x7fffe32c0a90;
v0x7fffe32beaf0_0 .net8 "pa_word", 47 0, RS_0x7f77b09a0708;  2 drivers
v0x7fffe32bebe0_0 .net "phase", 13 0, L_0x7fffe32c0790;  alias, 1 drivers
v0x7fffe32becb0_0 .net "reset", 0 0, v0x7fffe32bf620_0;  1 drivers
v0x7fffe32bed80_0 .net "sclk", 0 0, v0x7fffe32bf710_0;  1 drivers
v0x7fffe32bee50_0 .net "ss", 0 0, v0x7fffe32bf800_0;  1 drivers
v0x7fffe32bef20_0 .net "word_read", 7 0, L_0x7fffe32c0120;  1 drivers
E_0x7fffe325dad0 .event posedge, v0x7fffe32bdb50_0, v0x7fffe32bcb00_0;
L_0x7fffe32bf8a0 .cmp/eq 2, v0x7fffe32be8e0_0, L_0x7f77b0950018;
L_0x7fffe32bf990 .cmp/ne 3, v0x7fffe32be680_0, L_0x7f77b0950060;
L_0x7fffe32bfb20 .functor MUXZ 48, v0x7fffe32be4f0_0, o0x7f77b09a0888, L_0x7fffe32548a0, C4<>;
L_0x7fffe32bfc60 .reduce/nor v0x7fffe32be8e0_0;
L_0x7fffe32c0570 .part v0x7fffe32be4f0_0, 0, 8;
L_0x7fffe32c0660 .cmp/eq 2, v0x7fffe32be8e0_0, L_0x7f77b09500a8;
S_0x7fffe329d030 .scope module, "U1_spi" "spi" 3 24, 4 1 0, S_0x7fffe328dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "mosi"
    .port_info 2 /OUTPUT 1 "miso"
    .port_info 3 /INPUT 1 "ss"
    .port_info 4 /INPUT 8 "wordin"
    .port_info 5 /OUTPUT 8 "wordout"
    .port_info 6 /INPUT 1 "load"
    .port_info 7 /OUTPUT 1 "br"
P_0x7fffe3288f00 .param/l "B" 0 4 2, +C4<00000000000000000000000000001000>;
v0x7fffe328c160_0 .net *"_s1", 0 0, L_0x7fffe32bfdd0;  1 drivers
o0x7f77b09a0048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffe3288c40_0 name=_s10
v0x7fffe3287bd0_0 .net *"_s15", 0 0, L_0x7fffe32c0210;  1 drivers
v0x7fffe3287110_0 .net *"_s17", 0 0, L_0x7fffe32c02f0;  1 drivers
o0x7f77b09a00d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fffe3286020_0 name=_s18
v0x7fffe32bc3e0_0 .net *"_s3", 0 0, L_0x7fffe32bfe70;  1 drivers
o0x7f77b09a0138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fffe32bc4a0_0 name=_s4
v0x7fffe32bc580_0 .net *"_s9", 0 0, L_0x7fffe32c0050;  1 drivers
v0x7fffe32bc640_0 .net "br", 0 0, L_0x7fffe32bff10;  alias, 1 drivers
v0x7fffe32bc700_0 .var "buffer", 7 0;
v0x7fffe32bc7e0_0 .var "counter", 2 0;
v0x7fffe32bc8c0_0 .net "load", 0 0, L_0x7fffe32c0660;  1 drivers
v0x7fffe32bc980_0 .net "miso", 0 0, L_0x7fffe32c03e0;  alias, 1 drivers
v0x7fffe32bca40_0 .net "mosi", 0 0, v0x7fffe32bf350_0;  alias, 1 drivers
v0x7fffe32bcb00_0 .net "sclk", 0 0, v0x7fffe32bf710_0;  alias, 1 drivers
v0x7fffe32bcbc0_0 .net "ss", 0 0, v0x7fffe32bf800_0;  alias, 1 drivers
v0x7fffe32bcc80_0 .net "wordin", 7 0, L_0x7fffe32c0570;  1 drivers
v0x7fffe32bcd60_0 .net "wordout", 7 0, L_0x7fffe32c0120;  alias, 1 drivers
E_0x7fffe325d9c0 .event posedge, v0x7fffe32bcbc0_0, v0x7fffe32bcb00_0;
L_0x7fffe32bfdd0 .reduce/nor v0x7fffe32bf800_0;
L_0x7fffe32bfe70 .reduce/nor v0x7fffe32bc7e0_0;
L_0x7fffe32bff10 .functor MUXZ 1, o0x7f77b09a0138, L_0x7fffe32bfe70, L_0x7fffe32bfdd0, C4<>;
L_0x7fffe32c0050 .reduce/nor v0x7fffe32bf800_0;
L_0x7fffe32c0120 .functor MUXZ 8, o0x7f77b09a0048, v0x7fffe32bc700_0, L_0x7fffe32c0050, C4<>;
L_0x7fffe32c0210 .reduce/nor v0x7fffe32bf800_0;
L_0x7fffe32c02f0 .part v0x7fffe32bc700_0, 0, 1;
L_0x7fffe32c03e0 .functor MUXZ 1, o0x7f77b09a00d8, L_0x7fffe32c02f0, L_0x7fffe32c0210, C4<>;
S_0x7fffe32bcf40 .scope module, "U2_pa" "phase_accumulator" 3 35, 5 1 0, S_0x7fffe328dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "mode"
    .port_info 3 /INPUT 1 "fph"
    .port_info 4 /INOUT 48 "word"
    .port_info 5 /OUTPUT 14 "phase"
P_0x7fffe328f8e0 .param/l "M" 0 5 2, +C4<00000000000000000000000000110000>;
P_0x7fffe328f920 .param/l "N" 0 5 3, +C4<00000000000000000000000000001110>;
L_0x7f77b09500f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fffe32bd270_0 .net/2u *"_s2", 1 0, L_0x7f77b09500f0;  1 drivers
v0x7fffe32bd370_0 .net *"_s4", 0 0, L_0x7fffe32c0830;  1 drivers
v0x7fffe32bd430_0 .net *"_s6", 47 0, L_0x7fffe32c0950;  1 drivers
o0x7f77b09a0588 .functor BUFZ 48, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffe32bd520_0 name=_s8
v0x7fffe32bd600_0 .var "acc", 47 0;
v0x7fffe32bd730_0 .net "clk", 0 0, v0x7fffe32bf150_0;  alias, 1 drivers
v0x7fffe32bd7f0_0 .net "fph", 0 0, v0x7fffe32be740_0;  1 drivers
v0x7fffe32bd8b0_0 .var "freq", 47 0;
v0x7fffe32bd990_0 .net "mode", 1 0, L_0x7fffe3258f80;  1 drivers
v0x7fffe32bda70_0 .net "phase", 13 0, L_0x7fffe32c0790;  alias, 1 drivers
v0x7fffe32bdb50_0 .net "reset", 0 0, v0x7fffe32bf620_0;  alias, 1 drivers
v0x7fffe32bdc10_0 .net8 "word", 47 0, RS_0x7f77b09a0708;  alias, 2 drivers
E_0x7fffe325f4a0 .event posedge, v0x7fffe32bdb50_0, v0x7fffe32bd730_0;
L_0x7fffe32c0790 .part v0x7fffe32bd600_0, 34, 14;
L_0x7fffe32c0830 .cmp/eq 2, L_0x7fffe3258f80, L_0x7f77b09500f0;
L_0x7fffe32c0950 .functor MUXZ 48, v0x7fffe32bd600_0, v0x7fffe32bd8b0_0, v0x7fffe32be740_0, C4<>;
L_0x7fffe32c0a90 .functor MUXZ 48, o0x7f77b09a0588, L_0x7fffe32c0950, L_0x7fffe32c0830, C4<>;
    .scope S_0x7fffe329d030;
T_0 ;
    %wait E_0x7fffe325d9c0;
    %load/vec4 v0x7fffe32bcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe32bc7e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe32bc8c0_0;
    %load/vec4 v0x7fffe32bc7e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffe32bcc80_0;
    %assign/vec4 v0x7fffe32bc700_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffe32bca40_0;
    %load/vec4 v0x7fffe32bc700_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffe32bc700_0, 0;
T_0.3 ;
    %load/vec4 v0x7fffe32bc7e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fffe32bc7e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe32bcf40;
T_1 ;
    %wait E_0x7fffe325f4a0;
    %load/vec4 v0x7fffe32bdb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fffe32bd8b0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7fffe32bd600_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe32bd990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fffe32bd600_0;
    %load/vec4 v0x7fffe32bd8b0_0;
    %add;
    %assign/vec4 v0x7fffe32bd600_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fffe32bd990_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fffe32bd7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fffe32bdc10_0;
    %assign/vec4 v0x7fffe32bd8b0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fffe32bdc10_0;
    %assign/vec4 v0x7fffe32bd600_0, 0;
T_1.7 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe328dac0;
T_2 ;
    %wait E_0x7fffe325dad0;
    %load/vec4 v0x7fffe32becb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32be740_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe32be8e0_0, 0, 2;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x7fffe32be4f0_0, 0, 48;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffe32be680_0, 0, 3;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe32bee50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffe32be450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fffe32be680_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffe32be680_0, 0, 3;
    %load/vec4 v0x7fffe32be680_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffe32be8e0_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fffe32be680_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7fffe32bef20_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffe32be8e0_0, 4, 1;
    %load/vec4 v0x7fffe32bef20_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_2.10, 8;
    %load/vec4 v0x7fffe32bef20_0;
    %parti/s 1, 6, 4;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %load/vec4 v0x7fffe32bef20_0;
    %parti/s 1, 4, 4;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffe32be8e0_0, 4, 1;
    %load/vec4 v0x7fffe32bef20_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7fffe32be740_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fffe32be8e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x7fffe32be4f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fffe32be4f0_0, 0, 48;
    %load/vec4 v0x7fffe32be8e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x7fffe32bef20_0;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffe32be4f0_0, 4, 8;
T_2.14 ;
T_2.12 ;
T_2.9 ;
T_2.7 ;
T_2.4 ;
    %load/vec4 v0x7fffe32be680_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffe32be8e0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v0x7fffe32beaf0_0;
    %store/vec4 v0x7fffe32be4f0_0, 0, 48;
T_2.16 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffe32be680_0, 0, 3;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe328aa90;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "operation_profile_configurator/output/opc.vcd" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf800_0, 0, 1;
    %fork t_1, S_0x7fffe328aa90;
    %fork t_2, S_0x7fffe328aa90;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 3660, 0;
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %end;
t_2 ;
    %delay 3860, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .scope S_0x7fffe328aa90;
t_0 ;
    %end;
    .thread T_3;
    .scope S_0x7fffe328aa90;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7fffe32bf150_0;
    %inv;
    %store/vec4 v0x7fffe32bf150_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe328aa90;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0x7fffe32bf710_0;
    %inv;
    %store/vec4 v0x7fffe32bf710_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffe328aa90;
T_6 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf620_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf800_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 140, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 140, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe32bf350_0, 0, 1;
    %delay 160, 0;
    %delay 960, 0;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/home/alfatheo/dds/operation_profile_configurator/opc_tb.v";
    "./operation_profile_configurator/opc.v";
    "./serial_peripheral_interface/spi.v";
    "./phase_accumulator/phase_accumulator.v";
