Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi, Multi-Objective Mapping for Mesh-Based NoC Architectures, Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004, p.182-187, September 08-10, 2004[doi>10.1109/CODES+ISSS.2004.42]
Davide Bertozzi , Antoine Jalabert , Srinivasan Murali , Rutuparna Tamhankar , Stergios Stergiou , Luca Benini , Giovanni De Micheli, NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.16 n.2, p.113-129, February 2005[doi>10.1109/TPDS.2005.22]
Jui-Ming Chang , M. Pedram, Codex-dp: co-design of communicating systems using dynamic programming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.7, p.732-744, November 2006[doi>10.1109/43.851989]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Andreas Hansson , Kees Goossens , Andrei Rǎdulescu, A unified approach to constrained mapping and routing on network-on-chip architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084857]
Harmanani, H. M. and Farah, R. 2008. A method for efficient mapping and reliable routing for NoC architectures with minimum bandwidth and area. In Proceedings of the Conference on Circuits and Systems and TAISA. IEEE, Los Alamitos, CA, 29--32.
Hendrickson, B. and Leland, R. 1995. The Chaco User's Guide: Version 2.0. Sandia National Laboratories, Albuquerque, NM.
Ho, R., Mai, K. W., and Horowitz, M. A. 2001. The future of wires. Proc. of IEEE. 89, 4, 490--504.
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
Jingcao Hu , R. Marculescu, Energy- and performance-aware mapping for regular NoC architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.551-562, November 2006[doi>10.1109/TCAD.2005.844106]
ITRS. 2007. International technology roadmap for semiconductors. http://www.itrs.net/Links/2007ITRS/Home2007.htm.
Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Avinash Karanth Kodi , Ashwini Sarathy , Ahmed Louri, Adaptive Channel Buffers in On-Chip Interconnection Networks— A Power and Performance Analysis, IEEE Transactions on Computers, v.57 n.9, p.1169-1181, September 2008[doi>10.1109/TC.2008.77]
Lin, H., Li, X., Tong, D. and Cheng, X. 2008. A low energy mapping and routing approach for network on chip with QoS guarantees. J. Comput. Aid. Des. Comput. Graphics. 20, 4, 425--431.
Zhonghai Lu , Lei Xia , Axel Jantsch, Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip, Proceedings of the 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, p.1-6, April 16-18, 2008[doi>10.1109/DDECS.2008.4538763]
Marcon, C. A. M., Moreno, E. I., Calazans, N. L. V. and Moraes, F. G. 2007. Evaluation of algorithms for low energy mapping onto NoCs. In Proceedings of the IEEE International Symposium on Circuits and Systems. IEEE, Los Alamitos, CA, 389--392.
Mehran, A., Saeidi, S., Khademzadeh, A., and Afzali-Kusha, A. 2007. Spiral: A heuristic mapping algorithm for network on chip. IEICE Electron. Express 4, 15, 478--484.
James D. Meindl, Interconnect Opportunities for Gigascale Integration, IEEE Micro, v.23 n.3, p.28-35, May 2003[doi>10.1109/MM.2003.1209464]
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
Noxim. Network-on-chip simulator. http://sourceforge.net/projects/noxim
Umit Y. Ogras , Jingcao Hu , Radu Marculescu, Key research problems in NoC design: a holistic perspective, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084856]
Alessandro Pinto , Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, A methodology for constraint-driven synthesis of on-chip communications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.3, p.364-377, March 2009[doi>10.1109/TCAD.2009.2013273]
Krishnan Srinivasan , Karam S. Chatha, A technique for low energy mapping and routing in network-on-chip architectures, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077695]
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Zhou, W., Zhang, Y., and Mao, Z. 2006. Pareto-based multi-objective mapping IP cores onto NoC architectures. In Proceedings of the Asia Pacific Conference on Circuits and Systems. IEEE, Los Alamitos, CA, 331--334.
