# 1 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c"
# 1 "/home/durga/QCCSDK-QCC74x/examples/peripherals/spi/spi_master/build//"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c"





# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 1



# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdint.h" 1 3 4
# 9 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdint.h" 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 1 3 4
# 12 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 1 3 4







# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/features.h" 1 3 4
# 28 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/features.h" 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_newlib_version.h" 1 3 4
# 29 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/features.h" 2 3 4
# 9 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 2 3 4
# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4

# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef signed char __int8_t;

typedef unsigned char __uint8_t;
# 55 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef short int __int16_t;

typedef short unsigned int __uint16_t;
# 77 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long int __int32_t;

typedef long unsigned int __uint32_t;
# 103 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;
# 134 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;
# 160 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;
# 182 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;
# 200 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;
# 214 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_default_types.h" 3 4
typedef long long int __intmax_t;







typedef long long unsigned int __uintmax_t;







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 13 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 2 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_intsup.h" 1 3 4
# 35 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_intsup.h" 3 4
       
       
       
       
       
       
       
       
# 190 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_intsup.h" 3 4
       
       
       
       
       
       
       
       
# 14 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 2 3 4
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_stdint.h" 1 3 4
# 20 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_stdint.h" 3 4
typedef __int8_t int8_t ;



typedef __uint8_t uint8_t ;







typedef __int16_t int16_t ;



typedef __uint16_t uint16_t ;







typedef __int32_t int32_t ;



typedef __uint32_t uint32_t ;







typedef __int64_t int64_t ;



typedef __uint64_t uint64_t ;






typedef __intmax_t intmax_t;




typedef __uintmax_t uintmax_t;




typedef __intptr_t intptr_t;




typedef __uintptr_t uintptr_t;
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 2 3 4






typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;




typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;




typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;




typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
# 51 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
# 61 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
# 71 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
# 81 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdint.h" 3 4
  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
# 10 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdint.h" 2 3 4
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 1 3
# 10 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 1 3
# 10 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/newlib.h" 1 3
# 11 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/config.h" 1 3



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/ieeefp.h" 1 3
# 5 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/config.h" 2 3
# 12 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 2 3
# 11 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 1 3
# 13 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/_ansi.h" 1 3
# 14 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 143 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef int ptrdiff_t;
# 209 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef unsigned int size_t;
# 321 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef int wchar_t;
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 1 3
# 24 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 350 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 3 4
typedef unsigned int wint_t;
# 25 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 2 3


# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_types.h" 1 3
# 28 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 2 3


typedef long __blkcnt_t;



typedef long __blksize_t;



typedef __uint64_t __fsblkcnt_t;



typedef __uint32_t __fsfilcnt_t;



typedef long _off_t;





typedef int __pid_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



typedef __uint32_t __id_t;







typedef unsigned short __ino_t;
# 90 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef __uint32_t __mode_t;





__extension__ typedef long long _off64_t;





typedef _off_t __off_t;


typedef _off64_t __loff_t;


typedef long __key_t;







typedef long _fpos_t;
# 131 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef unsigned int __size_t;
# 147 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef signed int _ssize_t;
# 158 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_types.h" 3
typedef _ssize_t __ssize_t;



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;




typedef void *_iconv_t;






typedef unsigned long __clock_t;






typedef __int_least64_t __time_t;





typedef unsigned long __clockid_t;


typedef unsigned long __timer_t;


typedef __uint8_t __sa_family_t;



typedef __uint32_t __socklen_t;


typedef int __nl_item;
typedef unsigned short __nlink_t;
typedef long __suseconds_t;
typedef unsigned long __useconds_t;







typedef __builtin_va_list __va_list;
# 16 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3






typedef unsigned long __ULong;
# 34 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/lock.h" 1 3
# 33 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/lock.h" 3
struct __lock;
typedef struct __lock * _LOCK_T;






extern void __retarget_lock_init(_LOCK_T *lock);

extern void __retarget_lock_init_recursive(_LOCK_T *lock);

extern void __retarget_lock_close(_LOCK_T lock);

extern void __retarget_lock_close_recursive(_LOCK_T lock);

extern void __retarget_lock_acquire(_LOCK_T lock);

extern void __retarget_lock_acquire_recursive(_LOCK_T lock);

extern int __retarget_lock_try_acquire(_LOCK_T lock);

extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);


extern void __retarget_lock_release(_LOCK_T lock);

extern void __retarget_lock_release_recursive(_LOCK_T lock);
# 35 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 2 3
typedef _LOCK_T _flock_t;







struct _reent;

struct __locale_t;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};







struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 98 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
# 122 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 186 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  _ssize_t (*_read) (struct _reent *, void *,
        char *, int);
  _ssize_t (*_write) (struct _reent *, void *,
         const char *,
         int);
  _fpos_t (*_seek) (struct _reent *, void *, _fpos_t, int);
  int (*_close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 292 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 324 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};
# 613 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];


  int _unspecified_locale_info;
  struct __locale_t *_locale;

  int __sdidinit;

  void (*__cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {

          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;



  struct _atexit *_atexit;
  struct _atexit _atexit0;



  void (**(_sig_func))(int);




  struct _glue __sglue;

  __FILE __sf[3];

};
# 819 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/reent.h" 3
extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 12 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/cdefs.h" 1 3
# 47 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/cdefs.h" 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 48 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/cdefs.h" 2 3
# 13 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3




# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 18 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3


# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_locale.h" 1 3
# 9 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_locale.h" 3
struct __locale_t;
typedef struct __locale_t *locale_t;
# 21 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/strings.h" 1 3
# 44 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/strings.h" 3


int bcmp(const void *, const void *, size_t) __attribute__((__pure__));
void bcopy(const void *, void *, size_t);
void bzero(void *, size_t);


void explicit_bzero(void *, size_t);


int ffs(int) __attribute__((__const__));


int ffsl(long) __attribute__((__const__));
int ffsll(long long) __attribute__((__const__));
int fls(int) __attribute__((__const__));
int flsl(long) __attribute__((__const__));
int flsll(long long) __attribute__((__const__));


char *index(const char *, int) __attribute__((__pure__));
char *rindex(const char *, int) __attribute__((__pure__));

int strcasecmp(const char *, const char *) __attribute__((__pure__));
int strncasecmp(const char *, const char *, size_t) __attribute__((__pure__));


int strcasecmp_l (const char *, const char *, locale_t);
int strncasecmp_l (const char *, const char *, size_t, locale_t);


# 25 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3




void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void *restrict, const void *restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);

char *strtok (char *restrict, const char *restrict);

size_t strxfrm (char *restrict, const char *restrict, size_t);


int strcoll_l (const char *, const char *, locale_t);
char *strerror_l (int, locale_t);
size_t strxfrm_l (char *restrict, const char *restrict, size_t, locale_t);


char *strtok_r (char *restrict, const char *restrict, char **restrict);


int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);


void * memccpy (void *restrict, const void *restrict, int, size_t);
# 76 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);






char *strdup (const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));

char *_strdup_r (struct _reent *, const char *);

char *strndup (const char *, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));

char *_strndup_r (struct _reent *, const char *, size_t);
# 100 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
int strerror_r (int, char *, size_t)

             __asm__ ("" "__xpg_strerror_r")

  ;







char * _strerror_r (struct _reent *, int, int, int *);


size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);


size_t strnlen (const char *, size_t);


char *strsep (char **, const char *);


char *strnstr(const char *, const char *, size_t) __attribute__((__pure__));



char *strlwr (char *);
char *strupr (char *);



char *strsignal (int __signo);
# 175 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/string.h" 1 3
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/string.h" 3
static __inline unsigned long __libc_detect_null(unsigned long w)
{
  unsigned long mask = 0x7f7f7f7f;
  if (sizeof (long) == 8)
    mask = ((mask << 16) << 16) | mask;
  return ~(((w & mask) + mask) | w | mask);
}
# 176 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/string.h" 2 3


# 6 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdbool.h" 1 3 4
# 7 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 1 3
# 36 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 37 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3



# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdarg.h" 1 3 4
# 40 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stdarg.h" 3 4
typedef __builtin_va_list __gnuc_va_list;
# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3





typedef __gnuc_va_list va_list;
# 61 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
# 1 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 1 3
# 28 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef __uint8_t u_int8_t;


typedef __uint16_t u_int16_t;


typedef __uint32_t u_int32_t;


typedef __uint64_t u_int64_t;

typedef __intptr_t register_t;
# 49 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/endian.h" 1 3





# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/_endian.h" 1 3
# 7 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/endian.h" 2 3
# 50 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 1 3
# 14 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_sigset.h" 1 3
# 41 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_sigset.h" 3
typedef unsigned long __sigset_t;
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timeval.h" 1 3
# 37 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timeval.h" 3
typedef __suseconds_t suseconds_t;




typedef __int_least64_t time_t;
# 54 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timeval.h" 3
struct timeval {
 time_t tv_sec;
 suseconds_t tv_usec;
};
# 16 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 2 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 1 3
# 38 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timespec.h" 1 3
# 47 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_timespec.h" 3
struct timespec {
 time_t tv_sec;
 long tv_nsec;
};
# 39 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 2 3
# 58 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/timespec.h" 3
struct itimerspec {
 struct timespec it_interval;
 struct timespec it_value;
};
# 17 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 2 3



typedef __sigset_t sigset_t;
# 34 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 3
typedef unsigned long fd_mask;







typedef struct _types_fd_set {
 fd_mask fds_bits[(((64)+(((sizeof (fd_mask) * 8))-1))/((sizeof (fd_mask) * 8)))];
} _types_fd_set;
# 60 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/select.h" 3


int select (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, struct timeval *__timeout)
                                                   ;

int pselect (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, const struct timespec *__timeout, const sigset_t *__set)

                           ;



# 51 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3




typedef __uint32_t in_addr_t;




typedef __uint16_t in_port_t;



typedef __uintptr_t u_register_t;






typedef unsigned char u_char;



typedef unsigned short u_short;



typedef unsigned int u_int;



typedef unsigned long u_long;







typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned long ulong;



typedef __blkcnt_t blkcnt_t;




typedef __blksize_t blksize_t;




typedef unsigned long clock_t;
# 119 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef long daddr_t;



typedef char * caddr_t;




typedef __fsblkcnt_t fsblkcnt_t;
typedef __fsfilcnt_t fsfilcnt_t;




typedef __id_t id_t;




typedef __ino_t ino_t;
# 157 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef __off_t off_t;



typedef __dev_t dev_t;



typedef __uid_t uid_t;



typedef __gid_t gid_t;




typedef __pid_t pid_t;




typedef __key_t key_t;




typedef _ssize_t ssize_t;




typedef __mode_t mode_t;




typedef __nlink_t nlink_t;




typedef __clockid_t clockid_t;





typedef __timer_t timer_t;





typedef __useconds_t useconds_t;
# 220 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 3
typedef __int64_t sbintime_t;



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 1 3
# 21 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/sched.h" 1 3
# 48 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/sched.h" 3
struct sched_param {
  int sched_priority;
# 61 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/sched.h" 3
};
# 22 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 2 3





typedef void *pthread_t;
# 46 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
typedef union {
  char __size[64];
  int __align;
} pthread_attr_t;
# 117 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
typedef union {
  char __size[20];
  int __align;
} pthread_mutexattr_t;




typedef union {
  char __size[40];
  int __align;
} pthread_mutex_t;
# 139 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/_pthreadtypes.h" 3
typedef union {
  char __size[24];
  int __align;
} pthread_condattr_t;




typedef union {
  char __size[64];
  int __align;
} pthread_cond_t;



typedef unsigned int pthread_key_t;

typedef int pthread_once_t;
# 225 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3

# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/types.h" 1 3
# 227 "/home/durga/QCCSDK-QCC74x/components/libc/./sys/types.h" 2 3
# 62 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3




typedef __FILE FILE;






typedef _fpos_t fpos_t;





# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/stdio.h" 1 3
# 80 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 2 3
# 181 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
char * ctermid (char *);




FILE * tmpfile (void);
char * tmpnam (char *);

char * tempnam (const char *, const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));

int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *restrict, const char *restrict, FILE *restrict);
void setbuf (FILE *restrict, char *restrict);
int setvbuf (FILE *restrict, char *restrict, int, size_t);
int fprintf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fscanf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int printf (const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int scanf (const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int sscanf (const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int vfprintf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int vsprintf (char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int fgetc (FILE *);
char * fgets (char *restrict, int, FILE *restrict);
int fputc (int, FILE *);
int fputs (const char *restrict, FILE *restrict);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite (const void *restrict , size_t _size, size_t _n, FILE *);



int fgetpos (FILE *restrict, fpos_t *restrict);

int fseek (FILE *, long, int);



int fsetpos (FILE *, const fpos_t *);

long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);

FILE * fopen (const char *restrict _name, const char *restrict _type);
int sprintf (char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int remove (const char *);
int rename (const char *, const char *);
# 257 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int fseeko (FILE *, off_t, int);
off_t ftello (FILE *);







int snprintf (char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vsnprintf (char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vfscanf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsscanf (const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
# 284 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int asiprintf (char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
char * asniprintf (char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * asnprintf (char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));

int diprintf (int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));

int fiprintf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fiscanf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int iprintf (const char *, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int iscanf (const char *, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int siprintf (char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int siscanf (const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int sniprintf (char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vasiprintf (char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vdiprintf (int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiprintf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiscanf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int viprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int viscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsiprintf (char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vsiscanf (const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vsniprintf (char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
# 339 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
FILE * fdopen (int, const char *);

int fileno (FILE *);


int pclose (FILE *);
FILE * popen (const char *, const char *);



void setbuffer (FILE *, char *, int);
int setlinebuf (FILE *);



int getw (FILE *);
int putw (int, FILE *);


int getc_unlocked (FILE *);
int getchar_unlocked (void);
void flockfile (FILE *);
int ftrylockfile (FILE *);
void funlockfile (FILE *);
int putc_unlocked (int, FILE *);
int putchar_unlocked (int);
# 374 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int dprintf (int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));

FILE * fmemopen (void *restrict, size_t, const char *restrict);


FILE * open_memstream (char **, size_t *);
int vdprintf (int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));



int renameat (int, const char *, int, const char *);
# 396 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int _asiprintf_r (struct _reent *, char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
char * _asnprintf_r (struct _reent *, char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _asprintf_r (struct _reent *, char **restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _diprintf_r (struct _reent *, int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _dprintf_r (struct _reent *, int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
int _fgetc_unlocked_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *restrict, int, FILE *restrict);
char * _fgets_unlocked_r (struct _reent *, char *restrict, int, FILE *restrict);




int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);

int _fiprintf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fiscanf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
FILE * _fmemopen_r (struct _reent *, void *restrict, size_t, const char *restrict);
FILE * _fopen_r (struct _reent *, const char *restrict, const char *restrict);
FILE * _freopen_r (struct _reent *, const char *restrict, const char *restrict, FILE *restrict);
int _fprintf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputc_unlocked_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *restrict, FILE *restrict);
int _fputs_unlocked_r (struct _reent *, const char *restrict, FILE *restrict);
size_t _fread_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fread_unlocked_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
int _fscanf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fwrite_unlocked_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _iscanf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *,
      const char *_old, const char *_new);
int _scanf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int _siprintf_r (struct _reent *, char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _siscanf_r (struct _reent *, const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _snprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _sprintf_r (struct _reent *, char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _sscanf_r (struct _reent *, const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdprintf_r (struct _reent *, int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vfprintf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfscanf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vprintf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _vscanf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsnprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsprintf_r (struct _reent *, char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsscanf_r (struct _reent *, const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));



int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);


void clearerr_unlocked (FILE *);
int feof_unlocked (FILE *);
int ferror_unlocked (FILE *);
int fileno_unlocked (FILE *);
int fflush_unlocked (FILE *);
int fgetc_unlocked (FILE *);
int fputc_unlocked (int, FILE *);
size_t fread_unlocked (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite_unlocked (const void *restrict , size_t _size, size_t _n, FILE *);
# 577 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
# 601 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
FILE *funopen (const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
FILE *_funopen_r (struct _reent *, const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
# 687 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
static __inline__ int __sputc_r(struct _reent *_ptr, int _c, FILE *_p) {




 if (--_p->_w >= 0 || (_p->_w >= _p->_lbfsize && (char)_c != '\n'))
  return (*_p->_p++ = _c);
 else
  return (__swbuf_r(_ptr, _c, _p));
}
# 741 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3
static __inline int
_getchar_unlocked(void)
{
 struct _reent *_ptr;

 _ptr = _impure_ptr;
 return ((--(((_ptr)->_stdin))->_r < 0 ? __srget_r(_ptr, ((_ptr)->_stdin)) : (int)(*(((_ptr)->_stdin))->_p++)));
}

static __inline int
_putchar_unlocked(int _c)
{
 struct _reent *_ptr;

 _ptr = _impure_ptr;
 return (__sputc_r(_ptr, _c, ((_ptr)->_stdout)));
}
# 797 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdio.h" 3

# 8 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 1 3
# 10 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/ieeefp.h" 1 3
# 11 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3





# 1 "/usr/bin/linux_x86_64/lib/gcc/riscv64-unknown-elf/10.4.0/include/stddef.h" 1 3 4
# 17 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3



# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/machine/stdlib.h" 1 3
# 21 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3

# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/alloca.h" 1 3
# 23 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 2 3
# 33 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3


typedef struct
{
  int quot;
  int rem;
} div_t;

typedef struct
{
  long quot;
  long rem;
} ldiv_t;


typedef struct
{
  long long int quot;
  long long int rem;
} lldiv_t;




typedef int (*__compar_fn_t) (const void *, const void *);







int __locale_mb_cur_max (void);



void abort (void) __attribute__ ((__noreturn__));
int abs (int);

__uint32_t arc4random (void);
__uint32_t arc4random_uniform (__uint32_t);
void arc4random_buf (void *, size_t);

int atexit (void (*__func)(void));
double atof (const char *__nptr);

float atoff (const char *__nptr);

int atoi (const char *__nptr);
int _atoi_r (struct _reent *, const char *__nptr);
long atol (const char *__nptr);
long _atol_r (struct _reent *, const char *__nptr);
void * bsearch (const void *__key,
         const void *__base,
         size_t __nmemb,
         size_t __size,
         __compar_fn_t _compar);
void *calloc(size_t, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__))
      __attribute__((__alloc_size__(1, 2))) ;
div_t div (int __numer, int __denom);
void exit (int __status) __attribute__ ((__noreturn__));
void free (void *) ;
char * getenv (const char *__string);
char * _getenv_r (struct _reent *, const char *__string);



char * _findenv (const char *, int *);
char * _findenv_r (struct _reent *, const char *, int *);

extern char *suboptarg;
int getsubopt (char **, char * const *, char **);

long labs (long);
ldiv_t ldiv (long __numer, long __denom);
void *malloc(size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(1))) ;
int mblen (const char *, size_t);
int _mblen_r (struct _reent *, const char *, size_t, _mbstate_t *);
int mbtowc (wchar_t *restrict, const char *restrict, size_t);
int _mbtowc_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
int wctomb (char *, wchar_t);
int _wctomb_r (struct _reent *, char *, wchar_t, _mbstate_t *);
size_t mbstowcs (wchar_t *restrict, const char *restrict, size_t);
size_t _mbstowcs_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
size_t wcstombs (char *restrict, const wchar_t *restrict, size_t);
size_t _wcstombs_r (struct _reent *, char *restrict, const wchar_t *restrict, size_t, _mbstate_t *);


char * mkdtemp (char *);






int mkstemp (char *);


int mkstemps (char *, int);


char * mktemp (char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));


char * _mkdtemp_r (struct _reent *, char *);
int _mkostemp_r (struct _reent *, char *, int);
int _mkostemps_r (struct _reent *, char *, int, int);
int _mkstemp_r (struct _reent *, char *);
int _mkstemps_r (struct _reent *, char *, int);
char * _mktemp_r (struct _reent *, char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
void qsort (void *__base, size_t __nmemb, size_t __size, __compar_fn_t _compar);
int rand (void);
void *realloc(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2))) ;

void *reallocarray(void *, size_t, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2, 3)));
void *reallocf(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2)));


char * realpath (const char *restrict path, char *restrict resolved_path);


int rpmatch (const char *response);




void srand (unsigned __seed);
double strtod (const char *restrict __n, char **restrict __end_PTR);
double _strtod_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR);

float strtof (const char *restrict __n, char **restrict __end_PTR);







long strtol (const char *restrict __n, char **restrict __end_PTR, int __base);
long _strtol_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long strtoul (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long _strtoul_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
# 191 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
int system (const char *__string);


long a64l (const char *__input);
char * l64a (long __input);
char * _l64a_r (struct _reent *,long __input);


int on_exit (void (*__func)(int, void *),void *__arg);


void _Exit (int __status) __attribute__ ((__noreturn__));


int putenv (char *__string);

int _putenv_r (struct _reent *, char *__string);
void * _reallocf_r (struct _reent *, void *, size_t);

int setenv (const char *__string, const char *__value, int __overwrite);

int _setenv_r (struct _reent *, const char *__string, const char *__value, int __overwrite);
# 224 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
char * __itoa (int, char *, int);
char * __utoa (unsigned, char *, int);

char * itoa (int, char *, int);
char * utoa (unsigned, char *, int);


int rand_r (unsigned *__seed);



double drand48 (void);
double _drand48_r (struct _reent *);
double erand48 (unsigned short [3]);
double _erand48_r (struct _reent *, unsigned short [3]);
long jrand48 (unsigned short [3]);
long _jrand48_r (struct _reent *, unsigned short [3]);
void lcong48 (unsigned short [7]);
void _lcong48_r (struct _reent *, unsigned short [7]);
long lrand48 (void);
long _lrand48_r (struct _reent *);
long mrand48 (void);
long _mrand48_r (struct _reent *);
long nrand48 (unsigned short [3]);
long _nrand48_r (struct _reent *, unsigned short [3]);
unsigned short *
       seed48 (unsigned short [3]);
unsigned short *
       _seed48_r (struct _reent *, unsigned short [3]);
void srand48 (long);
void _srand48_r (struct _reent *, long);


char * initstate (unsigned, char *, size_t);
long random (void);
char * setstate (char *);
void srandom (unsigned);


long long atoll (const char *__nptr);

long long _atoll_r (struct _reent *, const char *__nptr);

long long llabs (long long);
lldiv_t lldiv (long long __numer, long long __denom);
long long strtoll (const char *restrict __n, char **restrict __end_PTR, int __base);

long long _strtoll_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long strtoull (const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long _strtoull_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);



void cfree (void *);


int unsetenv (const char *__string);

int _unsetenv_r (struct _reent *, const char *__string);



int posix_memalign (void **, size_t, size_t) __attribute__((__nonnull__ (1)))
     __attribute__((__warn_unused_result__));


char * _dtoa_r (struct _reent *, double, int, int, int *, int*, char**);

void * _malloc_r (struct _reent *, size_t) ;
void * _calloc_r (struct _reent *, size_t, size_t) ;
void _free_r (struct _reent *, void *) ;
void * _realloc_r (struct _reent *, void *, size_t) ;
void _mstats_r (struct _reent *, char *);

int _system_r (struct _reent *, const char *);

void __eprintf (const char *, const char *, unsigned int, const char *);
# 312 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
void qsort_r (void *__base, size_t __nmemb, size_t __size, void *__thunk, int (*_compar)(void *, const void *, const void *))
             __asm__ ("" "__bsd_qsort_r");
# 322 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3
extern long double _strtold_r (struct _reent *, const char *restrict, char **restrict);

extern long double strtold (const char *restrict, char **restrict);
# 339 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/stdlib.h" 3

# 9 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/errno.h" 1 3
# 15 "/usr/bin/linux_x86_64/riscv64-unknown-elf/include/sys/errno.h" 3
extern int *__errno (void);




extern const char * const _sys_errlist[];
extern int _sys_nerr;
# 10 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/csr.h" 1
# 11 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/riscv_arch.h" 1
# 12 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/compiler/compiler_gcc.h" 1
# 13 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/compiler/compiler_ld.h" 1
# 14 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_name.h" 1
# 15 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h" 1
# 18 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"

# 18 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
int arch_strcmp(const char *str1, const char *str2);
# 28 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
void *arch_memcpy(void *dst, const void *src, uint32_t n);
# 38 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
void *arch_memset(void *s, uint8_t c, uint32_t n);
# 48 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
int arch_memcmp(const void *s1, const void *s2, uint32_t n);
# 58 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t *arch_memcpy4(uint32_t *dst, const uint32_t *src, uint32_t n);
# 68 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
void *arch_memcpy_fast(void *pdst, const void *psrc, uint32_t n);
# 78 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t *arch_memset4(uint32_t *dst, const uint32_t val, uint32_t n);






void arch_delay_us(uint32_t cnt);






void arch_delay_ms(uint32_t cnt);
# 101 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint16_t qcc74x_soft_crc16(void *in, uint32_t len);
# 111 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t qcc74x_soft_crc32_ex(uint32_t initial, void *in, uint32_t len);
# 120 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
uint32_t qcc74x_soft_crc32(void *in, uint32_t len);






# 126 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h" 3 4
_Bool 
# 126 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
    qcc74x_check_cache_addr(const void *addr);

void *qcc74x_get_no_cache_addr(const void *addr);





# 133 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h" 3 4
_Bool 
# 133 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_common.h"
    qcc74x_check_cache_addr_aligned(uintptr_t addr);




typedef struct
{
    uint8_t anti_rollback;
    uint8_t x;
    uint8_t y;
    uint8_t z;
    uint32_t name;
    uint32_t build_time;
    uint32_t commit_id;
    uint32_t rsvd0;
    uint32_t rsvd1;
} qcc74x_verinf_t;

int32_t qcc74x_get_app_version_from_efuse(uint8_t *version);
int32_t qcc74x_set_app_version_to_efuse(uint8_t version);
int32_t qcc74x_get_boot2_version_from_efuse(uint8_t *version);
int32_t qcc74x_set_boot2_version_to_efuse(uint8_t version);
int32_t qcc74x_get_boot2_info_from_flash(qcc74x_verinf_t *version);

static inline __attribute__((always_inline)) void qcc74x_lhal_assert_func(const char *file, uint32_t line, const char *function, const char *string)
{

    __asm__ volatile ("ebreak");
    while (1)
        ;
}
# 16 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_mtimer.h" 1
# 25 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_mtimer.h"
void qcc74x_mtimer_config(uint64_t ticks, void (*interruptfun)(void));






uint32_t qcc74x_mtimer_get_freq(void);






void qcc74x_mtimer_delay_ms(uint32_t time);






void qcc74x_mtimer_delay_us(uint32_t time);






uint64_t qcc74x_mtimer_get_time_us(void);






uint64_t qcc74x_mtimer_get_time_ms(void);
# 17 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h" 1
# 15 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
typedef void (*irq_callback)(int irq, void *arg);
# 26 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
struct qcc74x_irq_info_s {
    irq_callback handler;
    void *arg;
};
# 39 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
void qcc74x_irq_initialize(void);






uintptr_t qcc74x_irq_save(void);






void qcc74x_irq_restore(uintptr_t flags);
# 63 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
int qcc74x_irq_attach(int irq, irq_callback isr, void *arg);







int qcc74x_irq_detach(int irq);






void qcc74x_irq_enable(int irq);






void qcc74x_irq_disable(int irq);






void qcc74x_irq_set_pending(int irq);






void qcc74x_irq_clear_pending(int irq);






void qcc74x_irq_set_nlbits(uint8_t nlbits);
# 115 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_irq.h"
void qcc74x_irq_set_priority(int irq, uint8_t preemptprio, uint8_t subprio);
# 18 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_l1c.h" 1
# 26 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_l1c.h"
void qcc74x_l1c_icache_enable(void);





void qcc74x_l1c_icache_disable(void);





void qcc74x_l1c_icache_invalid_all(void);





void qcc74x_l1c_dcache_enable(void);





void qcc74x_l1c_dcache_disable(void);





void qcc74x_l1c_dcache_clean_all(void);





void qcc74x_l1c_dcache_invalidate_all(void);





void qcc74x_l1c_dcache_clean_invalidate_all(void);







void qcc74x_l1c_dcache_clean_range(void *addr, uint32_t size);







void qcc74x_l1c_dcache_invalidate_range(void *addr, uint32_t size);







void qcc74x_l1c_dcache_clean_invalidate_range(void *addr, uint32_t size);

void qcc74x_l1c_hit_count_get(uint32_t *hit_count_low, uint32_t *hit_count_high);
uint32_t qcc74x_l1c_miss_count_get(void);
void qcc74x_l1c_cache_write_set(uint8_t wt_en, uint8_t wb_en, uint8_t wa_en);
# 19 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 2
# 103 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h"
struct qcc74x_device_s {
    const char *name;
    uint32_t reg_base;
    uint8_t irq_num;
    uint8_t idx;
    uint8_t sub_idx;
    uint8_t dev_type;
    void *user_data;
};
# 123 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h"
struct qcc74x_device_s *qcc74x_device_get_by_name(const char *name);







void qcc74x_device_set_userdata(struct qcc74x_device_s *device, void *user_data);
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h" 2
# 47 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
struct qcc74x_flash_aes_config_s {
    uint8_t region;
    uint8_t region_enable;
    uint8_t lock_enable;
    const uint8_t *key;
    uint8_t keybits;
    uint8_t *iv;
    uint32_t start_addr;
    uint32_t end_addr;
};
# 67 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
int qcc74x_flash_init(void);






uint32_t qcc74x_flash_get_jedec_id(void);






uint32_t qcc74x_flash_get_size(void);







uint32_t qcc74x_flash2_get_size(void);
# 98 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
void qcc74x_flash_get_cfg(uint8_t **cfg_addr, uint32_t *len);






void qcc74x_flash_set_iomode(uint8_t iomode);






uint32_t qcc74x_flash_get_image_offset(void);
# 121 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
int qcc74x_flash_erase(uint32_t addr, uint32_t len);
# 131 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
int qcc74x_flash_write(uint32_t addr, uint8_t *data, uint32_t len);
# 141 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
int qcc74x_flash_read(uint32_t addr, uint8_t *data, uint32_t len);
# 150 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
int qcc74x_flash_get_unique_id(uint8_t *data, uint8_t id_len);
# 161 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
int qcc74x_flash_set_cache(uint8_t cont_read, uint8_t cache_enable, uint8_t cache_way_disable, uint32_t flash_offset);






void qcc74x_flash_aes_init(struct qcc74x_flash_aes_config_s *config);





void qcc74x_flash_aes_enable(void);





void qcc74x_flash_aes_disable(void);
# 189 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_flash.h"
void qcc74x_flash_jump_encrypted_app(uint8_t index, uint32_t flash_addr, uint32_t len);
# 7 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_xip_sflash.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sflash.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_ctrl.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_core.h" 1
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_ctrl.h" 2
# 237 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_ctrl.h"
struct sf_ctrl_cfg_type {
    uint8_t owner;







    uint8_t en32b_addr;

    uint8_t clk_delay;
    uint8_t clk_invert;
    uint8_t rx_clk_invert;
    uint8_t do_delay;
    uint8_t di_delay;
    uint8_t oe_delay;
};




struct sf_ctrl_bank2_cfg {
    uint8_t sbus2_select;
    uint8_t bank2_rx_clk_invert_src;
    uint8_t bank2_rx_clk_invert_sel;
    uint8_t bank2_delay_src;
    uint8_t bank2_clk_delay;
    uint8_t do_delay;
    uint8_t di_delay;
    uint8_t oe_delay;
    uint8_t remap;
    uint8_t remap_lock;
};
# 290 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_ctrl.h"
struct sf_ctrl_cmds_cfg {

    uint8_t ack_latency;
    uint8_t cmds_core_en;

    uint8_t cmds_en;



    uint8_t cmds_wrap_mode;
    uint8_t cmds_wrap_len;
};




struct sf_ctrl_cmd_cfg_type {
    uint8_t rw_flag;
    uint8_t cmd_mode;
    uint8_t addr_mode;
    uint8_t addr_size;
    uint8_t dummy_clks;
    uint8_t dummy_mode;
    uint8_t data_mode;
    uint8_t rsv[1];
    uint32_t nb_data;
    uint32_t cmd_buf[2];
};

struct qcc74x_sf_ctrl_decrypt_type {
    uint8_t mode;
    uint8_t type;
    uint8_t aes_region;
    uint8_t lock;
    uint32_t addr;
    uint32_t len;
    uint8_t *key;
    uint8_t *iv;
};

struct qcc74x_sf_ctrl_io_cs_clk_delay_cfg {
    uint8_t do_delay;
    uint8_t di_delay;
    uint8_t oe_delay;
    uint8_t cs_delay;
    uint8_t cs_clk_delay;
    uint8_t rsv[3];
};
# 414 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_ctrl.h"
void qcc74x_sf_ctrl_enable(const struct sf_ctrl_cfg_type *cfg);
void qcc74x_sf_ctrl_set_io_delay(uint8_t pad, uint8_t do_delay, uint8_t di_delay, uint8_t oe_delay);
void qcc74x_sf_ctrl_get_io_delay(uint8_t pad, uint8_t *do_delay, uint8_t *di_delay, uint8_t *oe_delay);
void qcc74x_sf_ctrl_set_cs_clk_delay(uint8_t pad, uint8_t cs_delay, uint8_t clk_delay);
void qcc74x_sf_ctrl_get_cs_clk_delay(uint8_t pad, uint8_t *cs_delay, uint8_t *clk_delay);
void qcc74x_sf_ctrl_set_flash_io_cs_clk_delay(struct qcc74x_sf_ctrl_io_cs_clk_delay_cfg cfg);
void qcc74x_sf_ctrl_get_flash_io_cs_clk_delay(struct qcc74x_sf_ctrl_io_cs_clk_delay_cfg *cfg);
void qcc74x_sf_ctrl_set_dqs_delay(uint8_t pad, uint8_t dodelay, uint8_t didelay, uint8_t oedelay);


void qcc74x_sf_ctrl_bank2_enable(const struct sf_ctrl_bank2_cfg *bank2cfg);
void qcc74x_sf_ctrl_sbus2_hold_sram(void);
void qcc74x_sf_ctrl_sbus2_release_sram(void);
uint8_t sf_ctrl_is_sbus2_enable(void);
void qcc74x_sf_ctrl_sbus2_replace(uint8_t pad);
void qcc74x_sf_ctrl_sbus2_revoke_replace(void);
void qcc74x_sf_ctrl_sbus2_set_delay(uint8_t clk_delay, uint8_t rx_clk_invert);
void qcc74x_sf_ctrl_remap_set(uint8_t remap, uint8_t lock);


void qcc74x_sf_ctrl_32bits_addr_en(uint8_t en_32bit_saddr);




uint8_t qcc74x_sf_ctrl_get_clock_delay(void);
void qcc74x_sf_ctrl_set_clock_delay(uint8_t delay);
uint8_t qcc74x_sf_ctrl_get_wrap_queue_value(void);
void qcc74x_sf_ctrl_cmds_set(struct sf_ctrl_cmds_cfg *cmds_cfg, uint8_t sel);



void qcc74x_sf_ctrl_select_pad(uint8_t sel);
void qcc74x_sf_ctrl_sbus_select_bank(uint8_t bank);
void qcc74x_sf_ctrl_set_owner(uint8_t owner);
uint8_t qcc74x_sf_ctrl_get_owner();
void qcc74x_sf_ctrl_set_owner_flag(uint8_t owner);
uint8_t qcc74x_sf_ctrl_get_owner_flag(void);
void qcc74x_sf_ctrl_disable(void);
void qcc74x_sf_ctrl_aes_enable_be(void);
void qcc74x_sf_ctrl_aes_enable_le(void);
void qcc74x_sf_ctrl_aes_set_region(uint8_t region, uint8_t enable, uint8_t hwkey,
                                 uint32_t start_addr, uint32_t end_addr, uint8_t locked);
void qcc74x_sf_ctrl_aes_set_key(uint8_t region, uint8_t *key, uint8_t key_type);
void qcc74x_sf_ctrl_aes_set_key_be(uint8_t region, uint8_t *key, uint8_t key_type);
void qcc74x_sf_ctrl_aes_set_iv(uint8_t region, uint8_t *iv, uint32_t addr_offset);
void qcc74x_sf_ctrl_aes_set_iv_be(uint8_t region, uint8_t *iv, uint32_t addr_offset);
void qcc74x_sf_ctrl_aes_set_region_offset(uint8_t region,uint32_t addr_offset);

void qcc74x_sf_ctrl_aes_xts_set_key(uint8_t region, uint8_t *key, uint8_t key_type);
void qcc74x_sf_ctrl_aes_xts_set_key_be(uint8_t region, uint8_t *key, uint8_t key_type);
void qcc74x_sf_ctrl_aes_xts_set_iv(uint8_t region, uint8_t *iv, uint32_t addr_offset);
void qcc74x_sf_ctrl_aes_xts_set_iv_be(uint8_t region, uint8_t *iv, uint32_t addr_offset);

void qcc74x_sf_ctrl_aes_set_mode(uint8_t mode);
void qcc74x_sf_ctrl_aes_enable(void);
void qcc74x_sf_ctrl_aes_disable(void);
uint8_t qcc74x_sf_ctrl_is_aes_enable(void);
void qcc74x_sf_ctrl_set_flash_image_offset(uint32_t addr_offset, uint8_t group, uint8_t bank);
uint32_t qcc74x_sf_ctrl_get_flash_image_offset(uint8_t group, uint8_t bank);
void qcc74x_sf_ctrl_lock_flash_image_offset(uint8_t lock);
void qcc74x_sf_ctrl_select_clock(uint8_t sahb_sram_sel);
void qcc74x_sf_ctrl_sendcmd(struct sf_ctrl_cmd_cfg_type *cfg);
void qcc74x_sf_ctrl_disable_wrap_access(uint8_t disable);
void qcc74x_sf_ctrl_xip_set(struct sf_ctrl_cmd_cfg_type *cfg, uint8_t cmd_valid);

void qcc74x_sf_ctrl_xip2_set(struct sf_ctrl_cmd_cfg_type *cfg, uint8_t cmd_valid);





uint8_t qcc74x_sf_ctrl_get_busy_state(void);
void qcc74x_sf_ctrl_aes_get_iv_be(uint8_t region, uint8_t *iv);
void qcc74x_sf_ctrl_aes_get_iv_le(uint8_t region, uint8_t *iv);
int32_t qcc74x_sf_ctrl_aes_set_decrypt_region_be(struct qcc74x_sf_ctrl_decrypt_type *parm);
int32_t qcc74x_sf_ctrl_aes_set_decrypt_region_le(struct qcc74x_sf_ctrl_decrypt_type *parm);
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sflash.h" 2
# 17 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sflash.h"
typedef struct
{
    uint8_t io_mode;
    uint8_t c_read_support;
    uint8_t clk_delay;
    uint8_t clk_invert;
    uint8_t reset_en_cmd;
    uint8_t reset_cmd;
    uint8_t reset_c_read_cmd;
    uint8_t reset_c_read_cmd_size;
    uint8_t jedec_id_cmd;
    uint8_t jedec_id_cmd_dmy_clk;




    uint8_t enter_32bits_addr_cmd;
    uint8_t exit_32bits_addr_cmd;

    uint8_t sector_size;
    uint8_t mid;
    uint16_t page_size;
    uint8_t chip_erase_cmd;
    uint8_t sector_erase_cmd;
    uint8_t blk32_erase_cmd;
    uint8_t blk64_erase_cmd;
    uint8_t write_enable_cmd;
    uint8_t page_program_cmd;
    uint8_t qpage_program_cmd;
    uint8_t qpp_addr_mode;
    uint8_t fast_read_cmd;
    uint8_t fr_dmy_clk;
    uint8_t qpi_fast_read_cmd;
    uint8_t qpi_fr_dmy_clk;
    uint8_t fast_read_do_cmd;
    uint8_t fr_do_dmy_clk;
    uint8_t fast_read_dio_cmd;
    uint8_t fr_dio_dmy_clk;
    uint8_t fast_read_qo_cmd;
    uint8_t fr_qo_dmy_clk;
    uint8_t fast_read_qio_cmd;
    uint8_t fr_qio_dmy_clk;
    uint8_t qpi_fast_read_qio_cmd;
    uint8_t qpi_fr_qio_dmy_clk;
    uint8_t qpi_page_program_cmd;
    uint8_t write_vreg_enable_cmd;
    uint8_t wr_enable_index;
    uint8_t qe_index;
    uint8_t busy_index;
    uint8_t wr_enable_bit;
    uint8_t qe_bit;
    uint8_t busy_bit;
    uint8_t wr_enable_write_reg_len;
    uint8_t wr_enable_read_reg_len;
    uint8_t qe_write_reg_len;
    uint8_t qe_read_reg_len;
    uint8_t release_powerdown;
    uint8_t busy_read_reg_len;
    uint8_t read_reg_cmd[4];
    uint8_t write_reg_cmd[4];
    uint8_t enter_qpi;
    uint8_t exit_qpi;
    uint8_t c_read_mode;
    uint8_t c_rexit;
    uint8_t burst_wrap_cmd;
    uint8_t burst_wrap_cmd_dmy_clk;
    uint8_t burst_wrap_data_mode;
    uint8_t burst_wrap_data;
    uint8_t de_burst_wrap_cmd;
    uint8_t de_burst_wrap_cmd_dmy_clk;
    uint8_t de_burst_wrap_data_mode;
    uint8_t de_burst_wrap_data;
    uint16_t time_e_sector;
    uint16_t time_e_32k;
    uint16_t time_e_64k;
    uint16_t time_page_pgm;
    uint16_t time_ce;
    uint8_t pd_delay;
    uint8_t qe_data;
} __attribute__((packed)) spi_flash_cfg_type;




struct sflash_sec_reg_cfg
{
    uint8_t erase_cmd;
    uint8_t program_cmd;
    uint8_t read_cmd;
    uint8_t enter_sec_opt_cmd;
    uint8_t exit_sec_opt_cmd;
    uint8_t block_num;
    uint8_t *data;
    uint32_t addr;
    uint32_t len;
};
# 139 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sflash.h"
void qcc74x_sflash_init(const struct sf_ctrl_cfg_type *p_sf_ctrl_cfg, const struct sf_ctrl_bank2_cfg *p_bank2_cfg);



int qcc74x_sflash_set_spi_mode(uint8_t mode);
int qcc74x_sflash_read_reg(spi_flash_cfg_type *flash_cfg, uint8_t reg_index, uint8_t *reg_value, uint8_t reg_len);
int qcc74x_sflash_write_reg(spi_flash_cfg_type *flash_cfg, uint8_t reg_index, uint8_t *reg_value, uint8_t reg_len);
int qcc74x_sflash_read_reg_with_cmd(spi_flash_cfg_type *flash_cfg, uint8_t read_reg_cmd, uint8_t *reg_value,
                                      uint8_t reg_len);
int qcc74x_sflash_write_reg_with_cmd(spi_flash_cfg_type *flash_cfg, uint8_t write_reg_cmd, uint8_t *reg_value,
                                       uint8_t reg_len);
int qcc74x_sflash_busy(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_write_enable(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_qspi_enable(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_qspi_disable(spi_flash_cfg_type *flash_cfg);
void qcc74x_sflash_volatile_reg_write_enable(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_chip_erase(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_sector_erase(spi_flash_cfg_type *flash_cfg, uint32_t sector_num);
int qcc74x_sflash_blk32_erase(spi_flash_cfg_type *flash_cfg, uint32_t blk_num);
int qcc74x_sflash_blk64_erase(spi_flash_cfg_type *flash_cfg, uint32_t blk_num);
int qcc74x_sflash_erase(spi_flash_cfg_type *flash_cfg, uint32_t start_addr, uint32_t end_addr);
void qcc74x_sflash_get_uniqueid(uint8_t *data, uint8_t id_len);
void qcc74x_sflash_get_jedecid(spi_flash_cfg_type *flash_cfg, uint8_t *data);
void qcc74x_sflash_get_deviceid(uint8_t *data, uint8_t is_32bits_addr);
void qcc74x_sflash_powerdown(void);
void qcc74x_sflash_release_powerdown(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_restore_from_powerdown(spi_flash_cfg_type *flash_cfg, uint8_t flash_cont_read, uint8_t bank);
void qcc74x_sflash_set_burst_wrap(spi_flash_cfg_type *flash_cfg);
void qcc74x_sflash_disable_burst_wrap(spi_flash_cfg_type *flash_cfg);

int qcc74x_sflash_set_32bits_addr_mode(spi_flash_cfg_type *flash_cfg, uint8_t en_32bits_addr);

int qcc74x_sflash_software_reset(spi_flash_cfg_type *flash_cfg);
void qcc74x_sflash_reset_continue_read(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_set_xip_cfg(spi_flash_cfg_type *flash_cfg, uint8_t io_mode, uint8_t cont_read, uint32_t addr,
                            uint32_t len, uint8_t bank);
int qcc74x_sflash_xip_read_enable(spi_flash_cfg_type *flash_cfg, uint8_t io_mode, uint8_t cont_read, uint8_t bank);
void qcc74x_sflash_xip_read_disable(void);
int qcc74x_sflash_rcv_enable(spi_flash_cfg_type *flash_cfg, uint8_t r_cmd, uint8_t w_cmd, uint8_t bit_pos);
int qcc74x_sflash_erase_security_register(spi_flash_cfg_type *flash_cfg, struct sflash_sec_reg_cfg *p_sec_reg_cfg);
int qcc74x_sflash_program_security_register(spi_flash_cfg_type *flash_cfg, struct sflash_sec_reg_cfg *p_sec_reg_cfg);
int qcc74x_sflash_read_security_register(struct sflash_sec_reg_cfg *p_sec_reg_cfg);
int qcc74x_sflash_clear_status_register(spi_flash_cfg_type *flash_cfg);
int qcc74x_sflash_read(spi_flash_cfg_type *flash_cfg, uint8_t io_mode, uint8_t cont_read, uint32_t addr, uint8_t *data,
                         uint32_t len);
int qcc74x_sflash_program(spi_flash_cfg_type *flash_cfg, uint8_t io_mode, uint32_t addr, uint8_t *data, uint32_t len);
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_xip_sflash.h" 2
# 36 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_xip_sflash.h"
int qcc74x_xip_sflash_state_save(spi_flash_cfg_type *p_flash_cfg, uint32_t *offset,
                               uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_state_restore(spi_flash_cfg_type *p_flash_cfg, uint32_t offset,
                                  uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_erase_need_lock(spi_flash_cfg_type *p_flash_cfg, uint32_t start_addr,
                                    int len, uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_write_need_lock(spi_flash_cfg_type *p_flash_cfg, uint32_t addr,
                                    uint8_t *data, uint32_t len, uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_read_need_lock(spi_flash_cfg_type *p_flash_cfg, uint32_t addr,
                                   uint8_t *data, uint32_t len, uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_get_jedecid_need_lock(spi_flash_cfg_type *p_flash_cfg, uint8_t *data,
                                          uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_get_deviceid_need_lock(spi_flash_cfg_type *p_flash_cfg, uint8_t is_32bits_addr,
                                           uint8_t *data, uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_get_uniqueid_need_lock(spi_flash_cfg_type *p_flash_cfg, uint8_t *data,
                                           uint8_t idlen, uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_clear_status_register_need_lock(spi_flash_cfg_type *p_Flash_Cfg,
                                                    uint8_t group, uint8_t bank);
int qcc74x_xip_sflash_read_via_cache_need_lock(uint32_t addr, uint8_t *data, uint32_t len,
                                             uint8_t group, uint8_t bank);
void qcc74x_xip_sflash_opt_enter(uint8_t *aes_enable);
void qcc74x_xip_sflash_opt_exit(uint8_t aes_enable);
# 8 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_ctrl.h" 1
# 9 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h" 1




# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h" 1
# 27 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
typedef struct
{
    char *name;
    uint16_t en_addr;
    uint16_t parity_addr;
    uint16_t value_addr;
    uint16_t value_len;
} qcc74x_ef_ctrl_com_trim_cfg_t;




typedef struct
{
    uint8_t en;
    uint8_t parity;
    uint8_t empty;
    uint8_t len;
    uint32_t value;
} qcc74x_ef_ctrl_com_trim_t;




typedef struct
{
    uint16_t pd_1st;
    uint16_t pd_cs_s;
    uint16_t cs;
    uint16_t rd_adr;
    uint16_t rd_dat;
    uint16_t rd_dmy;
    uint16_t pd_cs_h;
    uint16_t ps_cs;
    uint16_t wr_adr;
    uint16_t pp;
    uint16_t pi;
} qcc74x_ef_ctrl_para_t;







uint32_t qcc74x_ef_ctrl_get_common_trim_list(const qcc74x_ef_ctrl_com_trim_cfg_t **trim_list);







int qcc74x_ef_ctrl_autoload_done(struct qcc74x_device_s *dev);







int qcc74x_ef_ctrl_set_para(qcc74x_ef_ctrl_para_t *para);
# 99 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_write_direct(struct qcc74x_device_s *dev, uint32_t offset, uint32_t *pword, uint32_t count, uint8_t program);
# 110 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_read_direct(struct qcc74x_device_s *dev, uint32_t offset, uint32_t *pword, uint32_t count, uint8_t reload);
# 120 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_read_common_trim(struct qcc74x_device_s *dev, char *name, qcc74x_ef_ctrl_com_trim_t *trim, uint8_t reload);
# 130 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
void qcc74x_ef_ctrl_write_common_trim(struct qcc74x_device_s *dev, char *name, uint32_t value, uint8_t program);
# 140 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
uint8_t qcc74x_ef_ctrl_is_all_bits_zero(uint32_t val, uint8_t start, uint8_t len);







uint32_t qcc74x_ef_ctrl_get_byte_zero_cnt(uint8_t val);
# 157 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
uint8_t qcc74x_ef_ctrl_get_trim_parity(uint32_t val, uint8_t len);
# 167 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h"
int qcc74x_ef_ctrl_busy(struct qcc74x_device_s *dev);
# 6 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h" 2




typedef struct
{
    uint8_t package;
    uint8_t flash_info;




    uint8_t psram_info;




    uint8_t version;


    uint16_t process_corner;

    const char *package_name;
    const char *flash_info_name;


    const char *psram_info_name;


    char process_corner_name[16];

} qcc74x_efuse_device_info_type;
# 51 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_get_chipid(uint8_t chipid[8]);
# 61 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
void qcc74x_efuse_get_device_info(qcc74x_efuse_device_info_type *device_info);
# 73 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_read_mac_address(uint8_t mac[6], uint8_t reload);
# 84 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
uint8_t qcc74x_efuse_is_mac_address_slot_empty(uint8_t slot, uint8_t reload);
# 95 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_read_mac_address_opt(uint8_t slot, uint8_t mac[6], uint8_t reload);
# 105 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
float qcc74x_efuse_get_adc_trim(void);
# 115 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
uint32_t qcc74x_efuse_get_adc_tsen_trim(void);
# 126 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
void qcc74x_efuse_read_secure_boot(uint8_t *sign, uint8_t *aes);
# 137 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_enable_aes(uint8_t aes_type, uint8_t xts_mode);
# 148 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_rw_lock_aes_key(uint8_t key_index, uint8_t rd_lock, uint8_t wr_lock);
# 159 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_rw_lock_dbg_key(uint8_t rd_lock, uint8_t wr_lock);
# 169 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_write_lock_pk_hash(uint32_t pkhash_len);
# 179 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_efuse.h"
int qcc74x_efuse_write_lock_usb_pid_vid(void);
# 10 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_clock.h" 1
# 286 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_clock.h"
int qcc74x_peripheral_clock_control(uint8_t peri, 
# 286 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_clock.h" 3 4
                                                 _Bool 
# 286 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_clock.h"
                                                      enable);







uint32_t qcc74x_peripheral_clock_get(uint8_t peri);







int qcc74x_peripheral_clock_status_get(uint8_t peri);







uint32_t qcc74x_clk_get_system_clock(uint8_t type);
# 319 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_clock.h"
uint32_t qcc74x_clk_get_peripheral_clock(uint8_t type, uint8_t idx);
# 11 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2

# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/glb_reg.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h" 1
# 41 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h"
typedef enum {

    SSOFT_IRQn = 1,
    MSOFT_IRQn = 3,
    STIME_IRQn = 5,
    MTIME_IRQn = 7,
    SEXT_IRQn = 9,
    MEXT_IRQn = 11,
    CLIC_SOFT_PEND_IRQn = 12,





    BMX_MCU_BUS_ERR_IRQn = 16 + 0,
    BMX_MCU_TO_IRQn = 16 + 1,
    DBI_IRQn = 16 + 2,
    SDU_SOFT_RST_IRQn = 16 + 3,
    AUDIO_IRQn = 16 + 4,
    RF_TOP_INT0_IRQn = 16 + 5,
    RF_TOP_INT1_IRQn = 16 + 6,
    SDIO_IRQn = 16 + 7,
    WIFI_TBTT_SLEEP_IRQn = 16 + 8,
    SEC_ENG_ID1_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 9,
    SEC_ENG_ID0_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 10,
    SEC_ENG_ID1_CDET_IRQn = 16 + 11,
    SEC_ENG_ID0_CDET_IRQn = 16 + 12,
    SF_CTRL_ID1_IRQn = 16 + 13,
    SF_CTRL_ID0_IRQn = 16 + 14,
    DMA0_ALL_IRQn = 16 + 15,
    DVP2BUS_INT0_IRQn = 16 + 16,
    SDH_IRQn = 16 + 17,
    DVP2BUS_INT1_IRQn = 16 + 18,
    WIFI_TBTT_WAKEUP_IRQn = 16 + 19,
    IRRX_IRQn = 16 + 20,
    USB_IRQn = 16 + 21,
    AUPDM_IRQn = 16 + 22,
    MJPEG_IRQn = 16 + 23,
    EMAC_IRQn = 16 + 24,
    GPADC_DMA_IRQn = 16 + 25,
    EFUSE_IRQn = 16 + 26,
    SPI0_IRQn = 16 + 27,
    UART0_IRQn = 16 + 28,
    UART1_IRQn = 16 + 29,
    RESERVED01_IRQn = 16 + 30,
    GPIO_DMA_IRQn = 16 + 31,
    I2C0_IRQn = 16 + 32,
    PWM_IRQn = 16 + 33,
    RESERVED0_IRQn = 16 + 34,
    RESERVED1_IRQn = 16 + 35,
    TIMER0_CH0_IRQn = 16 + 36,
    TIMER0_CH1_IRQn = 16 + 37,
    TIMER0_WDT_IRQn = 16 + 38,
    I2C1_IRQn = 16 + 39,
    I2S_IRQn = 16 + 40,
    ANA_OCP_OUT_TO_CPU_0_IRQn = 16 + 41,
    ANA_OCP_OUT_TO_CPU_1_IRQn = 16 + 42,
    XTAL_RDY_SCAN_IRQn = 16 + 43,
    GPIO_INT0_IRQn = 16 + 44,
    DM_IRQn = 16 + 45,
    BT_IRQn = 16 + 46,
    M154_REQ_ACK_IRQn = 16 + 47,
    M154_INT_IRQn = 16 + 48,
    M154_AES_IRQn = 16 + 49,
    PDS_WAKEUP_IRQn = 16 + 50,
    HBN_OUT0_IRQn = 16 + 51,
    HBN_OUT1_IRQn = 16 + 52,
    BOD_IRQn = 16 + 53,
    WIFI_IRQn = 16 + 54,
    BZ_PHY_INT_IRQn = 16 + 55,
    BLE_IRQn = 16 + 56,
    MAC_INT_TIMER_IRQn = 16 + 57,
    MAC_INT_MISC_IRQn = 16 + 58,
    MAC_INT_RX_TRIGGER_IRQn = 16 + 59,
    MAC_INT_TX_TRIGGER_IRQn = 16 + 60,
    MAC_INT_GEN_IRQn = 16 + 61,
    MAC_INT_PROT_TRIGGER_IRQn = 16 + 62,
    WIFI_IPC_IRQn = 16 + 63,
    IRQn_LAST,
} IRQn_Type;
# 225 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h"
typedef enum {
    QCC74x_AHB_MASTER_CPU = 0x00,
    QCC74x_AHB_MASTER_SDU = 0x01,
    QCC74x_AHB_MASTER_SEC = 0x02,
    QCC74x_AHB_MASTER_DMA = 0x03,
    QCC74x_AHB_MASTER_CCI = 0x04,
    QCC74x_AHB_MASTER_WIFI_PLATFORM = 0x05,
    QCC74x_AHB_MASTER_WIFI_MAC_PHY = 0x06,
    QCC74x_AHB_MASTER_WIFI_PHY = 0x07,
    QCC74x_AHB_MASTER_MAX = 0x08,
} QCC74x_AHB_Master_Type;

typedef enum {
    QCC74x_AHB_SLAVE1_GLB = 0x00,
    QCC74x_AHB_SLAVE1_RF_TOP = 0x01,
    QCC74x_AHB_SLAVE1_GPIP = 0x02,
    QCC74x_AHB_SLAVE1_SEC_DBG = 0x03,
    QCC74x_AHB_SLAVE1_SEC_ENG = 0x04,
    QCC74x_AHB_SLAVE1_TZ = 0x05,
    QCC74x_AHB_SLAVE1_RSVD6 = 0x06,
    QCC74x_AHB_SLAVE1_EF_CTRL = 0x07,
    QCC74x_AHB_SLAVE1_CCI = 0x08,
    QCC74x_AHB_SLAVE1_L1C = 0x09,
    QCC74x_AHB_SLAVE1_RSVD10 = 0x0A,
    QCC74x_AHB_SLAVE1_SF_CTRL = 0x0B,
    QCC74x_AHB_SLAVE1_DMA = 0x0C,
    QCC74x_AHB_SLAVE1_SDU = 0x0D,
    QCC74x_AHB_SLAVE1_PDS = 0x0E,
    QCC74x_AHB_SLAVE1_RSVD15 = 0x0F,
    QCC74x_AHB_SLAVE1_UART0 = 0x10,
    QCC74x_AHB_SLAVE1_UART1 = 0x11,
    QCC74x_AHB_SLAVE1_SPI = 0x12,
    QCC74x_AHB_SLAVE1_I2C = 0x13,
    QCC74x_AHB_SLAVE1_PWM = 0x14,
    QCC74x_AHB_SLAVE1_TIMER = 0x15,
    QCC74x_AHB_SLAVE1_IRR = 0x16,
    QCC74x_AHB_SLAVE1_CKS = 0x17,
    QCC74x_AHB_SLAVE1_QDEC = 0x18,
    QCC74x_AHB_SLAVE1_KYS = 0x19,
    QCC74x_AHB_SLAVE1_UART2 = 0x1A,
    QCC74x_AHB_SLAVE1_RSVD27 = 0x1B,
    QCC74x_AHB_SLAVE1_RSVD28 = 0x1C,
    QCC74x_AHB_SLAVE1_RSVD29 = 0x1D,
    QCC74x_AHB_SLAVE1_RSVD30 = 0x1E,
    QCC74x_AHB_SLAVE1_RSVD31 = 0x1F,
    QCC74x_AHB_SLAVE1_MAX = 0x20,
    QCC74x_AHB_SLAVE1_GPADC = 0x21,
    QCC74x_AHB_SLAVE1_GPDAC = 0x22,
    QCC74x_AHB_SLAVE1_I2S = 0x23,
    QCC74x_AHB_SLAVE1_CAM = 0x24,
} QCC74x_AHB_Slave1_Type;

typedef enum {
    QCC74x_AHB_SLAVE2_RSVD0 = 0x00,
    QCC74x_AHB_SLAVE2_RSVD1 = 0x01,
    QCC74x_AHB_SLAVE2_RSVD2 = 0x02,
    QCC74x_AHB_SLAVE2_RSVD3 = 0x03,
    QCC74x_AHB_SLAVE2_WIFI = 0x04,
    QCC74x_AHB_SLAVE2_RSVD5 = 0x05,
    QCC74x_AHB_SLAVE2_RSVD6 = 0x06,
    QCC74x_AHB_SLAVE2_RSVD7 = 0x07,
    QCC74x_AHB_SLAVE2_BT_BLE = 0x08,
    QCC74x_AHB_SLAVE2_M154 = 0x09,
    QCC74x_AHB_SLAVE2_BT_BLE2 = 0x0A,
    QCC74x_AHB_SLAVE2_M1542 = 0x0B,
    QCC74x_AHB_SLAVE2_RSVD12 = 0x0C,
    QCC74x_AHB_SLAVE2_RSVD13 = 0x0D,
    QCC74x_AHB_SLAVE2_RSVD14 = 0x0E,
    QCC74x_AHB_SLAVE2_RSVD15 = 0x0F,
    QCC74x_AHB_SLAVE2_EXT_EMI_MISC = 0x10,
    QCC74x_AHB_SLAVE2_EXT_PSRAM0_CTRL = 0x11,
    QCC74x_AHB_SLAVE2_EXT_PSRAM1_CTRL = 0x12,
    QCC74x_AHB_SLAVE2_EXT_USB = 0x13,
    QCC74x_AHB_SLAVE2_EXT_MIX2 = 0x14,
    QCC74x_AHB_SLAVE2_EXT_AUDIO = 0x15,
    QCC74x_AHB_SLAVE2_EXT_SDH = 0x16,
    QCC74x_AHB_SLAVE2_EXT_EMAC = 0x17,
    QCC74x_AHB_SLAVE2_EXT_DMA2 = 0x18,
    QCC74x_AHB_SLAVE2_EXT_RSVD25 = 0x19,
    QCC74x_AHB_SLAVE2_EXT_RSVD26 = 0x1A,
    QCC74x_AHB_SLAVE2_EXT_RSVD27 = 0x1B,
    QCC74x_AHB_SLAVE2_MAX = 0x1C,
} QCC74x_AHB_Slave2_Type;

typedef enum {
    QCC74x_AHB_SEC_ENG_AES0 = 0,
    QCC74x_AHB_SEC_ENG_AES1,
    QCC74x_AHB_SEC_ENG_SHA0,
    QCC74x_AHB_SEC_ENG_SHA1,
} QCC74x_AHB_Sec_Eng_Type;

typedef enum {
    QCC74x_AHB_DMA0_CH0 = 0,
    QCC74x_AHB_DMA0_CH1,
    QCC74x_AHB_DMA0_CH2,
    QCC74x_AHB_DMA0_CH3,
    QCC74x_AHB_DMA0_CH4,
    QCC74x_AHB_DMA0_CH5,
    QCC74x_AHB_DMA0_CH6,
    QCC74x_AHB_DMA0_CH7,
} QCC74x_AHB_DMA0_CHNL_Type;
# 335 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_core.h" 1
# 37 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_core.h"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h" 1
# 84 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h" 1
# 43 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
    __asm volatile("csrs mstatus, 8");
}






__attribute__((always_inline)) static inline void __disable_irq(void)
{
    __asm volatile("csrc mstatus, 8");
}






__attribute__((always_inline)) static inline uint32_t __get_MXSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7c0"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MXSTATUS(uint32_t mxstatus)
{
    __asm volatile("csrw 0x7c0, %0"
                   :
                   : "r"(mxstatus));
}






__attribute__((always_inline)) static inline uint32_t __get_MEXSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7E1;"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MEXSTATUS(uint32_t mexstatus)
{
    __asm volatile("csrw 0x7E1, %0"
                   :
                   : "r"(mexstatus));
}






__attribute__((always_inline)) static inline uint32_t __get_MRADDR(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7E0"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_FXCR(void)
{
    uint32_t result;

    __asm volatile("csrr %0, fxcr"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_FXCR(uint32_t fxcr)
{
    __asm volatile("csrw fxcr, %0"
                   :
                   : "r"(fxcr));
}






__attribute__((always_inline)) static inline uint32_t __get_MSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mstatus"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MSTATUS(uint32_t mstatus)
{
    __asm volatile("csrw mstatus, %0"
                   :
                   : "r"(mstatus));
}






__attribute__((always_inline)) static inline uint32_t __get_MHCR(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7c1"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MHCR(uint32_t mhcr)
{
    __asm volatile("csrw 0x7c1, %0"
                   :
                   : "r"(mhcr));
}






__attribute__((always_inline)) static inline uint32_t __get_MHINT(void)
{
    uint32_t result;

    __asm volatile("csrr %0, 0x7c5"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MHINT(uint32_t mhint)
{
    __asm volatile("csrw 0x7c5, %0"
                   :
                   : "r"(mhint));
}






__attribute__((always_inline)) static inline uint32_t __get_MISA(void)
{
    uint32_t result;

    __asm volatile("csrr %0, misa"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MISA(uint32_t misa)
{
    __asm volatile("csrw misa, %0"
                   :
                   : "r"(misa));
}






__attribute__((always_inline)) static inline uint32_t __get_MIE(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mie"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MIE(uint32_t mie)
{
    __asm volatile("csrw mie, %0"
                   :
                   : "r"(mie));
}






__attribute__((always_inline)) static inline uint32_t __get_MTVEC(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mtvec"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MTVEC(uint32_t mtvec)
{
    __asm volatile("csrw mtvec, %0"
                   :
                   : "r"(mtvec));
}






__attribute__((always_inline)) static inline void __set_MTVT(uint32_t mtvt)
{
    __asm volatile("csrw mtvt, %0"
                   :
                   : "r"(mtvt));
}






__attribute__((always_inline)) static inline uint32_t __get_MTVT(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mtvt"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_SP(void)
{
    uint32_t result;

    __asm volatile("mv %0, sp"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_SP(uint32_t sp)
{
    __asm volatile("mv sp, %0"
                   :
                   : "r"(sp)
                   : "sp");
}






__attribute__((always_inline)) static inline uint32_t __get_MSCRATCH(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mscratch"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MSCRATCH(uint32_t mscratch)
{
    __asm volatile("csrw mscratch, %0"
                   :
                   : "r"(mscratch));
}






__attribute__((always_inline)) static inline uint32_t __get_MEPC(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mepc"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MEPC(uint32_t mepc)
{
    __asm volatile("csrw mepc, %0"
                   :
                   : "r"(mepc));
}






__attribute__((always_inline)) static inline uint32_t __get_MCAUSE(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mcause"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MNXTI(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mnxti"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MNXTI(uint32_t mnxti)
{
    __asm volatile("csrw mnxti, %0"
                   :
                   : "r"(mnxti));
}






__attribute__((always_inline)) static inline uint32_t __get_MINTSTATUS(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mintstatus"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MTVAL(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mtval"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MIP(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mip"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline void __set_MIP(uint32_t mip)
{
    __asm volatile("csrw mip, %0"
                   :
                   : "r"(mip));
}






__attribute__((always_inline)) static inline uint32_t __get_MCYCLE(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mcycle"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MCYCLEH(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mcycleh"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MINSTRET(void)
{
    uint32_t result;

    __asm volatile("csrr %0, minstret"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MINSTRETH(void)
{
    uint32_t result;

    __asm volatile("csrr %0, minstreth"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MVENDORID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mvendorid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MARCHID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, marchid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MIMPID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mimpid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_MHARTID(void)
{
    uint32_t result;

    __asm volatile("csrr %0, mhartid"
                   : "=r"(result));
    return (result);
}






__attribute__((always_inline)) static inline uint32_t __get_PMPCFG0(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg0"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPCFG1(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg1"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPCFG2(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg2"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPCFG3(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpcfg3"
                   : "=r"(result));
    return (result);
}







static inline uint8_t __get_PMPxCFG(uint32_t idx)
{
    uint32_t pmpcfgx = 0;

    if (idx < 4) {
        pmpcfgx = __get_PMPCFG0();
    } else if (idx >= 4 && idx < 8) {
        idx -= 4;
        pmpcfgx = __get_PMPCFG1();
    } else if (idx >= 8 && idx < 12) {
        idx -= 8;
        pmpcfgx = __get_PMPCFG2();
    } else if (idx >= 12 && idx < 16) {
        idx -= 12;
        pmpcfgx = __get_PMPCFG3();
    } else {
        return 0;
    }

    return (uint8_t)((pmpcfgx & (0xFF << (idx << 3))) >> (idx << 3));
}






__attribute__((always_inline)) static inline void __set_PMPCFG0(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg0, %0"
                   :
                   : "r"(pmpcfg));
}

__attribute__((always_inline)) static inline void __set_PMPCFG1(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg1, %0"
                   :
                   : "r"(pmpcfg));
}

__attribute__((always_inline)) static inline void __set_PMPCFG2(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg2, %0"
                   :
                   : "r"(pmpcfg));
}

__attribute__((always_inline)) static inline void __set_PMPCFG3(uint32_t pmpcfg)
{
    __asm volatile("csrw pmpcfg3, %0"
                   :
                   : "r"(pmpcfg));
}







static inline void __set_PMPxCFG(uint32_t idx, uint8_t pmpxcfg)
{
    uint32_t pmpcfgx = 0;

    if (idx < 4) {
        pmpcfgx = __get_PMPCFG0();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG0(pmpcfgx);
    } else if (idx >= 4 && idx < 8) {
        idx -= 4;
        pmpcfgx = __get_PMPCFG1();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG1(pmpcfgx);
    } else if (idx >= 8 && idx < 12) {
        idx -= 8;
        pmpcfgx = __get_PMPCFG2();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG2(pmpcfgx);
    } else if (idx >= 12 && idx < 16) {
        idx -= 12;
        pmpcfgx = __get_PMPCFG3();
        pmpcfgx = (pmpcfgx & ~(0xFF << (idx << 3))) | (pmpxcfg << (idx << 3));
        __set_PMPCFG3(pmpcfgx);
    } else {
        return;
    }
}






__attribute__((always_inline)) static inline uint32_t __get_PMPADDR0(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr0"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR1(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr1"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR2(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr2"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR3(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr3"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR4(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr4"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR5(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr5"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR6(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr6"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR7(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr7"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR8(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr8"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR9(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr9"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR10(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr10"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR11(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr11"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR12(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr12"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR13(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr13"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR14(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr14"
                   : "=r"(result));
    return (result);
}

__attribute__((always_inline)) static inline uint32_t __get_PMPADDR15(void)
{
    uint32_t result;

    __asm volatile("csrr %0, pmpaddr15"
                   : "=r"(result));
    return (result);
}







static inline uint32_t __get_PMPADDRx(uint32_t idx)
{
    switch (idx) {
        case 0:
            return __get_PMPADDR0();

        case 1:
            return __get_PMPADDR1();

        case 2:
            return __get_PMPADDR2();

        case 3:
            return __get_PMPADDR3();

        case 4:
            return __get_PMPADDR4();

        case 5:
            return __get_PMPADDR5();

        case 6:
            return __get_PMPADDR6();

        case 7:
            return __get_PMPADDR7();

        case 8:
            return __get_PMPADDR8();

        case 9:
            return __get_PMPADDR9();

        case 10:
            return __get_PMPADDR10();

        case 11:
            return __get_PMPADDR11();

        case 12:
            return __get_PMPADDR12();

        case 13:
            return __get_PMPADDR13();

        case 14:
            return __get_PMPADDR14();

        case 15:
            return __get_PMPADDR15();

        default:
            return 0;
    }
}






__attribute__((always_inline)) static inline void __set_PMPADDR0(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr0, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR1(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr1, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR2(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr2, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR3(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr3, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR4(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr4, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR5(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr5, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR6(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr6, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR7(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr7, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR8(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr8, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR9(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr9, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR10(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr10, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR11(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr11, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR12(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr12, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR13(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr13, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR14(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr14, %0"
                   :
                   : "r"(pmpaddr));
}

__attribute__((always_inline)) static inline void __set_PMPADDR15(uint32_t pmpaddr)
{
    __asm volatile("csrw pmpaddr15, %0"
                   :
                   : "r"(pmpaddr));
}







static inline void __set_PMPADDRx(uint32_t idx, uint32_t pmpaddr)
{
    switch (idx) {
        case 0:
            __set_PMPADDR0(pmpaddr);
            break;

        case 1:
            __set_PMPADDR1(pmpaddr);
            break;

        case 2:
            __set_PMPADDR2(pmpaddr);
            break;

        case 3:
            __set_PMPADDR3(pmpaddr);
            break;

        case 4:
            __set_PMPADDR4(pmpaddr);
            break;

        case 5:
            __set_PMPADDR5(pmpaddr);
            break;

        case 6:
            __set_PMPADDR6(pmpaddr);
            break;

        case 7:
            __set_PMPADDR7(pmpaddr);
            break;

        case 8:
            __set_PMPADDR8(pmpaddr);
            break;

        case 9:
            __set_PMPADDR9(pmpaddr);
            break;

        case 10:
            __set_PMPADDR10(pmpaddr);
            break;

        case 11:
            __set_PMPADDR11(pmpaddr);
            break;

        case 12:
            __set_PMPADDR12(pmpaddr);
            break;

        case 13:
            __set_PMPADDR13(pmpaddr);
            break;

        case 14:
            __set_PMPADDR14(pmpaddr);
            break;

        case 15:
            __set_PMPADDR15(pmpaddr);
            break;

        default:
            return;
    }
}






__attribute__((always_inline)) static inline void __enable_excp_irq(void)
{
    __enable_irq();
}






__attribute__((always_inline)) static inline void __disable_excp_irq(void)
{
    __disable_irq();
}
# 1186 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline void __NOP(void)
{
    __asm volatile("nop");
}





__attribute__((always_inline)) static inline void __NOP_BARRIER(void)
{
    __asm volatile("nop" ::
                       : "memory");
}





__attribute__((always_inline)) static inline void __COMPILE_BARRIER(void)
{
    __asm volatile("" ::
                       : "memory");
}





__attribute__((always_inline)) static inline void __WFI(void)
{
    __asm volatile("wfi");
}





__attribute__((always_inline)) static inline void __WAIT(void)
{
    __asm volatile("wfi");
}





__attribute__((always_inline)) static inline void __DOZE(void)
{
    __asm volatile("wfi");
}





__attribute__((always_inline)) static inline void __STOP(void)
{
    __asm volatile("wfi");
}







__attribute__((always_inline)) static inline void __ISB(void)
{

    __asm__ volatile (
        ".word 0x0000100f\n"
    );
}






__attribute__((always_inline)) static inline void __DSB(void)
{

    __asm__ volatile (
        ".word 0x0ff0000f\n"
    );
}





__attribute__((always_inline)) static inline void __ICACHE_IALL(void)
{

    __asm__ volatile (
        ".word 0x0100000b\n"
    );
}






__attribute__((always_inline)) static inline void __ICACHE_IPA(uint32_t addr)
{
    __asm volatile("icache.ipa %0"
                   :
                   : "r"(addr));
}





__attribute__((always_inline)) static inline void __DCACHE_IALL(void)
{

    __asm__ volatile (
        ".word 0x0020000b\n"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CALL(void)
{

    __asm__ volatile (
        ".word 0x0010000b\n"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CIALL(void)
{

    __asm__ volatile (
        ".word 0x0030000b\n"
    );
}

__attribute__((always_inline)) static inline void __CUSTOM_DCACHE_IPA(uint32_t addr)
{
    __asm__ volatile (
        "mv a0, %0\n\t"
        ".word 0x02a5000b\n\t"
        :
        : "r" (addr)
        : "a0", "memory"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_IPA(uint32_t addr)
{



    __CUSTOM_DCACHE_IPA(addr);
}

__attribute__((always_inline)) static inline void __CUSTOM_DCACHE_CPA(uint32_t addr)
{
    __asm__ volatile (
        "mv a0, %0\n\t"
        ".word 0x0295000b\n\t"
        :
        : "r" (addr)
        : "a0", "memory"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CPA(uint32_t addr)
{



    __CUSTOM_DCACHE_CPA(addr);
}

__attribute__((always_inline)) static inline void __CUSTOM_DCACHE_CIPA(uint32_t addr)
{
    __asm__ volatile (
        "mv a0, %0\n\t"
        ".word 0x02b5000b\n\t"
        :
        : "r" (addr)
        : "a0", "memory"
    );
}





__attribute__((always_inline)) static inline void __DCACHE_CIPA(uint32_t addr)
{



    __CUSTOM_DCACHE_CIPA(addr);
}






__attribute__((always_inline)) static inline void __DMB(void)
{

    __asm__ volatile (
        ".word 0x0ff0000f\n"
    );
}







__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{
    return __builtin_bswap32(value);
}







__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
    uint32_t result;

    result = ((value & 0xFF000000) >> 8) | ((value & 0x00FF0000) << 8) |
             ((value & 0x0000FF00) >> 8) | ((value & 0x000000FF) << 8);

    return (result);
}







__attribute__((always_inline)) static inline int32_t __REVSH(int32_t value)
{
    return (short)(((value & 0xFF00) >> 8) | ((value & 0x00FF) << 8));
}
# 1461 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
    return (op1 >> op2) | (op1 << (32U - op2));
}






__attribute__((always_inline)) static inline void __BKPT(void)
{
    __asm volatile("ebreak");
}







__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
    uint32_t result;

    int32_t s = 4 * 8 - 1;

    result = value;

    for (value >>= 1U; value; value >>= 1U) {
        result <<= 1U;
        result |= value & 1U;
        s--;
    }

    result <<= s;

    return (result);
}
# 1510 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __CLZ(uint32_t in)
{
    uint32_t result;

    __asm volatile("ff1 %0, %1"
                   : "=r"(result)
                   : "r"(in));
    return (result);
}







__attribute__((always_inline)) static inline int32_t __SSAT(int32_t x, uint32_t y)
{
    int32_t posMax, negMin;
    uint32_t i;

    posMax = 1;

    for (i = 0; i < (y - 1); i++) {
        posMax = posMax * 2;
    }

    if (x > 0) {
        posMax = (posMax - 1);

        if (x > posMax) {
            x = posMax;
        }


    } else {
        negMin = -posMax;

        if (x < negMin) {
            x = negMin;
        }


    }

    return (x);
}
# 1565 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1585 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __IUSAT(uint32_t value, uint32_t sat)
{
    uint32_t result;

    if (value & 0x80000000)
    {
        result = 0;
    } else if ((((0xFFFFFFFF >> sat) << sat) & value) != 0) {
        result = 0xFFFFFFFF >> (32 - sat);
    } else {
        result = value;
    }

    return (result);
}
# 1609 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t op1)
{
    return 0;
}







__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *addr)
{
    uint32_t result;

    __asm volatile("lb %0, 0(%1)"
                   : "=r"(result)
                   : "r"(addr));

    return ((uint8_t)result);
}







__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *addr)
{
    uint32_t result;

    __asm volatile("lh %0, 0(%1)"
                   : "=r"(result)
                   : "r"(addr));

    return ((uint16_t)result);
}







__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *addr)
{
    uint32_t result;

    __asm volatile("lw %0, 0(%1)"
                   : "=r"(result)
                   : "r"(addr));

    return (result);
}







__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *addr)
{
    __asm volatile("sb %1, 0(%0)" ::"r"(addr), "r"((uint32_t)value)
                   : "memory");
}







__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *addr)
{
    __asm volatile("sh %1, 0(%0)" ::"r"(addr), "r"((uint32_t)value)
                   : "memory");
}







__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *addr)
{
    __asm volatile("sw %1, 0(%0)" ::"r"(addr), "r"(value)
                   : "memory");
}
# 1724 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHBT(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0x0000FFFF) | (((int32_t)(val2) << val3) & (int32_t)0xFFFF0000));
}
# 1742 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __PKHTB(uint32_t val1, uint32_t val2, uint32_t val3)
{
    return ((((int32_t)(val1) << 0) & (int32_t)0xFFFF0000) | (((int32_t)(val2) >> val3) & (int32_t)0x0000FFFF));
}
# 1758 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAT16(int32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT((((int32_t)x << 16) >> 16), y) & (int32_t)0x0000FFFF;
    s = __SSAT((((int32_t)x) >> 16), y) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 1779 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAT16(uint32_t x, const uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT(((x << 16) >> 16), y) & 0x0000FFFF;
    s = __IUSAT(((x) >> 16), y) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 1806 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) + (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1835 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) + ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) + ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) + ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) + ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1862 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1889 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) + ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) + ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) + ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) + ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1918 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __SSAT(((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF;
    s = __SSAT(((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF;
    t = __SSAT(((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF;
    u = __SSAT(((((int32_t)x) >> 24) - (((int32_t)y) >> 24)), 8) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 1947 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = __IUSAT((((x << 24) >> 24) - ((y << 24) >> 24)), 8) & 0x000000FF;
    s = __IUSAT((((x << 16) >> 24) - ((y << 16) >> 24)), 8) & 0x000000FF;
    t = __IUSAT((((x << 8) >> 24) - ((y << 8) >> 24)), 8) & 0x000000FF;
    u = __IUSAT((((x) >> 24) - ((y) >> 24)), 8) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 1974 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) & (int32_t)0x000000FF;
    s = ((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) & (int32_t)0x000000FF;
    t = ((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) & (int32_t)0x000000FF;
    u = ((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2001 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2031 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((x << 24) >> 24) - ((y << 24) >> 24)) & 0x000000FF;
    s = (((x << 16) >> 24) - ((y << 16) >> 24)) & 0x000000FF;
    t = (((x << 8) >> 24) - ((y << 8) >> 24)) & 0x000000FF;
    u = (((x) >> 24) - ((y) >> 24)) & 0x000000FF;

    return (u + t + s + r);
}
# 2094 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2117 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = __IUSAT((((x << 16) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2138 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2159 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t x, uint32_t y)
{
    int32_t r = 0, s = 0;

    r = (((x << 16) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2180 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2201 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2226 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) + (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) + (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) + (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) + (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2253 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) + ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) + ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) + ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) + ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2278 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2301 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2324 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2347 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2368 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2389 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2414 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = (((((int32_t)x << 24) >> 24) - (((int32_t)y << 24) >> 24)) >> 1) & (int32_t)0x000000FF;
    s = (((((int32_t)x << 16) >> 24) - (((int32_t)y << 16) >> 24)) >> 1) & (int32_t)0x000000FF;
    t = (((((int32_t)x << 8) >> 24) - (((int32_t)y << 8) >> 24)) >> 1) & (int32_t)0x000000FF;
    u = (((((int32_t)x) >> 24) - (((int32_t)y) >> 24)) >> 1) & (int32_t)0x000000FF;

    return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r)));
}
# 2441 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t x, uint32_t y)
{
    int32_t r, s, t, u;

    r = ((((x << 24) >> 24) - ((y << 24) >> 24)) >> 1) & 0x000000FF;
    s = ((((x << 16) >> 24) - ((y << 16) >> 24)) >> 1) & 0x000000FF;
    t = ((((x << 8) >> 24) - ((y << 8) >> 24)) >> 1) & 0x000000FF;
    u = ((((x) >> 24) - ((y) >> 24)) >> 1) & 0x000000FF;

    return ((u << 24) | (t << 16) | (s << 8) | (r));
}
# 2471 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2499 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) - ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) + ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2525 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2551 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) - ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) + ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2575 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) - (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) + (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2601 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) - ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) + ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2629 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __SSAT(((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2657 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = __IUSAT((((x << 16) >> 16) + ((y) >> 16)), 16) & 0x0000FFFF;
    s = __IUSAT((((x) >> 16) - ((y << 16) >> 16)), 16) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2683 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((x << 16) >> 16) + ((y) >> 16)) & 0x0000FFFF;
    s = (((x) >> 16) - ((y << 16) >> 16)) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2709 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) & (int32_t)0x0000FFFF;
    s = ((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2733 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = (((((int32_t)x << 16) >> 16) + (((int32_t)y) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((int32_t)x) >> 16) - (((int32_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r)));
}
# 2759 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t x, uint32_t y)
{
    int32_t r, s;

    r = ((((x << 16) >> 16) + ((y) >> 16)) >> 1) & 0x0000FFFF;
    s = ((((x) >> 16) - ((y << 16) >> 16)) >> 1) & 0x0000FFFF;

    return ((s << 16) | (r));
}
# 2782 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSDX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2800 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUADX(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16))));
}
# 2815 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline int32_t __QADD(int32_t x, int32_t y)
{
    int32_t result;

    if (y >= 0) {
        if ((int32_t)((uint32_t)x + (uint32_t)y) >= x) {
            result = x + y;
        } else {
            result = 0x7FFFFFFF;
        }
    } else {
        if ((int32_t)((uint32_t)x + (uint32_t)y) < x) {
            result = x + y;
        } else {
            result = 0x80000000;
        }
    }

    return result;
}
# 2845 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline int32_t __QSUB(int32_t x, int32_t y)
{
    int64_t tmp;
    int32_t result;

    tmp = (int64_t)x - (int64_t)y;

    if (tmp > 0x7fffffff) {
        tmp = 0x7fffffff;
    } else if (tmp < (-2147483647 - 1)) {
        tmp = -2147483647 - 1;
    }

    result = tmp;
    return result;
}
# 2875 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLAD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2896 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLADX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2917 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSD(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((int32_t)sum))));
}
# 2937 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMLSDX(uint32_t x, uint32_t y, uint32_t sum)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((int32_t)sum))));
}
# 2960 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 2984 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLALDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 3007 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLD(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16)) +
                       (((uint64_t)sum))));
}
# 3029 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint64_t __SMLSLDX(uint32_t x, uint32_t y, uint64_t sum)
{
    return ((uint64_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y << 16) >> 16)) +
                       (((uint64_t)sum))));
}
# 3048 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMMLA(int32_t x, int32_t y, int32_t sum)
{
    return (uint32_t)((int32_t)((int64_t)((int64_t)x * (int64_t)y) >> 32) + sum);
}
# 3064 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUAD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) +
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 3082 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SMUSD(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((int32_t)x << 16) >> 16) * (((int32_t)y << 16) >> 16)) -
                       ((((int32_t)x) >> 16) * (((int32_t)y) >> 16))));
}
# 3100 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)((((((int32_t)y << 24) >> 24) + (((int32_t)x << 16) >> 16)) & (int32_t)0x0000FFFF) |
                       (((((int32_t)y << 8) >> 8) + (((int32_t)x >> 16) << 16)) & (int32_t)0xFFFF0000)));
}
# 3118 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t x, uint32_t y)
{
    return ((uint32_t)(((((y << 24) >> 24) + ((x << 16) >> 16)) & 0x0000FFFF) |
                       ((((y << 8) >> 8) + ((x >> 16) << 16)) & 0xFFFF0000)));
}
# 3135 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t x)
{
    return ((uint32_t)(((((int32_t)x << 24) >> 24) & (int32_t)0x0000FFFF) |
                       ((((int32_t)x << 8) >> 8) & (int32_t)0xFFFF0000)));
}
# 3152 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_rv32_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t x)
{
    return ((uint32_t)((((x << 24) >> 24) & 0x0000FFFF) |
                       (((x << 8) >> 8) & 0xFFFF0000)));
}
# 85 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h" 2
# 137 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    volatile uint8_t IP;
    volatile uint8_t IE;
    volatile uint8_t ATTR;
    volatile uint8_t CTL;
} CLIC_INT_Control;

typedef struct
{
    volatile uint32_t CLICCFG : 8;
    volatile const uint32_t CLICINFO;
    volatile uint32_t MINTTHRESH;
    uint32_t RESERVED[1021];
    CLIC_INT_Control CLICINT[4096];
} CLIC_Type;
# 211 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef enum {
    REGION_SIZE_4B = -1,
    REGION_SIZE_8B = 0,
    REGION_SIZE_16B = 1,
    REGION_SIZE_32B = 2,
    REGION_SIZE_64B = 3,
    REGION_SIZE_128B = 4,
    REGION_SIZE_256B = 5,
    REGION_SIZE_512B = 6,
    REGION_SIZE_1KB = 7,
    REGION_SIZE_2KB = 8,
    REGION_SIZE_4KB = 9,
    REGION_SIZE_8KB = 10,
    REGION_SIZE_16KB = 11,
    REGION_SIZE_32KB = 12,
    REGION_SIZE_64KB = 13,
    REGION_SIZE_128KB = 14,
    REGION_SIZE_256KB = 15,
    REGION_SIZE_512KB = 16,
    REGION_SIZE_1MB = 17,
    REGION_SIZE_2MB = 18,
    REGION_SIZE_4MB = 19,
    REGION_SIZE_8MB = 20,
    REGION_SIZE_16MB = 21,
    REGION_SIZE_32MB = 22,
    REGION_SIZE_64MB = 23,
    REGION_SIZE_128MB = 24,
    REGION_SIZE_256MB = 25,
    REGION_SIZE_512MB = 26,
    REGION_SIZE_1GB = 27,
    REGION_SIZE_2GB = 28,
    REGION_SIZE_4GB = 29,
    REGION_SIZE_8GB = 30,
    REGION_SIZE_16GB = 31
} region_size_e;

typedef enum {
    ADDRESS_MATCHING_TOR = 1,
    ADDRESS_MATCHING_NAPOT = 3
} address_matching_e;

typedef struct
{
    uint32_t r : 1;
    uint32_t w : 1;
    uint32_t x : 1;
    address_matching_e a : 2;
    uint32_t reserved : 2;
    uint32_t l : 1;
} mpu_region_attr_t;
# 313 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    volatile uint32_t SYSMAPADDR0;
    volatile uint32_t SYSMAPCFG0;
    volatile uint32_t SYSMAPADDR1;
    volatile uint32_t SYSMAPCFG1;
    volatile uint32_t SYSMAPADDR2;
    volatile uint32_t SYSMAPCFG2;
    volatile uint32_t SYSMAPADDR3;
    volatile uint32_t SYSMAPCFG3;
    volatile uint32_t SYSMAPADDR4;
    volatile uint32_t SYSMAPCFG4;
    volatile uint32_t SYSMAPADDR5;
    volatile uint32_t SYSMAPCFG5;
    volatile uint32_t SYSMAPADDR6;
    volatile uint32_t SYSMAPCFG6;
    volatile uint32_t SYSMAPADDR7;
    volatile uint32_t SYSMAPCFG7;
} SYSMAP_Type;
# 345 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    volatile unsigned long long MTIMECMP;
    uint32_t RESERVED[8187];
    volatile const unsigned long long MTIME;
} CORET_Type;
# 364 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
typedef struct
{
    uint32_t RESERVED0[13U];
    volatile uint32_t HCR;
    volatile const uint32_t EHSR;
    uint32_t RESERVED1[6U];
    union {
        volatile const uint32_t DERJW;
        volatile uint32_t DERJR;
    };

} DCC_Type;
# 468 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_vic_enable_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE |= (0x1UL << 0U);
}






static inline void csi_vic_disable_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE &= ~(0x1UL << 0U);
}






static inline void csi_vic_enable_sirq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE |= ((0x1UL << 0U) | (0x1UL << 7U));
}






static inline void csi_vic_disable_sirq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE &= ~((0x1UL << 0U) | (0x1UL << 7U));
}
# 510 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_vic_get_enabled_irq(int32_t IRQn)
{
    return (uint32_t)(((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IE & (0x1UL << 0U));
}
# 522 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_vic_get_pending_irq(int32_t IRQn)
{
    return (uint32_t)(((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IP & (0x1UL << 0U));
}






static inline void csi_vic_set_pending_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IP |= (0x1UL << 0U);
}






static inline void csi_vic_clear_pending_irq(int32_t IRQn)
{
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].IP &= ~(0x1UL << 0U);
}
# 554 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_vic_set_prio(int32_t IRQn, uint32_t priority)
{
    uint8_t nlbits = (((CLIC_Type *)(0xE0800000UL))->CLICINFO & (0xFUL << 21U)) >> 21U;
    ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].CTL = (((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].CTL & (~(0xFUL << 4U))) | (priority << (8 - nlbits));
}
# 569 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_vic_get_prio(int32_t IRQn)
{
    uint8_t nlbits = (((CLIC_Type *)(0xE0800000UL))->CLICINFO & (0xFUL << 21U)) >> 21U;
    return ((CLIC_Type *)(0xE0800000UL))->CLICINT[IRQn].CTL >> (8 - nlbits);
}







static inline void csi_vic_set_vector(int32_t IRQn, uint32_t handler)
{
    if (IRQn >= 0 && IRQn < 1024) {
        uint32_t *vectors = (uint32_t *)__get_MTVT();
        vectors[IRQn] = handler;
    }
}






static inline uint32_t csi_vic_get_vector(int32_t IRQn)
{
    if (IRQn >= 0 && IRQn < 1024) {
        uint32_t *vectors = (uint32_t *)__get_MTVT();
        return (uint32_t)vectors[IRQn];
    }

    return 0;
}
# 623 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_mpu_config_region(uint32_t idx, uint32_t base_addr, region_size_e size,
                                           mpu_region_attr_t attr, uint32_t enable)
{
    uint8_t pmpxcfg = 0;
    uint32_t addr = 0;

    if (idx > 15) {
        return;
    }

    if (!enable) {
        attr.a = 0;
    }

    if (attr.a == ADDRESS_MATCHING_TOR) {
        addr = base_addr >> 2;
    } else {
        if (size == REGION_SIZE_4B) {
            addr = base_addr >> 2;
            attr.a = 2;
        } else {
            addr = ((base_addr >> 2) & (0xFFFFFFFFU - ((1 << (size + 1)) - 1))) | ((1 << size) - 1);
        }
    }

    __set_PMPADDRx(idx, addr);

    pmpxcfg |= (attr.r << 0U) | (attr.w << 1U) |
               (attr.x << 2U) | (attr.a << 3U) |
               (attr.l << 7U);

    __set_PMPxCFG(idx, pmpxcfg);
}






static inline void csi_mpu_disable_region(uint32_t idx)
{
    __set_PMPxCFG(idx, __get_PMPxCFG(idx) & (~(0x3UL << 3U)));
}
# 689 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_coret_config(uint32_t ticks, int32_t IRQn)
{
    if ((((CORET_Type *)(0xE0004000UL))->MTIMECMP != 0) && (((CORET_Type *)(0xE0004000UL))->MTIMECMP != 0xffffffffffffffff)) {
        ((CORET_Type *)(0xE0004000UL))->MTIMECMP = ((CORET_Type *)(0xE0004000UL))->MTIMECMP + ticks;
    } else {
        ((CORET_Type *)(0xE0004000UL))->MTIMECMP = ((CORET_Type *)(0xE0004000UL))->MTIME + ticks;
    }

    return (0UL);
}
# 712 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_coret_config_use(uint32_t ticks, int32_t IRQn)
{
    ((CORET_Type *)(0xE0004000UL))->MTIMECMP = ((CORET_Type *)(0xE0004000UL))->MTIME + ticks;

    return (0UL);
}





static inline uint32_t csi_coret_get_load(void)
{
    return ((CORET_Type *)(0xE0004000UL))->MTIMECMP & 0xFFFFFFFF;
}





static inline uint32_t csi_coret_get_loadh(void)
{
    return (((CORET_Type *)(0xE0004000UL))->MTIMECMP >> 32) & 0xFFFFFFFF;
}





static inline uint32_t csi_coret_get_value(void)
{
    return ((CORET_Type *)(0xE0004000UL))->MTIME & 0xFFFFFFFF;
}





static inline uint32_t csi_coret_get_valueh(void)
{
    return (((CORET_Type *)(0xE0004000UL))->MTIME >> 32) & 0xFFFFFFFF;
}
# 771 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint8_t __get_SYSMAPCFGx(uint32_t idx)
{
    switch (idx) {
        case 0:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG0;

        case 1:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG1;

        case 2:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG2;

        case 3:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG3;

        case 4:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG4;

        case 5:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG5;

        case 6:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG6;

        case 7:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG7;

        default:
            return 0;
    }
}







static inline void __set_SYSMAPCFGx(uint32_t idx, uint32_t sysmapxcfg)
{
    switch (idx) {
        case 0:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG0 = sysmapxcfg;
            break;

        case 1:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG1 = sysmapxcfg;
            break;

        case 2:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG2 = sysmapxcfg;
            break;

        case 3:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG3 = sysmapxcfg;
            break;

        case 4:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG4 = sysmapxcfg;
            break;

        case 5:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG5 = sysmapxcfg;
            break;

        case 6:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG6 = sysmapxcfg;
            break;

        case 7:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPCFG7 = sysmapxcfg;
            break;

        default:
            return;
    }
}







static inline uint32_t __get_SYSMAPADDRx(uint32_t idx)
{
    switch (idx) {
        case 0:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR0;

        case 1:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR1;

        case 2:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR2;

        case 3:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR3;

        case 4:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR4;

        case 5:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR5;

        case 6:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR6;

        case 7:
            return ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR7;

        default:
            return 0;
    }
}







static inline void __set_SYSMAPADDRx(uint32_t idx, uint32_t sysmapxaddr)
{
    switch (idx) {
        case 0:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR0 = sysmapxaddr;
            break;

        case 1:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR1 = sysmapxaddr;
            break;

        case 2:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR2 = sysmapxaddr;
            break;

        case 3:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR3 = sysmapxaddr;
            break;

        case 4:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR4 = sysmapxaddr;
            break;

        case 5:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR5 = sysmapxaddr;
            break;

        case 6:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR6 = sysmapxaddr;
            break;

        case 7:
            ((SYSMAP_Type *)(0xEFFFF000UL))->SYSMAPADDR7 = sysmapxaddr;
            break;

        default:
            return;
    }
}
# 940 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_sysmap_config_region(uint32_t idx, uint32_t base_addr, uint32_t attr)
{
    uint32_t addr = 0;

    if (idx > 7) {
        return;
    }

    addr = base_addr >> 12;
    attr = attr << 2;

    __set_SYSMAPADDRx(idx, addr);
    __set_SYSMAPCFGx(idx, attr);
}
# 973 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_had_send_char(uint32_t ch)
{
    ((DCC_Type *)(0xE4010000UL))->DERJR = (uint8_t)ch;

    return (ch);
}







static inline int32_t csi_had_receive_char(void)
{
    int32_t ch = -1;

    if (((((DCC_Type *)(0xE4010000UL))->EHSR & (1UL << 1U)) >> 1U)) {
        ch = ((DCC_Type *)(0xE4010000UL))->DERJW;
    }

    return (ch);
}







static inline int32_t csi_had_check_char(void)
{
    return ((((DCC_Type *)(0xE4010000UL))->EHSR & (1UL << 1U)) >> 1U);
}
# 1029 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_system_reset(void)
{
    uint32_t mexstatus;
    mexstatus = __get_MEXSTATUS();
    mexstatus &= (~((0x3UL << 0U)));
    mexstatus |= (uint32_t)(0x2 << 0U);
    __set_MEXSTATUS(mexstatus);
}





static inline void csi_core_reset(void)
{
    uint32_t mexstatus;
    mexstatus = __get_MEXSTATUS();
    mexstatus &= (~((0x3UL << 0U)));
    mexstatus |= (uint32_t)(0x1 << 0U);
    __set_MEXSTATUS(mexstatus);
}
# 1063 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline void csi_icache_enable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    __ICACHE_IALL();
    cache = __get_MHCR();
    cache |= (0x1UL << 0U);
    __set_MHCR(cache);
    __DSB();
    __ISB();

}





static inline void csi_icache_disable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    cache = __get_MHCR();
    cache &= ~(0x1UL << 0U);
    __set_MHCR(cache);
    __ICACHE_IALL();
    __DSB();
    __ISB();

}





static inline void csi_icache_invalid(void)
{

    __DSB();
    __ISB();
    __ICACHE_IALL();
    __DSB();
    __ISB();

}






static inline void csi_dcache_enable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    __DCACHE_IALL();
    cache = __get_MHCR();
    cache |= ((0x1UL << 1U) | (0x1UL << 2U) | (0x1UL << 3U) | (0x1UL << 4U) | (0x1UL << 5U) | (0x1UL << 12U));
    __set_MHCR(cache);

    __DSB();
    __ISB();

}






static inline void csi_dcache_disable(void)
{

    uint32_t cache;
    __DSB();
    __ISB();
    cache = __get_MHCR();
    cache &= ~(uint32_t)(0x1UL << 1U);
    __set_MHCR(cache);
    __DCACHE_IALL();
    __DSB();
    __ISB();

}






static inline void csi_dcache_invalid(void)
{

    __DSB();
    __DCACHE_IALL();
    __DSB();

}






static inline void csi_dcache_clean(void)
{

    __DSB();
    __DCACHE_CALL();
    __DSB();

}






static inline void csi_dcache_clean_invalid(void)
{

    __DSB();
    __DCACHE_CIALL();
    __DSB();

}







static inline void csi_dcache_invalid_range(void *addr, int32_t dsize)
{

    int32_t op_size = dsize + (uint32_t)addr % 32;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFFUL << 5U);
    int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
        __DCACHE_IPA(op_addr);
        op_addr += linesize;
        op_size -= linesize;
    }

    __DSB();

}







static inline void csi_dcache_clean_range(void *addr, int32_t dsize)
{

    int32_t op_size = dsize + (uint32_t)addr % 32;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFFUL << 5U);
    int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
        __DCACHE_CPA(op_addr);
        op_addr += linesize;
        op_size -= linesize;
    }

    __DSB();

}







static inline void csi_dcache_clean_invalid_range(void *addr, int32_t dsize)
{

    int32_t op_size = dsize + (uint32_t)addr % 32;
    uint32_t op_addr = (uint32_t)addr & (0xFFFFFFFFUL << 5U);
    int32_t linesize = 32;

    __DSB();

    while (op_size > 0) {
        __DCACHE_CIPA(op_addr);
        op_addr += linesize;
        op_size -= linesize;
    }

    __DSB();

}





static inline void csi_cache_set_range(uint32_t index, uint32_t baseAddr, uint32_t size, uint32_t enable)
{
    ;
}





static inline void csi_cache_enable_profile(void)
{
    ;
}





static inline void csi_cache_disable_profile(void)
{
    ;
}





static inline void csi_cache_reset_profile(void)
{
    ;
}







static inline uint32_t csi_cache_get_access_time(void)
{
    return 0;
}







static inline uint32_t csi_cache_get_miss_time(void)
{
    return 0;
}
# 1338 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/core_rv32.h"
static inline uint32_t csi_irq_save(void)
{
    uint32_t result;
    result = __get_MSTATUS();
    __disable_irq();
    return (result);
}






static inline void csi_irq_restore(uint32_t irq_state)
{
    __set_MSTATUS(irq_state);
}
# 38 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/arch/risc-v/t-head/Core/Include/csi_core.h" 2
# 336 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h" 2
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/glb_reg.h" 2
# 7340 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/glb_reg.h"
struct glb_reg {

    union {
        struct {
            uint32_t reserved_0_26 : 27;
            uint32_t chip_rdy : 1;
            uint32_t glb_id : 4;
        } BF;
        uint32_t WORD;
    } soc_info0;


    uint8_t RESERVED0x4[76];


    union {
        struct {
            uint32_t np_int_sta0 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg16;


    union {
        struct {
            uint32_t np_int_sta1 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg17;


    union {
        struct {
            uint32_t np_int_mask0 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg18;


    union {
        struct {
            uint32_t np_int_mask1 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg19;


    union {
        struct {
            uint32_t np_int_clr0 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg20;


    union {
        struct {
            uint32_t np_int_clr1 : 32;
        } BF;
        uint32_t WORD;
    } core_cfg21;


    uint8_t RESERVED0x68[40];


    union {
        struct {
            uint32_t reg_pll_en : 1;
            uint32_t reg_fclk_en : 1;
            uint32_t reg_hclk_en : 1;
            uint32_t reg_bclk_en : 1;
            uint32_t reserved_4_5 : 2;
            uint32_t hbn_root_clk_sel : 2;
            uint32_t reg_hclk_div : 8;
            uint32_t reg_bclk_div : 8;
            uint32_t reserved_24_31 : 8;
        } BF;
        uint32_t WORD;
    } sys_cfg0;


    union {
        struct {
            uint32_t reg_bclk_div_act_pulse : 1;
            uint32_t reg_bclk_div_bypass : 1;
            uint32_t sts_bclk_prot_done : 1;
            uint32_t reserved_3 : 1;
            uint32_t reg_bclk_sw_done_cnt : 4;
            uint32_t reserved_8_23 : 16;
            uint32_t fclk_sw_state : 3;
            uint32_t reserved_27_31 : 5;
        } BF;
        uint32_t WORD;
    } sys_cfg1;


    uint8_t RESERVED0x98[8];


    union {
        struct {
            uint32_t rg_apb2_pck_force : 16;
            uint32_t rg_apb_pck_force : 16;
        } BF;
        uint32_t WORD;
    } bus_cfg0;


    uint8_t RESERVED0xa4[76];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } rtc_cfg0;


    uint8_t RESERVED0xf4[28];


    union {
        struct {
            uint32_t gpadc_32m_clk_div : 6;
            uint32_t reserved_6 : 1;
            uint32_t gpadc_32m_clk_sel : 1;
            uint32_t gpadc_32m_div_en : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } adc_cfg0;


    uint8_t RESERVED0x114[12];


    union {
        struct {
            uint32_t gpdaca_rstn_ana : 1;
            uint32_t gpdacb_rstn_ana : 1;
            uint32_t reserved_2_6 : 5;
            uint32_t gpdac_test_en : 1;
            uint32_t gpdac_ref_sel : 1;
            uint32_t gpdac_test_sel : 3;
            uint32_t gpdac_ana_clk_sel : 1;
            uint32_t gpdac_dat_cha_sel : 1;
            uint32_t gpdac_dat_chb_sel : 1;
            uint32_t reserved_15_23 : 9;
            uint32_t gpdac_reserved : 8;
        } BF;
        uint32_t WORD;
    } dac_cfg0;


    union {
        struct {
            uint32_t gpdac_a_en : 1;
            uint32_t gpdac_ioa_en : 1;
            uint32_t reserved_2_17 : 16;
            uint32_t gpdac_a_rng : 2;
            uint32_t gpdac_a_outmux : 3;
            uint32_t reserved_23_31 : 9;
        } BF;
        uint32_t WORD;
    } dac_cfg1;


    union {
        struct {
            uint32_t gpdac_b_en : 1;
            uint32_t gpdac_iob_en : 1;
            uint32_t reserved_2_17 : 16;
            uint32_t gpdac_b_rng : 2;
            uint32_t gpdac_b_outmux : 3;
            uint32_t reserved_23_31 : 9;
        } BF;
        uint32_t WORD;
    } dac_cfg2;


    union {
        struct {
            uint32_t gpdac_b_data : 12;
            uint32_t reserved_12_15 : 4;
            uint32_t gpdac_a_data : 12;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } dac_cfg3;


    union {
        struct {
            uint32_t reserved_0_23 : 24;
            uint32_t dma_clk_en : 8;
        } BF;
        uint32_t WORD;
    } dma_cfg0;


    union {
        struct {
            uint32_t reserved_0_23 : 24;
            uint32_t dma2_clk_en : 8;
        } BF;
        uint32_t WORD;
    } dma_cfg1;


    union {
        struct {
            uint32_t reg_dma_cn_sel : 32;
        } BF;
        uint32_t WORD;
    } dma_cfg2;


    uint8_t RESERVED0x13c[4];


    union {
        struct {
            uint32_t reserved_0_15 : 16;
            uint32_t ir_clk_div : 6;
            uint32_t reserved_22 : 1;
            uint32_t ir_clk_en : 1;
            uint32_t reserved_24_31 : 8;
        } BF;
        uint32_t WORD;
    } ir_cfg0;


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t ir_rx_gpio_sel : 4;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } ir_cfg1;


    uint8_t RESERVED0x148[8];


    union {
        struct {
            uint32_t uart_clk_div : 3;
            uint32_t reserved_3 : 1;
            uint32_t uart_clk_en : 1;
            uint32_t reserved_5_6 : 2;
            uint32_t hbn_uart_clk_sel : 1;
            uint32_t reserved_8_21 : 14;
            uint32_t hbn_uart_clk_sel2 : 1;
            uint32_t reserved_23_31 : 9;
        } BF;
        uint32_t WORD;
    } uart_cfg0;


    union {
        struct {
            uint32_t uart_sig_0_sel : 4;
            uint32_t uart_sig_1_sel : 4;
            uint32_t uart_sig_2_sel : 4;
            uint32_t uart_sig_3_sel : 4;
            uint32_t uart_sig_4_sel : 4;
            uint32_t uart_sig_5_sel : 4;
            uint32_t uart_sig_6_sel : 4;
            uint32_t uart_sig_7_sel : 4;
        } BF;
        uint32_t WORD;
    } uart_cfg1;


    union {
        struct {
            uint32_t uart_sig_8_sel : 4;
            uint32_t uart_sig_9_sel : 4;
            uint32_t uart_sig_10_sel : 4;
            uint32_t uart_sig_11_sel : 4;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } uart_cfg2;


    uint8_t RESERVED0x15c[20];


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t sf_clk_div : 3;
            uint32_t sf_clk_en : 1;
            uint32_t sf_clk_sel : 2;
            uint32_t sf_clk_sel2 : 2;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } sf_cfg0;


    uint8_t RESERVED0x174[12];


    union {
        struct {
            uint32_t reserved_0_15 : 16;
            uint32_t i2c_clk_div : 8;
            uint32_t i2c_clk_en : 1;
            uint32_t i2c_clk_sel : 1;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } i2c_cfg0;


    uint8_t RESERVED0x184[12];


    union {
        struct {
            uint32_t reg_i2s_ref_clk_div : 6;
            uint32_t reg_i2s_di_ref_clk_sel : 1;
            uint32_t reg_i2s_ref_clk_en : 1;
            uint32_t reg_i2s_do_ref_clk_sel : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } i2s_cfg0;


    uint8_t RESERVED0x194[28];


    union {
        struct {
            uint32_t spi_clk_div : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t spi_clk_en : 1;
            uint32_t spi_clk_sel : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t spi_swap_set : 4;
            uint32_t reserved_20_31 : 12;
        } BF;
        uint32_t WORD;
    } spi_cfg0;


    uint8_t RESERVED0x1b4[12];


    union {
        struct {
            uint32_t pio_clk_div : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t pio_clk_en : 1;
            uint32_t pio_clk_sel : 1;
            uint32_t reserved_10_31 : 22;
        } BF;
        uint32_t WORD;
    } pio_cfg0;


    uint8_t RESERVED0x1c4[12];


    union {
        struct {
            uint32_t reg_pwm1_io_sel : 1;
            uint32_t reserved_1_31 : 31;
        } BF;
        uint32_t WORD;
    } pwm_cfg0;


    uint8_t RESERVED0x1d4[12];


    union {
        struct {
            uint32_t reg_pdm_io_sel : 1;
            uint32_t reserved_1_31 : 31;
        } BF;
        uint32_t WORD;
    } pdm_cfg0;


    uint8_t RESERVED0x1e4[12];


    union {
        struct {
            uint32_t dbi_clk_div : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t dbi_clk_en : 1;
            uint32_t dbi_clk_sel : 1;
            uint32_t reserved_10_31 : 22;
        } BF;
        uint32_t WORD;
    } dbi_cfg0;


    uint8_t RESERVED0x1f4[92];


    union {
        struct {
            uint32_t dig_32k_div : 11;
            uint32_t reserved_11 : 1;
            uint32_t dig_32k_en : 1;
            uint32_t dig_32k_comp : 1;
            uint32_t reserved_14_15 : 2;
            uint32_t dig_512k_div : 7;
            uint32_t reserved_23 : 1;
            uint32_t dig_512k_en : 1;
            uint32_t dig_512k_comp : 1;
            uint32_t reserved_26_27 : 2;
            uint32_t dig_clk_src_sel : 2;
            uint32_t reserved_30 : 1;
            uint32_t reg_en_platform_wakeup : 1;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg0;


    union {
        struct {
            uint32_t reg_isp_muxpll_80m_sel : 2;
            uint32_t reserved_2_7 : 6;
            uint32_t reg_top_muxpll_80m_sel : 2;
            uint32_t reg_top_muxpll_160m_sel : 2;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg1;


    union {
        struct {
            uint32_t chip_clk_out_0_sel : 2;
            uint32_t chip_clk_out_1_sel : 2;
            uint32_t chip_clk_out_2_sel : 2;
            uint32_t chip_clk_out_3_sel : 2;
            uint32_t chip_clk_out_0_en : 1;
            uint32_t chip_clk_out_1_en : 1;
            uint32_t chip_clk_out_2_en : 1;
            uint32_t chip_clk_out_3_en : 1;
            uint32_t gpio_tmr_clk_sel : 2;
            uint32_t reserved_14_31 : 18;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } dig_clk_cfg3;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } rf_cfg0;


    uint8_t RESERVED0x264[124];


    union {
        struct {
            uint32_t reg_dbg_ll_ctrl : 30;
            uint32_t reg_dbg_ll_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg0;


    union {
        struct {
            uint32_t reg_dbg_lh_ctrl : 30;
            uint32_t reg_dbg_lh_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg1;


    union {
        struct {
            uint32_t reg_dbg_hl_ctrl : 30;
            uint32_t reg_dbg_hl_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg2;


    union {
        struct {
            uint32_t reg_dbg_hh_ctrl : 30;
            uint32_t reg_dbg_hh_sel : 2;
        } BF;
        uint32_t WORD;
    } dbg_cfg3;


    union {
        struct {
            uint32_t debug_oe : 1;
            uint32_t debug_i : 31;
        } BF;
        uint32_t WORD;
    } dbg_cfg4;


    uint8_t RESERVED0x2f4[12];


    union {
        struct {
            uint32_t ocram_mbist_mode : 4;
            uint32_t wram_mbist_mode : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t reg_wram_ocram_mbist_rst_n : 1;
            uint32_t reserved_9_15 : 7;
            uint32_t ocram_mbist_done : 4;
            uint32_t wram_mbist_done : 2;
            uint32_t reserved_22_23 : 2;
            uint32_t ocram_mbist_fail : 4;
            uint32_t wram_mbist_fail : 2;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } mbist_cfg0;


    union {
        struct {
            uint32_t top_mbist_mode : 1;
            uint32_t reserved_1_7 : 7;
            uint32_t reg_top_mbist_rst_n : 1;
            uint32_t reserved_9_15 : 7;
            uint32_t ef_mbist_done : 2;
            uint32_t usb_mbist_done : 1;
            uint32_t sdh_mbist_done : 1;
            uint32_t sec_mbist_done : 1;
            uint32_t sf_mbist_done : 1;
            uint32_t emac_mbist_done : 1;
            uint32_t reserved_23 : 1;
            uint32_t ef_mbist_fail : 2;
            uint32_t usb_mbist_fail : 1;
            uint32_t sdh_mbist_fail : 1;
            uint32_t sec_mbist_fail : 1;
            uint32_t sf_mbist_fail : 1;
            uint32_t emac_mbist_fail : 1;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } mbist_cfg1;


    uint8_t RESERVED0x308[24];


    union {
        struct {
            uint32_t reg_bmx_timeout_en : 4;
            uint32_t reserved_4 : 1;
            uint32_t reg_bmx_arb_mode : 1;
            uint32_t reg_bmx_timeout_clr : 1;
            uint32_t reserved_7_10 : 4;
            uint32_t sts_bmx_timeout_sts : 4;
            uint32_t reserved_15 : 1;
            uint32_t pds_apb_cfg : 8;
            uint32_t hbn_apb_cfg : 8;
        } BF;
        uint32_t WORD;
    } bmx_cfg0;


    union {
        struct {
            uint32_t reg_bmx_berr_int_en : 1;
            uint32_t reg_mcu_berr_int_en : 1;
            uint32_t reserved_2_15 : 14;
            uint32_t reg_bmx_qos_cpu : 1;
            uint32_t reg_bmx_qos_sdu : 1;
            uint32_t reg_bmx_qos_sec0 : 1;
            uint32_t reg_bmx_qos_sec1 : 1;
            uint32_t reg_bmx_qos_sec2 : 1;
            uint32_t reg_bmx_qos_dma : 1;
            uint32_t reg_bmx_qos_cci : 1;
            uint32_t reg_bmx_qos_pldma : 1;
            uint32_t reg_bmx_qos_blem : 1;
            uint32_t reg_bmx_qos_emacA : 1;
            uint32_t reserved_26 : 1;
            uint32_t reg_bmx_qos_sdhm : 1;
            uint32_t bmx_dbg_sel : 4;
        } BF;
        uint32_t WORD;
    } bmx_cfg1;


    union {
        struct {
            uint32_t reg_bmx_berr_en : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t reg_mcu_berr_en : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } bmx_cfg2;


    union {
        struct {
            uint32_t reg_bmx_berr_clr : 1;
            uint32_t reg_bmx_berr_last : 1;
            uint32_t reserved_2_7 : 6;
            uint32_t reg_mcu_berr_clr : 1;
            uint32_t reg_mcu_berr_last : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t sts_bmx_berr : 1;
            uint32_t sts_mcu_berr : 1;
            uint32_t reserved_18_23 : 6;
            uint32_t sts_bmx_berr_write : 1;
            uint32_t sts_mcu_berr_write : 1;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } bmx_cfg3;


    union {
        struct {
            uint32_t sts_bmx_berr_src : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t sts_mcu_berr_src : 1;
            uint32_t reserved_17_23 : 7;
            uint32_t sts_mcu_berr_id : 8;
        } BF;
        uint32_t WORD;
    } bmx_cfg4;


    union {
        struct {
            uint32_t sts_bmx_berr_addr : 32;
        } BF;
        uint32_t WORD;
    } bmx_cfg5;


    union {
        struct {
            uint32_t sts_mcu_berr_addr : 32;
        } BF;
        uint32_t WORD;
    } bmx_cfg6;


    uint8_t RESERVED0x33c[4];


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t reg_audio_adc_clk_div : 6;
            uint32_t reserved_14 : 1;
            uint32_t reg_audio_adc_clk_en : 1;
            uint32_t reserved_16_30 : 15;
            uint32_t reg_audio_auto_div_en : 1;
        } BF;
        uint32_t WORD;
    } audio_cfg0;


    union {
        struct {
            uint32_t reserved_0_15 : 16;
            uint32_t reg_audio_solo_clk_div : 8;
            uint32_t reg_audio_solo_clk_en : 1;
            uint32_t reserved_25_31 : 7;
        } BF;
        uint32_t WORD;
    } audio_cfg1;


    uint8_t RESERVED0x348[72];


    union {
        struct {
            uint32_t reserved_0_4 : 5;
            uint32_t cfg_sel_eth_ref_clk_o : 1;
            uint32_t cfg_inv_eth_ref_clk_o : 1;
            uint32_t cfg_inv_eth_tx_clk : 1;
            uint32_t reserved_8_9 : 2;
            uint32_t cfg_inv_eth_rx_clk : 1;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } eth_cfg0;


    uint8_t RESERVED0x394[140];


    union {
        struct {
            uint32_t reserved_0_26 : 27;
            uint32_t reg_cam_ref_clk_en : 1;
            uint32_t reg_cam_ref_clk_src_sel : 2;
            uint32_t reg_cam_ref_clk_div : 2;
        } BF;
        uint32_t WORD;
    } cam_cfg0;


    uint8_t RESERVED0x424[12];


    union {
        struct {
            uint32_t reserved_0_8 : 9;
            uint32_t reg_sdh_clk_div : 3;
            uint32_t reg_sdh_clk_sel : 1;
            uint32_t reg_sdh_clk_en : 1;
            uint32_t reserved_14_31 : 18;
        } BF;
        uint32_t WORD;
    } sdh_cfg0;


    uint8_t RESERVED0x434[12];


    union {
        struct {
            uint32_t reg_sdio_int_sys_dis : 1;
            uint32_t reg_sd_rst_sd_dis : 1;
            uint32_t reg_sdu_rst_sd_dis : 1;
            uint32_t reg_sys_rst_sd_en : 1;
            uint32_t reserved_4_11 : 8;
            uint32_t sdu_cmdRcvd : 1;
            uint32_t sdu_clk_switch_ok : 1;
            uint32_t sd_pwup : 1;
            uint32_t reserved_15 : 1;
            uint32_t sdu_dbg : 16;
        } BF;
        uint32_t WORD;
    } sdio_cfg0;


    uint8_t RESERVED0x444[76];


    union {
        struct {
            uint32_t reserved_0_11 : 12;
            uint32_t tzc_glb_pwron_rst_lock : 1;
            uint32_t tzc_glb_cpu_reset_lock : 1;
            uint32_t tzc_glb_sys_reset_lock : 1;
            uint32_t tzc_glb_cpu2_reset_lock : 1;
            uint32_t reserved_16_20 : 5;
            uint32_t tzc_glb_pwr_lock : 1;
            uint32_t tzc_glb_int_lock : 1;
            uint32_t reserved_23 : 1;
            uint32_t tzc_glb_cpupll_lock : 1;
            uint32_t tzc_glb_misc_lock : 1;
            uint32_t tzc_glb_sram_lock : 1;
            uint32_t tzc_glb_swrst_lock : 1;
            uint32_t tzc_glb_bmx_lock : 1;
            uint32_t tzc_glb_dbg_lock : 1;
            uint32_t tzc_glb_mbist_lock : 1;
            uint32_t tzc_glb_clk_lock : 1;
        } BF;
        uint32_t WORD;
    } tzc_cfg0;


    uint8_t RESERVED0x494[124];


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t uart_swap_set : 4;
            uint32_t reserved_6_7 : 2;
            uint32_t swap_sflash_io_3_io_0 : 1;
            uint32_t sel_embedded_sflash : 1;
            uint32_t swap_sflash_io_2_cs : 1;
            uint32_t swap_sflash2_io_3_io_0 : 1;
            uint32_t reg_spi_0_master_mode : 1;
            uint32_t reg_spi_0_swap : 1;
            uint32_t reserved_14 : 1;
            uint32_t ant_switch_sel : 1;
            uint32_t reserved_16_18 : 3;
            uint32_t p3_cci_use_io_10_13 : 1;
            uint32_t reserved_20_28 : 9;
            uint32_t audio_test_mode : 1;
            uint32_t sel_rf_audio_test : 2;
        } BF;
        uint32_t WORD;
    } glb_parm_cfg0;


    uint8_t RESERVED0x514[12];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } debug_cfg0;


    union {
        struct {
            uint32_t reserved_0_19 : 20;
            uint32_t debug_ndreset_gate : 1;
            uint32_t reserved_21_31 : 11;
        } BF;
        uint32_t WORD;
    } debug_cfg1;


    uint8_t RESERVED0x528[8];


    union {
        struct {
            uint32_t top_reset_recorder : 7;
            uint32_t clr_top_reset_recorder : 1;
            uint32_t reserved_8_31 : 24;
        } BF;
        uint32_t WORD;
    } reset_sts0;


    uint8_t RESERVED0x534[12];


    union {
        struct {
            uint32_t swrst_s00 : 1;
            uint32_t swrst_s01 : 1;
            uint32_t reserved_2_3 : 2;
            uint32_t swrst_s20 : 1;
            uint32_t reserved_5_7 : 3;
            uint32_t swrst_s30 : 1;
            uint32_t swrst_s31 : 1;
            uint32_t swrst_s32 : 1;
            uint32_t swrst_s33 : 1;
            uint32_t reserved_12_15 : 4;
            uint32_t swrst_s1_ext_emi_misc : 1;
            uint32_t swrst_s1_ext_psram0_ctrl : 1;
            uint32_t swrst_s1_ext_psram1_ctrl : 1;
            uint32_t swrst_s1_ext_usb : 1;
            uint32_t swrst_s1_ext_mix2 : 1;
            uint32_t swrst_s1_ext_audio : 1;
            uint32_t swrst_s1_ext_sdh : 1;
            uint32_t swrst_s1_ext_emac : 1;
            uint32_t swrst_s1_ext_dma2 : 1;
            uint32_t swrst_d2xA : 1;
            uint32_t swrst_d2xB : 1;
            uint32_t swrst_jenc : 1;
            uint32_t swrst_s1_ext_pio : 1;
            uint32_t reserved_29_31 : 3;
        } BF;
        uint32_t WORD;
    } swrst_cfg0;


    union {
        struct {
            uint32_t swrst_s10 : 1;
            uint32_t swrst_s11 : 1;
            uint32_t swrst_s12 : 1;
            uint32_t swrst_s13 : 1;
            uint32_t swrst_s14 : 1;
            uint32_t swrst_s15 : 1;
            uint32_t swrst_s16 : 1;
            uint32_t swrst_s17 : 1;
            uint32_t swrst_s18 : 1;
            uint32_t swrst_s19 : 1;
            uint32_t swrst_s1a : 1;
            uint32_t swrst_s1b : 1;
            uint32_t swrst_s1c : 1;
            uint32_t swrst_s1d : 1;
            uint32_t swrst_s1e : 1;
            uint32_t swrst_s1f : 1;
            uint32_t swrst_s1a0 : 1;
            uint32_t swrst_s1a1 : 1;
            uint32_t swrst_s1a2 : 1;
            uint32_t swrst_s1a3 : 1;
            uint32_t swrst_s1a4 : 1;
            uint32_t swrst_s1a5 : 1;
            uint32_t swrst_s1a6 : 1;
            uint32_t swrst_s1a7 : 1;
            uint32_t swrst_s1a8 : 1;
            uint32_t swrst_s1a9 : 1;
            uint32_t swrst_s1aa : 1;
            uint32_t swrst_s1ab : 1;
            uint32_t swrst_s1ac : 1;
            uint32_t swrst_s1ad : 1;
            uint32_t swrst_s1ae : 1;
            uint32_t swrst_s1af : 1;
        } BF;
        uint32_t WORD;
    } swrst_cfg1;


    union {
        struct {
            uint32_t reg_ctrl_pwron_rst : 1;
            uint32_t reg_ctrl_cpu_reset : 1;
            uint32_t reg_ctrl_sys_reset : 1;
            uint32_t reg_ctrl_pico_reset : 1;
            uint32_t reg_ctrl_cpu2_reset : 1;
            uint32_t reg_ctrl_chip_reset : 1;
            uint32_t reserved_6_23 : 18;
            uint32_t pka_clk_sel : 1;
            uint32_t reserved_25_27 : 3;
            uint32_t reg_ctrl_reset_dummy : 4;
        } BF;
        uint32_t WORD;
    } swrst_cfg2;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t disrst_s12 : 1;
            uint32_t reserved_3 : 1;
            uint32_t disrst_s14 : 1;
            uint32_t reserved_5_7 : 3;
            uint32_t disrst_s18 : 1;
            uint32_t reserved_9_10 : 2;
            uint32_t disrst_s1b : 1;
            uint32_t reserved_12_15 : 4;
            uint32_t disrst_s1a0 : 1;
            uint32_t disrst_s1a1 : 1;
            uint32_t disrst_s1a2 : 1;
            uint32_t disrst_s1a3 : 1;
            uint32_t disrst_s1a4 : 1;
            uint32_t disrst_s1a5 : 1;
            uint32_t disrst_s1a6 : 1;
            uint32_t disrst_s1a7 : 1;
            uint32_t disrst_s1a8 : 1;
            uint32_t disrst_s1a9 : 1;
            uint32_t disrst_s1aa : 1;
            uint32_t reserved_27_31 : 5;
        } BF;
        uint32_t WORD;
    } swrst_cfg3;


    uint8_t RESERVED0x550[48];


    union {
        struct {
            uint32_t cgen_m_cpu : 1;
            uint32_t cgen_m_sdu : 1;
            uint32_t cgen_m_sec : 1;
            uint32_t cgen_m_dma : 1;
            uint32_t cgen_m_cci : 1;
            uint32_t reserved_5_31 : 27;
        } BF;
        uint32_t WORD;
    } cgen_cfg0;


    union {
        struct {
            uint32_t cgen_s1_rsvd0 : 1;
            uint32_t reserved_1 : 1;
            uint32_t cgen_s1_gpip : 1;
            uint32_t cgen_s1_sec_dbg : 1;
            uint32_t cgen_s1_sec_eng : 1;
            uint32_t cgen_s1_tz : 1;
            uint32_t cgen_s1_rsvd6 : 1;
            uint32_t cgen_s1_ef_ctrl : 1;
            uint32_t cgen_s1_rsvd8 : 1;
            uint32_t cgen_s1_rsvd9 : 1;
            uint32_t cgen_s1_rsvd10 : 1;
            uint32_t cgen_s1_sf_ctrl : 1;
            uint32_t cgen_s1_dma : 1;
            uint32_t cgen_s1_rsvd13 : 1;
            uint32_t cgen_s1_rsvd14 : 1;
            uint32_t cgen_s1_rsvd15 : 1;
            uint32_t cgen_s1a_uart0 : 1;
            uint32_t cgen_s1a_uart1 : 1;
            uint32_t cgen_s1a_spi : 1;
            uint32_t cgen_s1a_i2c : 1;
            uint32_t cgen_s1a_pwm : 1;
            uint32_t cgen_s1a_timer : 1;
            uint32_t cgen_s1a_ir : 1;
            uint32_t cgen_s1a_cks : 1;
            uint32_t cgen_s1a_dbi : 1;
            uint32_t cgen_s1a_i2c1 : 1;
            uint32_t cgen_s1a_uart2 : 1;
            uint32_t cgen_s1a_rsvd11 : 1;
            uint32_t cgen_s1a_rsvd12 : 1;
            uint32_t cgen_s1a_rsvd13 : 1;
            uint32_t cgen_s1a_rsvd14 : 1;
            uint32_t cgen_s1a_rsvd15 : 1;
        } BF;
        uint32_t WORD;
    } cgen_cfg1;


    union {
        struct {
            uint32_t cgen_s0 : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t cgen_s2_wifi : 1;
            uint32_t reserved_5_9 : 5;
            uint32_t cgen_s3_bt_ble2 : 1;
            uint32_t cgen_s3_m1542 : 1;
            uint32_t reserved_12_15 : 4;
            uint32_t cgen_s1_ext_emi_misc : 1;
            uint32_t cgen_s1_ext_psram0_ctrl : 1;
            uint32_t cgen_s1_ext_psram_ctrl : 1;
            uint32_t cgen_s1_ext_usb : 1;
            uint32_t cgen_s1_ext_mix2 : 1;
            uint32_t cgen_s1_ext_audio : 1;
            uint32_t cgen_s1_ext_sdh : 1;
            uint32_t cgen_s1_ext_emac : 1;
            uint32_t cgen_s1_ext_dma2 : 1;
            uint32_t cgen_s1_ext_pio : 1;
            uint32_t cgen_s1_ext_rsvd10 : 1;
            uint32_t cgen_s1_ext_rsvd11 : 1;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } cgen_cfg2;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t cgen_isp_wifipll_80m : 1;
            uint32_t cgen_isp_aupll_div5 : 1;
            uint32_t cgen_isp_aupll_div6 : 1;
            uint32_t cgen_top_aupll_div5 : 1;
            uint32_t cgen_top_aupll_div6 : 1;
            uint32_t cgen_psramB_wifipll_320m : 1;
            uint32_t cgen_psramB_aupll_div1 : 1;
            uint32_t reserved_9_12 : 4;
            uint32_t cgen_top_wifipll_240m : 1;
            uint32_t cgen_top_wifipll_320m : 1;
            uint32_t cgen_top_aupll_div2 : 1;
            uint32_t cgen_top_aupll_div1 : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } cgen_cfg3;


    uint8_t RESERVED0x590[48];


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv0;


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv1;


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv2;


    union {
        struct {
            uint32_t rsvd_31_0 : 32;
        } BF;
        uint32_t WORD;
    } hw_rsv3;


    uint8_t RESERVED0x5d0[48];


    union {
        struct {
            uint32_t cr_mcu_cache_ret : 2;
            uint32_t cr_mcu_hsram_ret : 4;
            uint32_t reserved_6_7 : 2;
            uint32_t cr_wb_ram_ret : 1;
            uint32_t cr_misc_ram_ret : 2;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } sram_cfg0;


    union {
        struct {
            uint32_t cr_mcu_cache_slp : 2;
            uint32_t cr_mcu_hsram_slp : 4;
            uint32_t cr_mcu_rom_slp : 2;
            uint32_t cr_wb_ram_slp : 1;
            uint32_t cr_misc_ram_slp : 2;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } sram_cfg1;


    union {
        struct {
            uint32_t cr_mcu_cache_dvse : 1;
            uint32_t cr_mcu_hsram_dvse : 1;
            uint32_t cr_mcu_rom_dvse : 1;
            uint32_t cr_wb_ram_dvse : 1;
            uint32_t cr_misc_ram_dvse : 1;
            uint32_t cr_ocram_dvse : 1;
            uint32_t cr_wram_dvse : 1;
            uint32_t reserved_7 : 1;
            uint32_t cr_mcu_cache_nap : 1;
            uint32_t cr_mcu_hsram_nap : 1;
            uint32_t reserved_10 : 1;
            uint32_t cr_wb_ram_nap : 1;
            uint32_t cr_misc_ram_nap : 1;
            uint32_t cr_ocram_nap : 1;
            uint32_t cr_wram_nap : 1;
            uint32_t reserved_15_31 : 17;
        } BF;
        uint32_t WORD;
    } sram_cfg2;


    union {
        struct {
            uint32_t em_sel : 4;
            uint32_t reserved_4_31 : 28;
        } BF;
        uint32_t WORD;
    } sram_cfg3;


    union {
        struct {
            uint32_t cr_mcu_cache_dvs : 4;
            uint32_t cr_mcu_hsram_dvs : 4;
            uint32_t cr_mcu_rom_dvs : 4;
            uint32_t cr_wb_ram_dvs : 4;
            uint32_t cr_misc_ram_dvs : 4;
            uint32_t cr_ocram_dvs : 4;
            uint32_t cr_wram_dvs : 4;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } sram_cfg4;


    uint8_t RESERVED0x614[12];


    union {
        struct {
            uint32_t reserved_0_26 : 27;
            uint32_t reg_psramB_clk_en : 1;
            uint32_t reg_psramB_clk_sel : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_psramB_clk_div : 2;
        } BF;
        uint32_t WORD;
    } psram_cfg0;


    uint8_t RESERVED0x624[204];


    union {
        struct {
            uint32_t pu_proc_mon : 1;
            uint32_t osc_en_rvt : 1;
            uint32_t osc_en_lvt : 1;
            uint32_t osc_sel : 1;
            uint32_t rstn_ringcount : 1;
            uint32_t rstn_refcount : 1;
            uint32_t reserved_6_7 : 2;
            uint32_t refcount_div_onehot : 4;
            uint32_t ring_freq : 16;
            uint32_t ring_freq_rdy : 1;
            uint32_t reserved_29_31 : 3;
        } BF;
        uint32_t WORD;
    } proc_mon;


    uint8_t RESERVED0x6f4[12];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } dll_cfg0;


    uint8_t RESERVED0x704[268];


    union {
        struct {
            uint32_t wifipll_sdm_rstb : 1;
            uint32_t wifipll_postdiv_rstb : 1;
            uint32_t wifipll_fbdv_rstb : 1;
            uint32_t wifipll_refdiv_rstb : 1;
            uint32_t pu_wifipll_clktree : 1;
            uint32_t pu_wifipll_postdiv : 1;
            uint32_t pu_wifipll_fbdv : 1;
            uint32_t pu_wifipll_clamp_op : 1;
            uint32_t pu_wifipll_pfd : 1;
            uint32_t pu_wifipll_cp : 1;
            uint32_t pu_wifipll_sfreg : 1;
            uint32_t pu_wifipll : 1;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg0;


    union {
        struct {
            uint32_t wifipll_postdiv : 7;
            uint32_t reserved_7 : 1;
            uint32_t wifipll_refdiv_ratio : 4;
            uint32_t reserved_12_15 : 4;
            uint32_t wifipll_refclk_sel : 2;
            uint32_t reserved_18_19 : 2;
            uint32_t wifipll_vg11_sel : 2;
            uint32_t reserved_22_23 : 2;
            uint32_t wifipll_vg13_sel : 2;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg1;


    union {
        struct {
            uint32_t wifipll_sel_cp_bias : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t wifipll_icp_5u : 2;
            uint32_t wifipll_icp_1u : 2;
            uint32_t wifipll_int_frac_sw : 1;
            uint32_t wifipll_cp_startup_en : 1;
            uint32_t wifipll_cp_opamp_en : 1;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg2;


    union {
        struct {
            uint32_t wifipll_c4_en : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t wifipll_r4 : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t wifipll_r4_short : 1;
            uint32_t reserved_9_11 : 3;
            uint32_t wifipll_c3 : 2;
            uint32_t wifipll_cz : 2;
            uint32_t wifipll_rz : 3;
            uint32_t reserved_19_31 : 13;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg3;


    union {
        struct {
            uint32_t wifipll_sel_sample_clk : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t wifipll_sel_fb_clk : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t wifipll_sdmclk_sel : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg4;


    union {
        struct {
            uint32_t wifipll_vco_speed : 3;
            uint32_t wifipll_vco_div3_en : 1;
            uint32_t wifipll_vco_div2_en : 1;
            uint32_t wifipll_vco_div1_en : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg5;


    union {
        struct {
            uint32_t wifipll_sdmin : 26;
            uint32_t wifipll_sdm_bypass : 1;
            uint32_t reserved_27_29 : 3;
            uint32_t wifipll_sdm_bypass_hw : 1;
            uint32_t wifipll_sdm_ctrl_hw : 1;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg6;


    union {
        struct {
            uint32_t wifipll_sdm_order_sel : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t wifipll_sdm_noi_prbs_sel : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t wifipll_sdm_noi_prbs_en : 1;
            uint32_t reserved_9_11 : 3;
            uint32_t wifipll_sdm_sig_prbs_sel : 2;
            uint32_t reserved_14_15 : 2;
            uint32_t wifipll_sdm_sig_dith_sel : 2;
            uint32_t reserved_18_31 : 14;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg7;


    union {
        struct {
            uint32_t wifipll_en_rf_div3 : 1;
            uint32_t wifipll_en_rf_div6 : 1;
            uint32_t wifipll_sel_div3_div6 : 1;
            uint32_t wifipll_sel_div6_div12 : 1;
            uint32_t wifipll_en_div3 : 1;
            uint32_t wifipll_en_div4 : 1;
            uint32_t wifipll_en_div5 : 1;
            uint32_t wifipll_en_div6 : 1;
            uint32_t wifipll_en_div8 : 1;
            uint32_t wifipll_en_div10 : 1;
            uint32_t wifipll_en_div12 : 1;
            uint32_t wifipll_en_div20 : 1;
            uint32_t wifipll_en_div30 : 1;
            uint32_t reserved_13_19 : 7;
            uint32_t wifipll_en_rf_div3_hw : 1;
            uint32_t reserved_21_30 : 10;
            uint32_t wifipll_en_ctrl_hw : 1;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg8;


    union {
        struct {
            uint32_t wifipll_dc_tp_out_en : 1;
            uint32_t ten_wifipll : 1;
            uint32_t ten_wifipll_sfreg : 1;
            uint32_t reserved_3 : 1;
            uint32_t dten_wifipll_fin : 1;
            uint32_t dten_wifipll_fref : 1;
            uint32_t dten_wifipll_fsdm : 1;
            uint32_t dten_wifipll_div30 : 1;
            uint32_t dten_wifipll_div10 : 1;
            uint32_t dten_wifipll_postdiv_clk : 1;
            uint32_t dten_usbpll_pclk : 1;
            uint32_t dten_usbpll_clkout : 1;
            uint32_t dten_sscdiv_pclk : 1;
            uint32_t dten_sscdiv_clkout : 1;
            uint32_t dtest_pulldown : 1;
            uint32_t reserved_15_31 : 17;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg9;


    union {
        struct {
            uint32_t usbpll_sdmin : 19;
            uint32_t reserved_19 : 1;
            uint32_t usbpll_sdm_bypass : 1;
            uint32_t usbpll_sdm_order_sel : 1;
            uint32_t usbpll_sdm_sig_dith_sel : 2;
            uint32_t usbpll_div2_en : 1;
            uint32_t usbpll_clkout_en : 1;
            uint32_t usbpll_sel_sample_clk : 2;
            uint32_t usbpll_rstb : 1;
            uint32_t pu_usbpll_mmdiv : 1;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg10;


    union {
        struct {
            uint32_t usbpll_ssc_cnt : 9;
            uint32_t usbpll_ssc_start : 1;
            uint32_t usbpll_ssc_start_gate_en : 1;
            uint32_t reserved_11 : 1;
            uint32_t usbpll_ssc_gain : 3;
            uint32_t reserved_15 : 1;
            uint32_t usbpll_ssc_en : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg11;


    union {
        struct {
            uint32_t sscdiv_sdmin : 19;
            uint32_t reserved_19 : 1;
            uint32_t sscdiv_sdm_bypass : 1;
            uint32_t sscdiv_sdm_order_sel : 1;
            uint32_t sscdiv_sdm_sig_dith_sel : 2;
            uint32_t sscdiv_div2_en : 1;
            uint32_t sscdiv_clkout_en : 1;
            uint32_t sscdiv_sel_sample_clk : 2;
            uint32_t sscdiv_rstb : 1;
            uint32_t pu_sscdiv_mmdiv : 1;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg12;


    union {
        struct {
            uint32_t sscdiv_ssc_cnt : 9;
            uint32_t sscdiv_ssc_start : 1;
            uint32_t sscdiv_ssc_start_gate_en : 1;
            uint32_t reserved_11 : 1;
            uint32_t sscdiv_ssc_gain : 3;
            uint32_t reserved_15 : 1;
            uint32_t sscdiv_ssc_en : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg13;


    union {
        struct {
            uint32_t wifipll_resv : 16;
            uint32_t sscdiv_dl_ctrl : 1;
            uint32_t usbpll_dl_ctrl : 1;
            uint32_t wifipll_dl_ctrl_30 : 1;
            uint32_t wifipll_dl_ctrl_20 : 1;
            uint32_t wifipll_dl_ctrl_12 : 1;
            uint32_t wifipll_dl_ctrl_10 : 1;
            uint32_t wifipll_dl_ctrl_8 : 1;
            uint32_t wifipll_dl_ctrl_6_rf : 1;
            uint32_t wifipll_dl_ctrl_6 : 1;
            uint32_t wifipll_dl_ctrl_5 : 1;
            uint32_t wifipll_dl_ctrl_4 : 1;
            uint32_t wifipll_dl_ctrl_3_rf : 1;
            uint32_t wifipll_dl_ctrl_3 : 1;
            uint32_t reserved_29_31 : 3;
        } BF;
        uint32_t WORD;
    } wifi_pll_cfg14;


    uint8_t RESERVED0x84c[56];


    union {
        struct {
            uint32_t pu_ldo18io : 1;
            uint32_t ldo18io_bypass : 1;
            uint32_t ten_ldo18io : 1;
            uint32_t ldo18io_ocp_out : 1;
            uint32_t ldo18io_bm : 3;
            uint32_t reserved_7 : 1;
            uint32_t ldo18io_cc : 3;
            uint32_t reserved_11 : 1;
            uint32_t ldo18io_ocp_th : 3;
            uint32_t ldo18io_ocp_en : 1;
            uint32_t ldo18io_pulldown : 1;
            uint32_t ldo18io_pulldown_sel : 1;
            uint32_t reserved_18_19 : 2;
            uint32_t ldo18io_sstart_delay : 3;
            uint32_t ldo18io_sstart_en : 1;
            uint32_t ldo18io_vout_sel : 4;
            uint32_t ldo18io_vout_trim : 4;
        } BF;
        uint32_t WORD;
    } ldo18io;


    uint8_t RESERVED0x888[28];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gauge;


    uint8_t RESERVED0x8a8[28];


    union {
        struct {
            uint32_t reg_gpio_0_ie : 1;
            uint32_t reg_gpio_0_smt : 1;
            uint32_t reg_gpio_0_drv : 2;
            uint32_t reg_gpio_0_pu : 1;
            uint32_t reg_gpio_0_pd : 1;
            uint32_t reg_gpio_0_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_0_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_0_int_mode_set : 4;
            uint32_t reg_gpio_0_int_clr : 1;
            uint32_t gpio_0_int_stat : 1;
            uint32_t reg_gpio_0_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_0_o : 1;
            uint32_t reg_gpio_0_set : 1;
            uint32_t reg_gpio_0_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_0_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_0_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg0;


    union {
        struct {
            uint32_t reg_gpio_1_ie : 1;
            uint32_t reg_gpio_1_smt : 1;
            uint32_t reg_gpio_1_drv : 2;
            uint32_t reg_gpio_1_pu : 1;
            uint32_t reg_gpio_1_pd : 1;
            uint32_t reg_gpio_1_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_1_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_1_int_mode_set : 4;
            uint32_t reg_gpio_1_int_clr : 1;
            uint32_t gpio_1_int_stat : 1;
            uint32_t reg_gpio_1_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_1_o : 1;
            uint32_t reg_gpio_1_set : 1;
            uint32_t reg_gpio_1_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_1_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_1_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg1;


    union {
        struct {
            uint32_t reg_gpio_2_ie : 1;
            uint32_t reg_gpio_2_smt : 1;
            uint32_t reg_gpio_2_drv : 2;
            uint32_t reg_gpio_2_pu : 1;
            uint32_t reg_gpio_2_pd : 1;
            uint32_t reg_gpio_2_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_2_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_2_int_mode_set : 4;
            uint32_t reg_gpio_2_int_clr : 1;
            uint32_t gpio_2_int_stat : 1;
            uint32_t reg_gpio_2_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_2_o : 1;
            uint32_t reg_gpio_2_set : 1;
            uint32_t reg_gpio_2_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_2_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_2_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg2;


    union {
        struct {
            uint32_t reg_gpio_3_ie : 1;
            uint32_t reg_gpio_3_smt : 1;
            uint32_t reg_gpio_3_drv : 2;
            uint32_t reg_gpio_3_pu : 1;
            uint32_t reg_gpio_3_pd : 1;
            uint32_t reg_gpio_3_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_3_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_3_int_mode_set : 4;
            uint32_t reg_gpio_3_int_clr : 1;
            uint32_t gpio_3_int_stat : 1;
            uint32_t reg_gpio_3_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_3_o : 1;
            uint32_t reg_gpio_3_set : 1;
            uint32_t reg_gpio_3_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_3_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_3_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg3;


    union {
        struct {
            uint32_t reg_gpio_4_ie : 1;
            uint32_t reg_gpio_4_smt : 1;
            uint32_t reg_gpio_4_drv : 2;
            uint32_t reg_gpio_4_pu : 1;
            uint32_t reg_gpio_4_pd : 1;
            uint32_t reg_gpio_4_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_4_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_4_int_mode_set : 4;
            uint32_t reg_gpio_4_int_clr : 1;
            uint32_t gpio_4_int_stat : 1;
            uint32_t reg_gpio_4_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_4_o : 1;
            uint32_t reg_gpio_4_set : 1;
            uint32_t reg_gpio_4_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_4_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_4_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg4;


    union {
        struct {
            uint32_t reg_gpio_5_ie : 1;
            uint32_t reg_gpio_5_smt : 1;
            uint32_t reg_gpio_5_drv : 2;
            uint32_t reg_gpio_5_pu : 1;
            uint32_t reg_gpio_5_pd : 1;
            uint32_t reg_gpio_5_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_5_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_5_int_mode_set : 4;
            uint32_t reg_gpio_5_int_clr : 1;
            uint32_t gpio_5_int_stat : 1;
            uint32_t reg_gpio_5_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_5_o : 1;
            uint32_t reg_gpio_5_set : 1;
            uint32_t reg_gpio_5_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_5_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_5_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg5;


    union {
        struct {
            uint32_t reg_gpio_6_ie : 1;
            uint32_t reg_gpio_6_smt : 1;
            uint32_t reg_gpio_6_drv : 2;
            uint32_t reg_gpio_6_pu : 1;
            uint32_t reg_gpio_6_pd : 1;
            uint32_t reg_gpio_6_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_6_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_6_int_mode_set : 4;
            uint32_t reg_gpio_6_int_clr : 1;
            uint32_t gpio_6_int_stat : 1;
            uint32_t reg_gpio_6_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_6_o : 1;
            uint32_t reg_gpio_6_set : 1;
            uint32_t reg_gpio_6_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_6_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_6_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg6;


    union {
        struct {
            uint32_t reg_gpio_7_ie : 1;
            uint32_t reg_gpio_7_smt : 1;
            uint32_t reg_gpio_7_drv : 2;
            uint32_t reg_gpio_7_pu : 1;
            uint32_t reg_gpio_7_pd : 1;
            uint32_t reg_gpio_7_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_7_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_7_int_mode_set : 4;
            uint32_t reg_gpio_7_int_clr : 1;
            uint32_t gpio_7_int_stat : 1;
            uint32_t reg_gpio_7_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_7_o : 1;
            uint32_t reg_gpio_7_set : 1;
            uint32_t reg_gpio_7_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_7_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_7_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg7;


    union {
        struct {
            uint32_t reg_gpio_8_ie : 1;
            uint32_t reg_gpio_8_smt : 1;
            uint32_t reg_gpio_8_drv : 2;
            uint32_t reg_gpio_8_pu : 1;
            uint32_t reg_gpio_8_pd : 1;
            uint32_t reg_gpio_8_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_8_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_8_int_mode_set : 4;
            uint32_t reg_gpio_8_int_clr : 1;
            uint32_t gpio_8_int_stat : 1;
            uint32_t reg_gpio_8_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_8_o : 1;
            uint32_t reg_gpio_8_set : 1;
            uint32_t reg_gpio_8_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_8_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_8_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg8;


    union {
        struct {
            uint32_t reg_gpio_9_ie : 1;
            uint32_t reg_gpio_9_smt : 1;
            uint32_t reg_gpio_9_drv : 2;
            uint32_t reg_gpio_9_pu : 1;
            uint32_t reg_gpio_9_pd : 1;
            uint32_t reg_gpio_9_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_9_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_9_int_mode_set : 4;
            uint32_t reg_gpio_9_int_clr : 1;
            uint32_t gpio_9_int_stat : 1;
            uint32_t reg_gpio_9_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_9_o : 1;
            uint32_t reg_gpio_9_set : 1;
            uint32_t reg_gpio_9_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_9_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_9_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg9;


    union {
        struct {
            uint32_t reg_gpio_10_ie : 1;
            uint32_t reg_gpio_10_smt : 1;
            uint32_t reg_gpio_10_drv : 2;
            uint32_t reg_gpio_10_pu : 1;
            uint32_t reg_gpio_10_pd : 1;
            uint32_t reg_gpio_10_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_10_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_10_int_mode_set : 4;
            uint32_t reg_gpio_10_int_clr : 1;
            uint32_t gpio_10_int_stat : 1;
            uint32_t reg_gpio_10_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_10_o : 1;
            uint32_t reg_gpio_10_set : 1;
            uint32_t reg_gpio_10_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_10_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_10_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg10;


    union {
        struct {
            uint32_t reg_gpio_11_ie : 1;
            uint32_t reg_gpio_11_smt : 1;
            uint32_t reg_gpio_11_drv : 2;
            uint32_t reg_gpio_11_pu : 1;
            uint32_t reg_gpio_11_pd : 1;
            uint32_t reg_gpio_11_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_11_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_11_int_mode_set : 4;
            uint32_t reg_gpio_11_int_clr : 1;
            uint32_t gpio_11_int_stat : 1;
            uint32_t reg_gpio_11_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_11_o : 1;
            uint32_t reg_gpio_11_set : 1;
            uint32_t reg_gpio_11_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_11_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_11_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg11;


    union {
        struct {
            uint32_t reg_gpio_12_ie : 1;
            uint32_t reg_gpio_12_smt : 1;
            uint32_t reg_gpio_12_drv : 2;
            uint32_t reg_gpio_12_pu : 1;
            uint32_t reg_gpio_12_pd : 1;
            uint32_t reg_gpio_12_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_12_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_12_int_mode_set : 4;
            uint32_t reg_gpio_12_int_clr : 1;
            uint32_t gpio_12_int_stat : 1;
            uint32_t reg_gpio_12_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_12_o : 1;
            uint32_t reg_gpio_12_set : 1;
            uint32_t reg_gpio_12_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_12_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_12_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg12;


    union {
        struct {
            uint32_t reg_gpio_13_ie : 1;
            uint32_t reg_gpio_13_smt : 1;
            uint32_t reg_gpio_13_drv : 2;
            uint32_t reg_gpio_13_pu : 1;
            uint32_t reg_gpio_13_pd : 1;
            uint32_t reg_gpio_13_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_13_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_13_int_mode_set : 4;
            uint32_t reg_gpio_13_int_clr : 1;
            uint32_t gpio_13_int_stat : 1;
            uint32_t reg_gpio_13_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_13_o : 1;
            uint32_t reg_gpio_13_set : 1;
            uint32_t reg_gpio_13_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_13_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_13_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg13;


    union {
        struct {
            uint32_t reg_gpio_14_ie : 1;
            uint32_t reg_gpio_14_smt : 1;
            uint32_t reg_gpio_14_drv : 2;
            uint32_t reg_gpio_14_pu : 1;
            uint32_t reg_gpio_14_pd : 1;
            uint32_t reg_gpio_14_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_14_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_14_int_mode_set : 4;
            uint32_t reg_gpio_14_int_clr : 1;
            uint32_t gpio_14_int_stat : 1;
            uint32_t reg_gpio_14_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_14_o : 1;
            uint32_t reg_gpio_14_set : 1;
            uint32_t reg_gpio_14_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_14_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_14_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg14;


    union {
        struct {
            uint32_t reg_gpio_15_ie : 1;
            uint32_t reg_gpio_15_smt : 1;
            uint32_t reg_gpio_15_drv : 2;
            uint32_t reg_gpio_15_pu : 1;
            uint32_t reg_gpio_15_pd : 1;
            uint32_t reg_gpio_15_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_15_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_15_int_mode_set : 4;
            uint32_t reg_gpio_15_int_clr : 1;
            uint32_t gpio_15_int_stat : 1;
            uint32_t reg_gpio_15_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_15_o : 1;
            uint32_t reg_gpio_15_set : 1;
            uint32_t reg_gpio_15_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_15_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_15_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg15;


    union {
        struct {
            uint32_t reg_gpio_16_ie : 1;
            uint32_t reg_gpio_16_smt : 1;
            uint32_t reg_gpio_16_drv : 2;
            uint32_t reg_gpio_16_pu : 1;
            uint32_t reg_gpio_16_pd : 1;
            uint32_t reg_gpio_16_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_16_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_16_int_mode_set : 4;
            uint32_t reg_gpio_16_int_clr : 1;
            uint32_t gpio_16_int_stat : 1;
            uint32_t reg_gpio_16_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_16_o : 1;
            uint32_t reg_gpio_16_set : 1;
            uint32_t reg_gpio_16_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_16_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_16_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg16;


    union {
        struct {
            uint32_t reg_gpio_17_ie : 1;
            uint32_t reg_gpio_17_smt : 1;
            uint32_t reg_gpio_17_drv : 2;
            uint32_t reg_gpio_17_pu : 1;
            uint32_t reg_gpio_17_pd : 1;
            uint32_t reg_gpio_17_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_17_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_17_int_mode_set : 4;
            uint32_t reg_gpio_17_int_clr : 1;
            uint32_t gpio_17_int_stat : 1;
            uint32_t reg_gpio_17_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_17_o : 1;
            uint32_t reg_gpio_17_set : 1;
            uint32_t reg_gpio_17_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_17_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_17_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg17;


    union {
        struct {
            uint32_t reg_gpio_18_ie : 1;
            uint32_t reg_gpio_18_smt : 1;
            uint32_t reg_gpio_18_drv : 2;
            uint32_t reg_gpio_18_pu : 1;
            uint32_t reg_gpio_18_pd : 1;
            uint32_t reg_gpio_18_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_18_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_18_int_mode_set : 4;
            uint32_t reg_gpio_18_int_clr : 1;
            uint32_t gpio_18_int_stat : 1;
            uint32_t reg_gpio_18_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_18_o : 1;
            uint32_t reg_gpio_18_set : 1;
            uint32_t reg_gpio_18_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_18_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_18_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg18;


    union {
        struct {
            uint32_t reg_gpio_19_ie : 1;
            uint32_t reg_gpio_19_smt : 1;
            uint32_t reg_gpio_19_drv : 2;
            uint32_t reg_gpio_19_pu : 1;
            uint32_t reg_gpio_19_pd : 1;
            uint32_t reg_gpio_19_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_19_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_19_int_mode_set : 4;
            uint32_t reg_gpio_19_int_clr : 1;
            uint32_t gpio_19_int_stat : 1;
            uint32_t reg_gpio_19_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_19_o : 1;
            uint32_t reg_gpio_19_set : 1;
            uint32_t reg_gpio_19_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_19_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_19_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg19;


    union {
        struct {
            uint32_t reg_gpio_20_ie : 1;
            uint32_t reg_gpio_20_smt : 1;
            uint32_t reg_gpio_20_drv : 2;
            uint32_t reg_gpio_20_pu : 1;
            uint32_t reg_gpio_20_pd : 1;
            uint32_t reg_gpio_20_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_20_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_20_int_mode_set : 4;
            uint32_t reg_gpio_20_int_clr : 1;
            uint32_t gpio_20_int_stat : 1;
            uint32_t reg_gpio_20_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_20_o : 1;
            uint32_t reg_gpio_20_set : 1;
            uint32_t reg_gpio_20_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_20_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_20_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg20;


    union {
        struct {
            uint32_t reg_gpio_21_ie : 1;
            uint32_t reg_gpio_21_smt : 1;
            uint32_t reg_gpio_21_drv : 2;
            uint32_t reg_gpio_21_pu : 1;
            uint32_t reg_gpio_21_pd : 1;
            uint32_t reg_gpio_21_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_21_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_21_int_mode_set : 4;
            uint32_t reg_gpio_21_int_clr : 1;
            uint32_t gpio_21_int_stat : 1;
            uint32_t reg_gpio_21_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_21_o : 1;
            uint32_t reg_gpio_21_set : 1;
            uint32_t reg_gpio_21_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_21_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_21_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg21;


    union {
        struct {
            uint32_t reg_gpio_22_ie : 1;
            uint32_t reg_gpio_22_smt : 1;
            uint32_t reg_gpio_22_drv : 2;
            uint32_t reg_gpio_22_pu : 1;
            uint32_t reg_gpio_22_pd : 1;
            uint32_t reg_gpio_22_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_22_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_22_int_mode_set : 4;
            uint32_t reg_gpio_22_int_clr : 1;
            uint32_t gpio_22_int_stat : 1;
            uint32_t reg_gpio_22_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_22_o : 1;
            uint32_t reg_gpio_22_set : 1;
            uint32_t reg_gpio_22_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_22_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_22_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg22;


    union {
        struct {
            uint32_t reg_gpio_23_ie : 1;
            uint32_t reg_gpio_23_smt : 1;
            uint32_t reg_gpio_23_drv : 2;
            uint32_t reg_gpio_23_pu : 1;
            uint32_t reg_gpio_23_pd : 1;
            uint32_t reg_gpio_23_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_23_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_23_int_mode_set : 4;
            uint32_t reg_gpio_23_int_clr : 1;
            uint32_t gpio_23_int_stat : 1;
            uint32_t reg_gpio_23_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_23_o : 1;
            uint32_t reg_gpio_23_set : 1;
            uint32_t reg_gpio_23_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_23_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_23_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg23;


    union {
        struct {
            uint32_t reg_gpio_24_ie : 1;
            uint32_t reg_gpio_24_smt : 1;
            uint32_t reg_gpio_24_drv : 2;
            uint32_t reg_gpio_24_pu : 1;
            uint32_t reg_gpio_24_pd : 1;
            uint32_t reg_gpio_24_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_24_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_24_int_mode_set : 4;
            uint32_t reg_gpio_24_int_clr : 1;
            uint32_t gpio_24_int_stat : 1;
            uint32_t reg_gpio_24_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_24_o : 1;
            uint32_t reg_gpio_24_set : 1;
            uint32_t reg_gpio_24_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_24_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_24_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg24;


    union {
        struct {
            uint32_t reg_gpio_25_ie : 1;
            uint32_t reg_gpio_25_smt : 1;
            uint32_t reg_gpio_25_drv : 2;
            uint32_t reg_gpio_25_pu : 1;
            uint32_t reg_gpio_25_pd : 1;
            uint32_t reg_gpio_25_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_25_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_25_int_mode_set : 4;
            uint32_t reg_gpio_25_int_clr : 1;
            uint32_t gpio_25_int_stat : 1;
            uint32_t reg_gpio_25_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_25_o : 1;
            uint32_t reg_gpio_25_set : 1;
            uint32_t reg_gpio_25_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_25_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_25_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg25;


    union {
        struct {
            uint32_t reg_gpio_26_ie : 1;
            uint32_t reg_gpio_26_smt : 1;
            uint32_t reg_gpio_26_drv : 2;
            uint32_t reg_gpio_26_pu : 1;
            uint32_t reg_gpio_26_pd : 1;
            uint32_t reg_gpio_26_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_26_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_26_int_mode_set : 4;
            uint32_t reg_gpio_26_int_clr : 1;
            uint32_t gpio_26_int_stat : 1;
            uint32_t reg_gpio_26_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_26_o : 1;
            uint32_t reg_gpio_26_set : 1;
            uint32_t reg_gpio_26_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_26_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_26_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg26;


    union {
        struct {
            uint32_t reg_gpio_27_ie : 1;
            uint32_t reg_gpio_27_smt : 1;
            uint32_t reg_gpio_27_drv : 2;
            uint32_t reg_gpio_27_pu : 1;
            uint32_t reg_gpio_27_pd : 1;
            uint32_t reg_gpio_27_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_27_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_27_int_mode_set : 4;
            uint32_t reg_gpio_27_int_clr : 1;
            uint32_t gpio_27_int_stat : 1;
            uint32_t reg_gpio_27_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_27_o : 1;
            uint32_t reg_gpio_27_set : 1;
            uint32_t reg_gpio_27_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_27_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_27_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg27;


    union {
        struct {
            uint32_t reg_gpio_28_ie : 1;
            uint32_t reg_gpio_28_smt : 1;
            uint32_t reg_gpio_28_drv : 2;
            uint32_t reg_gpio_28_pu : 1;
            uint32_t reg_gpio_28_pd : 1;
            uint32_t reg_gpio_28_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_28_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_28_int_mode_set : 4;
            uint32_t reg_gpio_28_int_clr : 1;
            uint32_t gpio_28_int_stat : 1;
            uint32_t reg_gpio_28_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_28_o : 1;
            uint32_t reg_gpio_28_set : 1;
            uint32_t reg_gpio_28_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_28_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_28_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg28;


    union {
        struct {
            uint32_t reg_gpio_29_ie : 1;
            uint32_t reg_gpio_29_smt : 1;
            uint32_t reg_gpio_29_drv : 2;
            uint32_t reg_gpio_29_pu : 1;
            uint32_t reg_gpio_29_pd : 1;
            uint32_t reg_gpio_29_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_29_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_29_int_mode_set : 4;
            uint32_t reg_gpio_29_int_clr : 1;
            uint32_t gpio_29_int_stat : 1;
            uint32_t reg_gpio_29_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_29_o : 1;
            uint32_t reg_gpio_29_set : 1;
            uint32_t reg_gpio_29_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_29_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_29_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg29;


    union {
        struct {
            uint32_t reg_gpio_30_ie : 1;
            uint32_t reg_gpio_30_smt : 1;
            uint32_t reg_gpio_30_drv : 2;
            uint32_t reg_gpio_30_pu : 1;
            uint32_t reg_gpio_30_pd : 1;
            uint32_t reg_gpio_30_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_30_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_30_int_mode_set : 4;
            uint32_t reg_gpio_30_int_clr : 1;
            uint32_t gpio_30_int_stat : 1;
            uint32_t reg_gpio_30_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_30_o : 1;
            uint32_t reg_gpio_30_set : 1;
            uint32_t reg_gpio_30_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_30_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_30_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg30;


    union {
        struct {
            uint32_t reg_gpio_31_ie : 1;
            uint32_t reg_gpio_31_smt : 1;
            uint32_t reg_gpio_31_drv : 2;
            uint32_t reg_gpio_31_pu : 1;
            uint32_t reg_gpio_31_pd : 1;
            uint32_t reg_gpio_31_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_31_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_31_int_mode_set : 4;
            uint32_t reg_gpio_31_int_clr : 1;
            uint32_t gpio_31_int_stat : 1;
            uint32_t reg_gpio_31_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_31_o : 1;
            uint32_t reg_gpio_31_set : 1;
            uint32_t reg_gpio_31_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_31_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_31_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg31;


    union {
        struct {
            uint32_t reg_gpio_32_ie : 1;
            uint32_t reg_gpio_32_smt : 1;
            uint32_t reg_gpio_32_drv : 2;
            uint32_t reg_gpio_32_pu : 1;
            uint32_t reg_gpio_32_pd : 1;
            uint32_t reg_gpio_32_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_32_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_32_int_mode_set : 4;
            uint32_t reg_gpio_32_int_clr : 1;
            uint32_t gpio_32_int_stat : 1;
            uint32_t reg_gpio_32_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_32_o : 1;
            uint32_t reg_gpio_32_set : 1;
            uint32_t reg_gpio_32_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_32_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_32_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg32;


    union {
        struct {
            uint32_t reg_gpio_33_ie : 1;
            uint32_t reg_gpio_33_smt : 1;
            uint32_t reg_gpio_33_drv : 2;
            uint32_t reg_gpio_33_pu : 1;
            uint32_t reg_gpio_33_pd : 1;
            uint32_t reg_gpio_33_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_33_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_33_int_mode_set : 4;
            uint32_t reg_gpio_33_int_clr : 1;
            uint32_t gpio_33_int_stat : 1;
            uint32_t reg_gpio_33_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_33_o : 1;
            uint32_t reg_gpio_33_set : 1;
            uint32_t reg_gpio_33_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_33_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_33_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg33;


    union {
        struct {
            uint32_t reg_gpio_34_ie : 1;
            uint32_t reg_gpio_34_smt : 1;
            uint32_t reg_gpio_34_drv : 2;
            uint32_t reg_gpio_34_pu : 1;
            uint32_t reg_gpio_34_pd : 1;
            uint32_t reg_gpio_34_oe : 1;
            uint32_t reserved_7 : 1;
            uint32_t reg_gpio_34_func_sel : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t reg_gpio_34_int_mode_set : 4;
            uint32_t reg_gpio_34_int_clr : 1;
            uint32_t gpio_34_int_stat : 1;
            uint32_t reg_gpio_34_int_mask : 1;
            uint32_t reserved_23 : 1;
            uint32_t reg_gpio_34_o : 1;
            uint32_t reg_gpio_34_set : 1;
            uint32_t reg_gpio_34_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t reg_gpio_34_i : 1;
            uint32_t reserved_29 : 1;
            uint32_t reg_gpio_34_mode : 2;
        } BF;
        uint32_t WORD;
    } gpio_cfg34;


    union {
        struct {
            uint32_t reg_gpio_35_ie : 1;
            uint32_t reg_gpio_35_smt : 1;
            uint32_t reg_gpio_35_drv : 2;
            uint32_t reg_gpio_35_pu : 1;
            uint32_t reg_gpio_35_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg35;


    union {
        struct {
            uint32_t reg_gpio_36_ie : 1;
            uint32_t reg_gpio_36_smt : 1;
            uint32_t reg_gpio_36_drv : 2;
            uint32_t reg_gpio_36_pu : 1;
            uint32_t reg_gpio_36_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg36;


    union {
        struct {
            uint32_t reg_gpio_37_ie : 1;
            uint32_t reg_gpio_37_smt : 1;
            uint32_t reg_gpio_37_drv : 2;
            uint32_t reg_gpio_37_pu : 1;
            uint32_t reg_gpio_37_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg37;


    union {
        struct {
            uint32_t reg_gpio_38_ie : 1;
            uint32_t reg_gpio_38_smt : 1;
            uint32_t reg_gpio_38_drv : 2;
            uint32_t reg_gpio_38_pu : 1;
            uint32_t reg_gpio_38_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg38;


    union {
        struct {
            uint32_t reg_gpio_39_ie : 1;
            uint32_t reg_gpio_39_smt : 1;
            uint32_t reg_gpio_39_drv : 2;
            uint32_t reg_gpio_39_pu : 1;
            uint32_t reg_gpio_39_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg39;


    union {
        struct {
            uint32_t reg_gpio_40_ie : 1;
            uint32_t reg_gpio_40_smt : 1;
            uint32_t reg_gpio_40_drv : 2;
            uint32_t reg_gpio_40_pu : 1;
            uint32_t reg_gpio_40_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg40;


    union {
        struct {
            uint32_t reg_gpio_41_ie : 1;
            uint32_t reg_gpio_41_smt : 1;
            uint32_t reg_gpio_41_drv : 2;
            uint32_t reg_gpio_41_pu : 1;
            uint32_t reg_gpio_41_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg41;


    union {
        struct {
            uint32_t reg_gpio_42_ie : 1;
            uint32_t reg_gpio_42_smt : 1;
            uint32_t reg_gpio_42_drv : 2;
            uint32_t reg_gpio_42_pu : 1;
            uint32_t reg_gpio_42_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg42;


    union {
        struct {
            uint32_t reg_gpio_43_ie : 1;
            uint32_t reg_gpio_43_smt : 1;
            uint32_t reg_gpio_43_drv : 2;
            uint32_t reg_gpio_43_pu : 1;
            uint32_t reg_gpio_43_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg43;


    union {
        struct {
            uint32_t reg_gpio_44_ie : 1;
            uint32_t reg_gpio_44_smt : 1;
            uint32_t reg_gpio_44_drv : 2;
            uint32_t reg_gpio_44_pu : 1;
            uint32_t reg_gpio_44_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg44;


    union {
        struct {
            uint32_t reg_gpio_45_ie : 1;
            uint32_t reg_gpio_45_smt : 1;
            uint32_t reg_gpio_45_drv : 2;
            uint32_t reg_gpio_45_pu : 1;
            uint32_t reg_gpio_45_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg45;


    union {
        struct {
            uint32_t reg_gpio_46_ie : 1;
            uint32_t reg_gpio_46_smt : 1;
            uint32_t reg_gpio_46_drv : 2;
            uint32_t reg_gpio_46_pu : 1;
            uint32_t reg_gpio_46_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg46;


    union {
        struct {
            uint32_t reg_gpio_47_ie : 1;
            uint32_t reg_gpio_47_smt : 1;
            uint32_t reg_gpio_47_drv : 2;
            uint32_t reg_gpio_47_pu : 1;
            uint32_t reg_gpio_47_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg47;


    union {
        struct {
            uint32_t reg_gpio_48_ie : 1;
            uint32_t reg_gpio_48_smt : 1;
            uint32_t reg_gpio_48_drv : 2;
            uint32_t reg_gpio_48_pu : 1;
            uint32_t reg_gpio_48_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg48;


    union {
        struct {
            uint32_t reg_gpio_49_ie : 1;
            uint32_t reg_gpio_49_smt : 1;
            uint32_t reg_gpio_49_drv : 2;
            uint32_t reg_gpio_49_pu : 1;
            uint32_t reg_gpio_49_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg49;


    union {
        struct {
            uint32_t reg_gpio_50_ie : 1;
            uint32_t reg_gpio_50_smt : 1;
            uint32_t reg_gpio_50_drv : 2;
            uint32_t reg_gpio_50_pu : 1;
            uint32_t reg_gpio_50_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg50;


    union {
        struct {
            uint32_t reg_gpio_51_ie : 1;
            uint32_t reg_gpio_51_smt : 1;
            uint32_t reg_gpio_51_drv : 2;
            uint32_t reg_gpio_51_pu : 1;
            uint32_t reg_gpio_51_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg51;


    union {
        struct {
            uint32_t reg_gpio_52_ie : 1;
            uint32_t reg_gpio_52_smt : 1;
            uint32_t reg_gpio_52_drv : 2;
            uint32_t reg_gpio_52_pu : 1;
            uint32_t reg_gpio_52_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg52;


    union {
        struct {
            uint32_t reg_gpio_53_ie : 1;
            uint32_t reg_gpio_53_smt : 1;
            uint32_t reg_gpio_53_drv : 2;
            uint32_t reg_gpio_53_pu : 1;
            uint32_t reg_gpio_53_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg53;


    union {
        struct {
            uint32_t reg_gpio_54_ie : 1;
            uint32_t reg_gpio_54_smt : 1;
            uint32_t reg_gpio_54_drv : 2;
            uint32_t reg_gpio_54_pu : 1;
            uint32_t reg_gpio_54_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg54;


    union {
        struct {
            uint32_t reg_gpio_55_ie : 1;
            uint32_t reg_gpio_55_smt : 1;
            uint32_t reg_gpio_55_drv : 2;
            uint32_t reg_gpio_55_pu : 1;
            uint32_t reg_gpio_55_pd : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } gpio_cfg55;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg56;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg57;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg58;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg59;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg60;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg61;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg62;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } gpio_cfg63;


    uint8_t RESERVED0x9c4[256];


    union {
        struct {
            uint32_t reg2_gpio_0_i : 1;
            uint32_t reg2_gpio_1_i : 1;
            uint32_t reg2_gpio_2_i : 1;
            uint32_t reg2_gpio_3_i : 1;
            uint32_t reg2_gpio_4_i : 1;
            uint32_t reg2_gpio_5_i : 1;
            uint32_t reg2_gpio_6_i : 1;
            uint32_t reg2_gpio_7_i : 1;
            uint32_t reg2_gpio_8_i : 1;
            uint32_t reg2_gpio_9_i : 1;
            uint32_t reg2_gpio_10_i : 1;
            uint32_t reg2_gpio_11_i : 1;
            uint32_t reg2_gpio_12_i : 1;
            uint32_t reg2_gpio_13_i : 1;
            uint32_t reg2_gpio_14_i : 1;
            uint32_t reg2_gpio_15_i : 1;
            uint32_t reg2_gpio_16_i : 1;
            uint32_t reg2_gpio_17_i : 1;
            uint32_t reg2_gpio_18_i : 1;
            uint32_t reg2_gpio_19_i : 1;
            uint32_t reg2_gpio_20_i : 1;
            uint32_t reg2_gpio_21_i : 1;
            uint32_t reg2_gpio_22_i : 1;
            uint32_t reg2_gpio_23_i : 1;
            uint32_t reg2_gpio_24_i : 1;
            uint32_t reg2_gpio_25_i : 1;
            uint32_t reg2_gpio_26_i : 1;
            uint32_t reg2_gpio_27_i : 1;
            uint32_t reg2_gpio_28_i : 1;
            uint32_t reg2_gpio_29_i : 1;
            uint32_t reg2_gpio_30_i : 1;
            uint32_t reg2_gpio_31_i : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg128;


    union {
        struct {
            uint32_t reg2_gpio_32_i : 1;
            uint32_t reg2_gpio_33_i : 1;
            uint32_t reg2_gpio_34_i : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg129;


    uint8_t RESERVED0xacc[24];


    union {
        struct {
            uint32_t reg2_gpio_0_o : 1;
            uint32_t reg2_gpio_1_o : 1;
            uint32_t reg2_gpio_2_o : 1;
            uint32_t reg2_gpio_3_o : 1;
            uint32_t reg2_gpio_4_o : 1;
            uint32_t reg2_gpio_5_o : 1;
            uint32_t reg2_gpio_6_o : 1;
            uint32_t reg2_gpio_7_o : 1;
            uint32_t reg2_gpio_8_o : 1;
            uint32_t reg2_gpio_9_o : 1;
            uint32_t reg2_gpio_10_o : 1;
            uint32_t reg2_gpio_11_o : 1;
            uint32_t reg2_gpio_12_o : 1;
            uint32_t reg2_gpio_13_o : 1;
            uint32_t reg2_gpio_14_o : 1;
            uint32_t reg2_gpio_15_o : 1;
            uint32_t reg2_gpio_16_o : 1;
            uint32_t reg2_gpio_17_o : 1;
            uint32_t reg2_gpio_18_o : 1;
            uint32_t reg2_gpio_19_o : 1;
            uint32_t reg2_gpio_20_o : 1;
            uint32_t reg2_gpio_21_o : 1;
            uint32_t reg2_gpio_22_o : 1;
            uint32_t reg2_gpio_23_o : 1;
            uint32_t reg2_gpio_24_o : 1;
            uint32_t reg2_gpio_25_o : 1;
            uint32_t reg2_gpio_26_o : 1;
            uint32_t reg2_gpio_27_o : 1;
            uint32_t reg2_gpio_28_o : 1;
            uint32_t reg2_gpio_29_o : 1;
            uint32_t reg2_gpio_30_o : 1;
            uint32_t reg2_gpio_31_o : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg136;


    union {
        struct {
            uint32_t reg2_gpio_32_o : 1;
            uint32_t reg2_gpio_33_o : 1;
            uint32_t reg2_gpio_34_o : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg137;


    union {
        struct {
            uint32_t reg2_gpio_0_set : 1;
            uint32_t reg2_gpio_1_set : 1;
            uint32_t reg2_gpio_2_set : 1;
            uint32_t reg2_gpio_3_set : 1;
            uint32_t reg2_gpio_4_set : 1;
            uint32_t reg2_gpio_5_set : 1;
            uint32_t reg2_gpio_6_set : 1;
            uint32_t reg2_gpio_7_set : 1;
            uint32_t reg2_gpio_8_set : 1;
            uint32_t reg2_gpio_9_set : 1;
            uint32_t reg2_gpio_10_set : 1;
            uint32_t reg2_gpio_11_set : 1;
            uint32_t reg2_gpio_12_set : 1;
            uint32_t reg2_gpio_13_set : 1;
            uint32_t reg2_gpio_14_set : 1;
            uint32_t reg2_gpio_15_set : 1;
            uint32_t reg2_gpio_16_set : 1;
            uint32_t reg2_gpio_17_set : 1;
            uint32_t reg2_gpio_18_set : 1;
            uint32_t reg2_gpio_19_set : 1;
            uint32_t reg2_gpio_20_set : 1;
            uint32_t reg2_gpio_21_set : 1;
            uint32_t reg2_gpio_22_set : 1;
            uint32_t reg2_gpio_23_set : 1;
            uint32_t reg2_gpio_24_set : 1;
            uint32_t reg2_gpio_25_set : 1;
            uint32_t reg2_gpio_26_set : 1;
            uint32_t reg2_gpio_27_set : 1;
            uint32_t reg2_gpio_28_set : 1;
            uint32_t reg2_gpio_29_set : 1;
            uint32_t reg2_gpio_30_set : 1;
            uint32_t reg2_gpio_31_set : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg138;


    union {
        struct {
            uint32_t reg2_gpio_32_set : 1;
            uint32_t reg2_gpio_33_set : 1;
            uint32_t reg2_gpio_34_set : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg139;


    union {
        struct {
            uint32_t reg2_gpio_0_clr : 1;
            uint32_t reg2_gpio_1_clr : 1;
            uint32_t reg2_gpio_2_clr : 1;
            uint32_t reg2_gpio_3_clr : 1;
            uint32_t reg2_gpio_4_clr : 1;
            uint32_t reg2_gpio_5_clr : 1;
            uint32_t reg2_gpio_6_clr : 1;
            uint32_t reg2_gpio_7_clr : 1;
            uint32_t reg2_gpio_8_clr : 1;
            uint32_t reg2_gpio_9_clr : 1;
            uint32_t reg2_gpio_10_clr : 1;
            uint32_t reg2_gpio_11_clr : 1;
            uint32_t reg2_gpio_12_clr : 1;
            uint32_t reg2_gpio_13_clr : 1;
            uint32_t reg2_gpio_14_clr : 1;
            uint32_t reg2_gpio_15_clr : 1;
            uint32_t reg2_gpio_16_clr : 1;
            uint32_t reg2_gpio_17_clr : 1;
            uint32_t reg2_gpio_18_clr : 1;
            uint32_t reg2_gpio_19_clr : 1;
            uint32_t reg2_gpio_20_clr : 1;
            uint32_t reg2_gpio_21_clr : 1;
            uint32_t reg2_gpio_22_clr : 1;
            uint32_t reg2_gpio_23_clr : 1;
            uint32_t reg2_gpio_24_clr : 1;
            uint32_t reg2_gpio_25_clr : 1;
            uint32_t reg2_gpio_26_clr : 1;
            uint32_t reg2_gpio_27_clr : 1;
            uint32_t reg2_gpio_28_clr : 1;
            uint32_t reg2_gpio_29_clr : 1;
            uint32_t reg2_gpio_30_clr : 1;
            uint32_t reg2_gpio_31_clr : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg140;


    union {
        struct {
            uint32_t reg2_gpio_32_clr : 1;
            uint32_t reg2_gpio_33_clr : 1;
            uint32_t reg2_gpio_34_clr : 1;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } gpio_cfg141;


    union {
        struct {
            uint32_t cr_gpio_tx_en : 1;
            uint32_t cr_invert_code0_high : 1;
            uint32_t cr_invert_code1_high : 1;
            uint32_t reserved_3_6 : 4;
            uint32_t cr_code_total_time : 9;
            uint32_t cr_code0_high_time : 8;
            uint32_t cr_code1_high_time : 8;
        } BF;
        uint32_t WORD;
    } gpio_cfg142;


    union {
        struct {
            uint32_t cr_gpio_dma_tx_en : 1;
            uint32_t cr_gpio_dma_out_sel_latch : 1;
            uint32_t gpio_tx_fifo_clr : 1;
            uint32_t gpio_tx_end_clr : 1;
            uint32_t gpio_tx_fifo_overflow : 1;
            uint32_t gpio_tx_fifo_underflow : 1;
            uint32_t reserved_6 : 1;
            uint32_t cr_gpio_dma_park_value : 1;
            uint32_t gpio_tx_fifo_cnt : 8;
            uint32_t cr_gpio_tx_fifo_th : 7;
            uint32_t cr_gpio_tx_end_mask : 1;
            uint32_t cr_gpio_tx_fifo_mask : 1;
            uint32_t cr_gpio_tx_fer_mask : 1;
            uint32_t r_gpio_tx_end_int : 1;
            uint32_t r_gpio_tx_fifo_int : 1;
            uint32_t r_gpio_tx_fer_int : 1;
            uint32_t cr_gpio_tx_end_en : 1;
            uint32_t cr_gpio_tx_fifo_en : 1;
            uint32_t cr_gpio_tx_fer_en : 1;
        } BF;
        uint32_t WORD;
    } gpio_cfg143;


    union {
        struct {
            uint32_t gpio_tx_data_to_fifo : 16;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } gpio_cfg144;
};

typedef volatile struct glb_reg glb_reg_t;
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/cci_reg.h" 1
# 497 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/cci_reg.h"
struct cci_reg {

    union {
        struct {
            uint32_t cci_en : 1;
            uint32_t cci_slv_sel_cci2 : 1;
            uint32_t cci_mas_sel_cci2 : 1;
            uint32_t cci_mas_hw_mode : 1;
            uint32_t reg_m_cci_sclk_en : 1;
            uint32_t reg_div_m_cci_sclk : 2;
            uint32_t cfg_cci1_pre_read : 1;
            uint32_t reg_scci_clk_inv : 1;
            uint32_t reg_mcci_clk_inv : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t cfg_mcci_dly_r : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } cci_cfg;


    union {
        struct {
            uint32_t apb_cci_addr : 32;
        } BF;
        uint32_t WORD;
    } cci_addr;


    union {
        struct {
            uint32_t apb_cci_wdata : 32;
        } BF;
        uint32_t WORD;
    } cci_wdata;


    union {
        struct {
            uint32_t apb_cci_rdata : 32;
        } BF;
        uint32_t WORD;
    } cci_rdata;


    union {
        struct {
            uint32_t cci_write_flag : 1;
            uint32_t cci_read_flag : 1;
            uint32_t ahb_state : 2;
            uint32_t reserved_4_31 : 28;
        } BF;
        uint32_t WORD;
    } cci_ctl;


    uint8_t RESERVED0x14[1852];


    union {
        struct {
            uint32_t aupll_sdm_rstb : 1;
            uint32_t aupll_postdiv_rstb : 1;
            uint32_t aupll_fbdv_rstb : 1;
            uint32_t aupll_refdiv_rstb : 1;
            uint32_t pu_aupll_postdiv : 1;
            uint32_t pu_aupll_fbdv : 1;
            uint32_t pu_aupll_clamp_op : 1;
            uint32_t pu_aupll_pfd : 1;
            uint32_t pu_aupll_cp : 1;
            uint32_t pu_aupll_sfreg : 1;
            uint32_t pu_aupll : 1;
            uint32_t pu_aupll_clktree : 1;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg0;


    union {
        struct {
            uint32_t aupll_postdiv : 7;
            uint32_t reserved_7 : 1;
            uint32_t aupll_refdiv_ratio : 4;
            uint32_t reserved_12_15 : 4;
            uint32_t aupll_refclk_sel : 2;
            uint32_t reserved_18_19 : 2;
            uint32_t aupll_vg11_sel : 2;
            uint32_t reserved_22_23 : 2;
            uint32_t aupll_vg13_sel : 2;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg1;


    union {
        struct {
            uint32_t aupll_sel_cp_bias : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t aupll_icp_5u : 2;
            uint32_t aupll_icp_1u : 2;
            uint32_t aupll_int_frac_sw : 1;
            uint32_t aupll_cp_startup_en : 1;
            uint32_t aupll_cp_opamp_en : 1;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg2;


    union {
        struct {
            uint32_t aupll_c4_en : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t aupll_r4 : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t aupll_r4_short : 1;
            uint32_t reserved_9_11 : 3;
            uint32_t aupll_c3 : 2;
            uint32_t aupll_cz : 2;
            uint32_t aupll_rz : 3;
            uint32_t reserved_19_31 : 13;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg3;


    union {
        struct {
            uint32_t aupll_sel_sample_clk : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t aupll_sel_fb_clk : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t aupll_sdmclk_sel : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg4;


    union {
        struct {
            uint32_t aupll_vco_speed : 3;
            uint32_t reserved_3_31 : 29;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg5;


    union {
        struct {
            uint32_t aupll_sdmin : 19;
            uint32_t reserved_19_23 : 5;
            uint32_t aupll_sdm_bypass : 1;
            uint32_t reserved_25_31 : 7;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg6;


    union {
        struct {
            uint32_t aupll_sdm_order_sel : 1;
            uint32_t reserved_1_15 : 15;
            uint32_t aupll_sdm_sig_dith_sel : 2;
            uint32_t reserved_18_31 : 14;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg7;


    union {
        struct {
            uint32_t aupll_en_div1 : 1;
            uint32_t aupll_en_div2 : 1;
            uint32_t aupll_en_div2p5 : 1;
            uint32_t aupll_en_div3 : 1;
            uint32_t aupll_en_div4 : 1;
            uint32_t aupll_en_div5 : 1;
            uint32_t aupll_en_div6 : 1;
            uint32_t aupll_en_div10 : 1;
            uint32_t aupll_en_div15 : 1;
            uint32_t aupll_sel_div1_div2 : 1;
            uint32_t reserved_10_31 : 22;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg8;


    union {
        struct {
            uint32_t aupll_dc_tp_out_en : 1;
            uint32_t ten_aupll : 1;
            uint32_t ten_aupll_sfreg : 1;
            uint32_t reserved_3 : 1;
            uint32_t dten_aupll_fin : 1;
            uint32_t dten_aupll_fref : 1;
            uint32_t dten_aupll_fsdm : 1;
            uint32_t dten_aupll_div15 : 1;
            uint32_t dten_aupll_div5 : 1;
            uint32_t dten_aupll_postdiv_clk : 1;
            uint32_t dtest_aupll_pulldown : 1;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg9;


    union {
        struct {
            uint32_t aupll_ssc_en : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t aupll_ssc_cnt : 8;
            uint32_t aupll_ssc_gain : 3;
            uint32_t reserved_15 : 1;
            uint32_t aupll_ssc_start_gate_en : 1;
            uint32_t reserved_17_19 : 3;
            uint32_t aupll_ssc_start : 1;
            uint32_t reserved_21_31 : 11;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg10;


    union {
        struct {
            uint32_t aupll_resv : 16;
            uint32_t reserved_16_22 : 7;
            uint32_t aupll_dl_ctrl_15 : 1;
            uint32_t aupll_dl_ctrl_10 : 1;
            uint32_t aupll_dl_ctrl_6 : 1;
            uint32_t aupll_dl_ctrl_5 : 1;
            uint32_t aupll_dl_ctrl_4 : 1;
            uint32_t aupll_dl_ctrl_3 : 1;
            uint32_t aupll_dl_ctrl_2p5 : 1;
            uint32_t aupll_dl_ctrl_2 : 1;
            uint32_t aupll_dl_ctrl_1 : 1;
        } BF;
        uint32_t WORD;
    } audio_pll_cfg11;
};

typedef volatile struct cci_reg cci_reg_t;
# 6 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/mm_glb_reg.h" 1
# 487 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/mm_glb_reg.h"
struct mm_glb_reg {

    union {
        struct {
            uint32_t reg_pll_en : 1;
            uint32_t reg_cpu_clk_en : 1;
            uint32_t reg_bclk_en : 1;
            uint32_t reg_mm_cpu_clk_en : 1;
            uint32_t reg_uart_clk_sel : 2;
            uint32_t reg_i2c_clk_sel : 1;
            uint32_t reg_spi_clk_sel : 1;
            uint32_t reg_cpu_clk_sel : 2;
            uint32_t reg_xclk_clk_sel : 1;
            uint32_t reg_cpu_root_clk_sel : 1;
            uint32_t reg_mmcpu0_clk_en : 1;
            uint32_t reg_bclk1x_sel : 2;
            uint32_t reserved_15_17 : 3;
            uint32_t reg_bclk2x_div_act_pulse : 1;
            uint32_t reg_bclk2x_div_bypass : 1;
            uint32_t sts_bclk2x_prot_done : 1;
            uint32_t reserved_21_23 : 3;
            uint32_t reg_bclk2x_sw_done_cnt : 4;
            uint32_t cpu_clk_sw_state : 3;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } mm_clk_ctrl_cpu;


    union {
        struct {
            uint32_t reg_cpu_clk_div : 8;
            uint32_t reg_cnn_clk_div_en : 1;
            uint32_t reg_cnn_clk_sel : 2;
            uint32_t reserved_11 : 1;
            uint32_t reg_cnn_clk_div : 3;
            uint32_t reserved_15 : 1;
            uint32_t reg_bclk2x_div : 8;
            uint32_t reg_bclk1x_div : 8;
        } BF;
        uint32_t WORD;
    } mm_clk_cpu;


    union {
        struct {
            uint32_t reg_isp_clk_div_en : 1;
            uint32_t reg_isp_clk_sel : 2;
            uint32_t reserved_3_7 : 5;
            uint32_t reg_isp_clk_div : 8;
            uint32_t reg_dp_clk_div_en : 1;
            uint32_t reg_dp_clk_sel : 1;
            uint32_t reserved_18_19 : 2;
            uint32_t reg_dp_clk_div : 4;
            uint32_t reserved_24_31 : 8;
        } BF;
        uint32_t WORD;
    } isp_dp_clk;


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t reg_h264_clk_div_en : 1;
            uint32_t reg_h264_clk_sel : 2;
            uint32_t reserved_11 : 1;
            uint32_t reg_h264_clk_div : 3;
            uint32_t reserved_15_31 : 17;
        } BF;
        uint32_t WORD;
    } codec_clk;


    union {
        struct {
            uint32_t reg_i2c0_clk_div : 8;
            uint32_t reg_i2c0_clk_div_en : 1;
            uint32_t reg_i2c0_clk_en : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t reg_uart0_clk_div_en : 1;
            uint32_t reg_uart0_clk_div : 3;
            uint32_t reserved_20_22 : 3;
            uint32_t reg_spi_clk_div_en : 1;
            uint32_t reg_spi_clk_div : 8;
        } BF;
        uint32_t WORD;
    } mm_clk_ctrl_peri;


    uint8_t RESERVED0x14[4];


    union {
        struct {
            uint32_t reg_i2c1_clk_div : 8;
            uint32_t reg_i2c1_clk_div_en : 1;
            uint32_t reg_i2c1_clk_en : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t reg_uart1_clk_div_en : 1;
            uint32_t reg_uart1_clk_div : 3;
            uint32_t reserved_20_31 : 12;
        } BF;
        uint32_t WORD;
    } mm_clk_ctrl_peri3;


    uint8_t RESERVED0x1c[36];


    union {
        struct {
            uint32_t reg_ctrl_sys_reset : 1;
            uint32_t reserved_1 : 1;
            uint32_t reg_ctrl_pwron_rst : 1;
            uint32_t reserved_3_7 : 5;
            uint32_t reg_ctrl_mmcpu0_reset : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } mm_sw_sys_reset;


    union {
        struct {
            uint32_t swrst_mm_misc : 1;
            uint32_t swrst_dma : 1;
            uint32_t swrst_uart0 : 1;
            uint32_t swrst_i2c0 : 1;
            uint32_t swrst_i2c1 : 1;
            uint32_t swrst_ipc : 1;
            uint32_t swrst_dma2d : 1;
            uint32_t reserved_7 : 1;
            uint32_t swrst_spi : 1;
            uint32_t swrst_timer : 1;
            uint32_t swrst_i2s0 : 1;
            uint32_t swrst_i2s1 : 1;
            uint32_t swrst_pdm0 : 1;
            uint32_t swrst_pdm1 : 1;
            uint32_t swrst_uart1 : 1;
            uint32_t swrst_pUHS : 1;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } sw_reset_mm_peri;


    union {
        struct {
            uint32_t swrst_isp_misc : 1;
            uint32_t swrst_isp_main : 1;
            uint32_t swrst_isp_tsrc : 1;
            uint32_t swrst_dp_tsrc : 1;
            uint32_t swrst_nr3d_ctrl : 1;
            uint32_t swrst_dvp2busA : 1;
            uint32_t swrst_dvp2busB : 1;
            uint32_t swrst_dvp2busC : 1;
            uint32_t swrst_dvp2busD : 1;
            uint32_t swrst_mipi : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t swrst_isp_reg : 1;
            uint32_t swrst_dvp2busE : 1;
            uint32_t swrst_dvp2busF : 1;
            uint32_t swrst_dvp2busG : 1;
            uint32_t swrst_dvp2busH : 1;
            uint32_t reserved_21_31 : 11;
        } BF;
        uint32_t WORD;
    } sw_reset_isp_sub;


    union {
        struct {
            uint32_t swrst_codec_misc : 1;
            uint32_t swrst_mjpeg : 1;
            uint32_t swrst_h264 : 1;
            uint32_t swrst_mjpeg_dec : 1;
            uint32_t swrst_cnn : 1;
            uint32_t reserved_5_15 : 11;
            uint32_t swrst_vram : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } sw_reset_codec_sub;


    union {
        struct {
            uint32_t rg_is_rst_n : 1;
            uint32_t reserved_1_31 : 31;
        } BF;
        uint32_t WORD;
    } image_sensor_ctrl;


    uint8_t RESERVED0x54[12];


    union {
        struct {
            uint32_t tzc_mm_swrst_lock : 1;
            uint32_t tzc_mm_sys_reset_lock : 1;
            uint32_t tzc_mm_pwron_rst_lock : 1;
            uint32_t tzc_mm_cpu0_reset_lock : 1;
            uint32_t tzc_mm_clk_lock : 1;
            uint32_t reserved_5_31 : 27;
        } BF;
        uint32_t WORD;
    } tz_mm_clkrst;
};

typedef volatile struct mm_glb_reg mm_glb_reg_t;
# 7 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/pds_reg.h" 1
# 823 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/pds_reg.h"
struct pds_reg {

    union {
        struct {
            uint32_t pds_start_ps : 1;
            uint32_t cr_sleep_forever : 1;
            uint32_t cr_xtal_force_off : 1;
            uint32_t cr_pds_wifi_save_state : 1;
            uint32_t cr_pds_pd_ldo11 : 1;
            uint32_t cr_pds_pd_bg_sys : 1;
            uint32_t cr_pds_ctrl_gpio_ie_pu_pd : 1;
            uint32_t cr_pds_pd_dcdc18 : 1;
            uint32_t cr_pds_gate_clk : 1;
            uint32_t cr_pds_mem_stby : 1;
            uint32_t cr_pds_glb_reg_reset_protect : 1;
            uint32_t cr_pds_iso_en : 1;
            uint32_t cr_pds_wait_xtal_rdy : 1;
            uint32_t cr_pds_pwr_off : 1;
            uint32_t cr_pds_pd_xtal : 1;
            uint32_t cr_pds_ctrl_soc_enb : 1;
            uint32_t cr_pds_rst_soc : 1;
            uint32_t cr_pds_rc32m_off_dis : 1;
            uint32_t cr_pds_ldo11_vsel_en : 1;
            uint32_t cr_pds_ctrl_usbpll_pd : 1;
            uint32_t cr_pds_ctrl_aupll_pd : 1;
            uint32_t reserved_21 : 1;
            uint32_t cr_pds_ctrl_wifipll_pd : 1;
            uint32_t cr_pds_ldo11_vol : 5;
            uint32_t cr_pds_ctrl_rf : 2;
            uint32_t cr_pds_start_use_tbtt_sleep : 1;
            uint32_t cr_pds_gpio_iso_mode : 1;
        } BF;
        uint32_t WORD;
    } PDS_CTL;


    union {
        struct {
            uint32_t cr_sleep_duration : 32;
        } BF;
        uint32_t WORD;
    } PDS_TIME1;


    uint8_t RESERVED0x8[4];


    union {
        struct {
            uint32_t ro_pds_wake_int : 1;
            uint32_t ro_pds_rf_done_int : 1;
            uint32_t ro_pds_wifi_tbtt_sleep_irq : 1;
            uint32_t ro_pds_wifi_tbtt_wakeup_irq : 1;
            uint32_t cr_pds_wake_int_mask : 1;
            uint32_t cr_pds_rf_done_int_mask : 1;
            uint32_t cr_pds_wifi_tbtt_sleep_irq_mask : 1;
            uint32_t cr_pds_wifi_tbtt_wakeup_irq_mask : 1;
            uint32_t cr_pds_int_clr : 1;
            uint32_t reserved_9 : 1;
            uint32_t cr_pds_wakeup_src_en : 10;
            uint32_t reserved_20 : 1;
            uint32_t ro_pds_wakeup_event : 10;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } PDS_INT;


    union {
        struct {
            uint32_t cr_pds_force_np_pwr_off : 1;
            uint32_t reserved_1 : 1;
            uint32_t cr_pds_force_wb_pwr_off : 1;
            uint32_t cr_pds_force_usb_pwr_off : 1;
            uint32_t cr_pds_force_np_iso_en : 1;
            uint32_t reserved_5 : 1;
            uint32_t cr_pds_force_wb_iso_en : 1;
            uint32_t cr_pds_force_usb_iso_en : 1;
            uint32_t cr_pds_force_np_pds_rst : 1;
            uint32_t reserved_9 : 1;
            uint32_t cr_pds_force_wb_pds_rst : 1;
            uint32_t cr_pds_force_usb_pds_rst : 1;
            uint32_t cr_pds_force_np_mem_stby : 1;
            uint32_t reserved_13 : 1;
            uint32_t cr_pds_force_wb_mem_stby : 1;
            uint32_t cr_pds_force_usb_mem_stby : 1;
            uint32_t cr_pds_force_np_gate_clk : 1;
            uint32_t reserved_17 : 1;
            uint32_t cr_pds_force_wb_gate_clk : 1;
            uint32_t cr_pds_force_usb_gate_clk : 1;
            uint32_t reserved_20_31 : 12;
        } BF;
        uint32_t WORD;
    } PDS_CTL2;


    union {
        struct {
            uint32_t reserved_0 : 1;
            uint32_t cr_pds_force_misc_pwr_off : 1;
            uint32_t reserved_2_3 : 2;
            uint32_t cr_pds_force_misc_iso_en : 1;
            uint32_t reserved_5_6 : 2;
            uint32_t cr_pds_force_misc_pds_rst : 1;
            uint32_t reserved_8_9 : 2;
            uint32_t cr_pds_force_misc_mem_stby : 1;
            uint32_t reserved_11_12 : 2;
            uint32_t cr_pds_force_misc_gate_clk : 1;
            uint32_t reserved_14_23 : 10;
            uint32_t cr_pds_np_iso_en : 1;
            uint32_t reserved_25_26 : 2;
            uint32_t cr_pds_wb_iso_en : 1;
            uint32_t reserved_28 : 1;
            uint32_t cr_pds_usb_iso_en : 1;
            uint32_t cr_pds_misc_iso_en : 1;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } PDS_CTL3;


    union {
        struct {
            uint32_t cr_pds_np_pwr_off : 1;
            uint32_t cr_pds_np_reset : 1;
            uint32_t cr_pds_np_mem_stby : 1;
            uint32_t cr_pds_np_gate_clk : 1;
            uint32_t reserved_4_11 : 8;
            uint32_t cr_pds_wb_pwr_off : 1;
            uint32_t cr_pds_wb_reset : 1;
            uint32_t cr_pds_wb_mem_stby : 1;
            uint32_t cr_pds_wb_gate_clk : 1;
            uint32_t reserved_16_19 : 4;
            uint32_t cr_pds_usb_pwr_off : 1;
            uint32_t cr_pds_usb_reset : 1;
            uint32_t cr_pds_usb_mem_stby : 1;
            uint32_t cr_pds_usb_gate_clk : 1;
            uint32_t cr_pds_misc_pwr_off : 1;
            uint32_t cr_pds_misc_reset : 1;
            uint32_t cr_pds_misc_mem_stby : 1;
            uint32_t cr_pds_misc_gate_clk : 1;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } PDS_CTL4;


    union {
        struct {
            uint32_t ro_pds_state : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t ro_pds_rf_state : 5;
            uint32_t reserved_13_23 : 11;
            uint32_t pds_reset_event : 3;
            uint32_t reserved_27_30 : 4;
            uint32_t pds_clr_reset_event : 1;
        } BF;
        uint32_t WORD;
    } pds_stat;


    union {
        struct {
            uint32_t reserved_0_7 : 8;
            uint32_t cr_pds_ram_clk_cnt : 6;
            uint32_t reserved_14_15 : 2;
            uint32_t cr_pds_ram_clk2_cnt : 6;
            uint32_t reserved_22_23 : 2;
            uint32_t cr_pds_ctrl_np_ram_clk : 1;
            uint32_t reserved_25 : 1;
            uint32_t cr_pds_ctrl_wb_ram_clk : 1;
            uint32_t cr_pds_ctrl_usb_ram_clk : 1;
            uint32_t cr_pds_ctrl_misc_ram_clk : 1;
            uint32_t reserved_29 : 1;
            uint32_t cr_pds_ctrl_ram_clk2 : 1;
            uint32_t cr_pds_ctrl_ram_clk : 1;
        } BF;
        uint32_t WORD;
    } pds_ram1;


    union {
        struct {
            uint32_t cr_np_wfi_mask : 1;
            uint32_t cr_pds_pad_od_en : 1;
            uint32_t reserved_2_7 : 6;
            uint32_t cr_pds_ctrl_usb33 : 1;
            uint32_t cr_pds_pd_ldo18io : 1;
            uint32_t reserved_10_15 : 6;
            uint32_t cr_pds_gpio_keep_en : 3;
            uint32_t reserved_19_31 : 13;
        } BF;
        uint32_t WORD;
    } PDS_CTL5;


    union {
        struct {
            uint32_t cr_wram_slp : 10;
            uint32_t cr_wram_ret : 10;
            uint32_t reserved_20_31 : 12;
        } BF;
        uint32_t WORD;
    } PDS_RAM2;


    uint8_t RESERVED0x2c[4];


    union {
        struct {
            uint32_t cr_pds_gpio_ie_set : 2;
            uint32_t reserved_2 : 1;
            uint32_t cr_pds_gpio_pd_set : 2;
            uint32_t reserved_5 : 1;
            uint32_t cr_pds_gpio_pu_set : 2;
            uint32_t reserved_8_31 : 24;
        } BF;
        uint32_t WORD;
    } pds_gpio_i_set;


    union {
        struct {
            uint32_t cr_pds_gpio_set_int_mask : 31;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } pds_gpio_pd_set;


    uint8_t RESERVED0x38[8];


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t pds_gpio_set1_int_clr : 1;
            uint32_t reserved_3 : 1;
            uint32_t pds_gpio_set1_int_mode : 4;
            uint32_t reserved_8_9 : 2;
            uint32_t pds_gpio_set2_int_clr : 1;
            uint32_t reserved_11 : 1;
            uint32_t pds_gpio_set2_int_mode : 4;
            uint32_t reserved_16_17 : 2;
            uint32_t pds_gpio_set3_int_clr : 1;
            uint32_t reserved_19 : 1;
            uint32_t pds_gpio_set3_int_mode : 4;
            uint32_t reserved_24_25 : 2;
            uint32_t pds_gpio_set4_int_clr : 1;
            uint32_t reserved_27 : 1;
            uint32_t pds_gpio_set4_int_mode : 4;
        } BF;
        uint32_t WORD;
    } pds_gpio_int;


    union {
        struct {
            uint32_t pds_gpio_int_stat : 31;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } pds_gpio_stat;


    union {
        struct {
            uint32_t cr_ocram_ret : 20;
            uint32_t reserved_20_31 : 12;
        } BF;
        uint32_t WORD;
    } PDS_RAM3;


    union {
        struct {
            uint32_t cr_ocram_slp : 20;
            uint32_t reserved_20_31 : 12;
        } BF;
        uint32_t WORD;
    } PDS_RAM4;


    uint8_t RESERVED0x50[196];


    union {
        struct {
            uint32_t reserved_0_3 : 4;
            uint32_t reg_pll_sel : 2;
            uint32_t reserved_6_7 : 2;
            uint32_t reg_mcu1_clk_en : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } cpu_core_cfg1;


    uint8_t RESERVED0x118[48];


    union {
        struct {
            uint32_t e906_rst_addr : 32;
        } BF;
        uint32_t WORD;
    } cpu_core_cfg14;


    uint8_t RESERVED0x14c[436];


    union {
        struct {
            uint32_t rc32m_cal_done : 1;
            uint32_t rc32m_rdy : 1;
            uint32_t rc32m_cal_inprogress : 1;
            uint32_t rc32m_cal_div : 2;
            uint32_t rc32m_cal_precharge : 1;
            uint32_t rc32m_dig_code_fr_cal : 8;
            uint32_t reserved_14_16 : 3;
            uint32_t rc32m_allow_cal : 1;
            uint32_t rc32m_refclk_half : 1;
            uint32_t rc32m_ext_code_en : 1;
            uint32_t rc32m_cal_en : 1;
            uint32_t rc32m_pd : 1;
            uint32_t rc32m_code_fr_ext : 8;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } rc32m_ctrl0;


    union {
        struct {
            uint32_t rc32m_test_en : 1;
            uint32_t rc32m_soft_rst : 1;
            uint32_t rc32m_clk_soft_rst : 1;
            uint32_t rc32m_clk_inv : 1;
            uint32_t rc32m_clk_force_on : 1;
            uint32_t reserved_5_23 : 19;
            uint32_t rc32m_reserved : 8;
        } BF;
        uint32_t WORD;
    } rc32m_ctrl1;


    union {
        struct {
            uint32_t reserved_0_21 : 22;
            uint32_t rc32m_code_fr_ext2 : 8;
            uint32_t reserved_30 : 1;
            uint32_t rc32m_ext_code_sel : 1;
        } BF;
        uint32_t WORD;
    } rc32m_ctrl2;


    uint8_t RESERVED0x30c[244];


    union {
        struct {
            uint32_t reserved_0_8 : 9;
            uint32_t cr_pds_pu_clkpll_sfreg : 1;
            uint32_t cr_pds_pu_clkpll : 1;
            uint32_t reserved_11_31 : 21;
        } BF;
        uint32_t WORD;
    } pu_rst_clkpll;


    uint8_t RESERVED0x404[252];


    union {
        struct {
            uint32_t reg_usb_sw_rst_n : 1;
            uint32_t reg_usb_ext_susp_n : 1;
            uint32_t reg_usb_wakeup : 1;
            uint32_t reg_usb_l1_wakeup : 1;
            uint32_t reg_usb_drvbus_pol : 1;
            uint32_t reg_usb_iddig : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } usb_ctl;


    union {
        struct {
            uint32_t reg_usb_phy_ponrst : 1;
            uint32_t reg_usb_phy_oscouten : 1;
            uint32_t reg_usb_phy_xtlsel : 2;
            uint32_t reg_usb_phy_outclksel : 1;
            uint32_t reg_usb_phy_pllaliv : 1;
            uint32_t reg_pu_usb20_psw : 1;
            uint32_t reserved_7_31 : 25;
        } BF;
        uint32_t WORD;
    } usb_phy_ctrl;
};

typedef volatile struct pds_reg pds_reg_t;
# 8 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_gpio.h" 1
# 98 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_gpio.h"
typedef struct
{
    uint8_t gpioPin;
    uint8_t gpioFun;
    uint8_t gpioMode;
    uint8_t pullType;
    uint8_t drive;
    uint8_t smtCtrl;
    uint8_t outputMode;
} GLB_GPIO_Cfg_Type;

typedef uint8_t GLB_GPIO_Type;
# 9 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/hbn_reg.h" 1
# 600 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/hbn_reg.h"
struct hbn_reg {

    union {
        struct {
            uint32_t rtc_ctl : 4;
            uint32_t rtc_dly_option : 1;
            uint32_t reserved_5_6 : 2;
            uint32_t hbn_mode : 1;
            uint32_t trap_mode : 1;
            uint32_t pwrdn_hbn_core : 1;
            uint32_t reserved_10 : 1;
            uint32_t pwrdn_hbn_rtc : 1;
            uint32_t sw_rst : 1;
            uint32_t hbn_dis_pwr_off_ldo11 : 1;
            uint32_t hbn_dis_pwr_off_ldo11_rt : 1;
            uint32_t hbn_ldo11_rt_vout_sel : 4;
            uint32_t hbn_ldo11_aon_vout_sel : 4;
            uint32_t reserved_23 : 1;
            uint32_t pu_dcdc18_aon : 1;
            uint32_t pwr_on_option : 1;
            uint32_t sram_slp_option : 1;
            uint32_t sram_slp : 1;
            uint32_t hbn_state : 4;
        } BF;
        uint32_t WORD;
    } HBN_CTL;


    union {
        struct {
            uint32_t hbn_time_l : 32;
        } BF;
        uint32_t WORD;
    } HBN_TIME_L;


    union {
        struct {
            uint32_t hbn_time_h : 8;
            uint32_t reserved_8_31 : 24;
        } BF;
        uint32_t WORD;
    } HBN_TIME_H;


    union {
        struct {
            uint32_t rtc_time_latch_l : 32;
        } BF;
        uint32_t WORD;
    } RTC_TIME_L;


    union {
        struct {
            uint32_t rtc_time_latch_h : 8;
            uint32_t reserved_8_30 : 23;
            uint32_t rtc_time_latch : 1;
        } BF;
        uint32_t WORD;
    } RTC_TIME_H;


    union {
        struct {
            uint32_t hbn_pin_wakeup_mode : 4;
            uint32_t hbn_pin_wakeup_mask : 4;
            uint32_t reserved_8_15 : 8;
            uint32_t reg_en_hw_pu_pd : 1;
            uint32_t reserved_17 : 1;
            uint32_t irq_bor_en : 1;
            uint32_t reserved_19 : 1;
            uint32_t irq_acomp0_en : 2;
            uint32_t irq_acomp1_en : 2;
            uint32_t pin_wakeup_sel : 3;
            uint32_t pin_wakeup_en : 1;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } HBN_IRQ_MODE;


    union {
        struct {
            uint32_t irq_stat : 32;
        } BF;
        uint32_t WORD;
    } HBN_IRQ_STAT;


    union {
        struct {
            uint32_t irq_clr : 32;
        } BF;
        uint32_t WORD;
    } HBN_IRQ_CLR;


    union {
        struct {
            uint32_t pir_hpf_sel : 2;
            uint32_t pir_lpf_sel : 1;
            uint32_t reserved_3 : 1;
            uint32_t pir_dis : 2;
            uint32_t reserved_6 : 1;
            uint32_t pir_en : 1;
            uint32_t gpadc_cs : 1;
            uint32_t reserved_9_31 : 23;
        } BF;
        uint32_t WORD;
    } HBN_PIR_CFG;


    union {
        struct {
            uint32_t pir_vth : 14;
            uint32_t reserved_14_31 : 18;
        } BF;
        uint32_t WORD;
    } HBN_PIR_VTH;


    union {
        struct {
            uint32_t pir_interval : 12;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } HBN_PIR_INTERVAL;


    union {
        struct {
            uint32_t bod_sel : 1;
            uint32_t bod_vth : 3;
            uint32_t pu_bod : 1;
            uint32_t r_bod_out : 1;
            uint32_t reserved_6_31 : 26;
        } BF;
        uint32_t WORD;
    } HBN_BOR_CFG;


    union {
        struct {
            uint32_t hbn_root_clk_sel : 2;
            uint32_t hbn_uart_clk_sel : 1;
            uint32_t hbn_f32k_sel : 2;
            uint32_t hbn_pu_rc32k : 1;
            uint32_t reserved_6 : 1;
            uint32_t hbn_reset_event : 5;
            uint32_t reserved_12_14 : 3;
            uint32_t hbn_uart_clk_sel2 : 1;
            uint32_t sw_ldo11soc_vout_sel_aon : 4;
            uint32_t reserved_20_23 : 4;
            uint32_t sw_ldo11_rt_vout_sel : 4;
            uint32_t sw_ldo11_aon_vout_sel : 4;
        } BF;
        uint32_t WORD;
    } HBN_GLB;


    union {
        struct {
            uint32_t reserved_0_5 : 6;
            uint32_t retram_ret : 1;
            uint32_t retram_slp : 1;
            uint32_t reserved_8_31 : 24;
        } BF;
        uint32_t WORD;
    } HBN_SRAM;


    union {
        struct {
            uint32_t reg_aon_pad_ie_smt : 4;
            uint32_t reserved_4_9 : 6;
            uint32_t reg_aon_led_sel : 9;
            uint32_t reserved_19 : 1;
            uint32_t reg_en_aon_ctrl_gpio : 4;
            uint32_t reserved_24_27 : 4;
            uint32_t cr_gpio_keep_en : 3;
            uint32_t reg_aon_gpio_iso_mode : 1;
        } BF;
        uint32_t WORD;
    } HBN_PAD_CTRL_0;


    union {
        struct {
            uint32_t reg_aon_pad_oe : 4;
            uint32_t reserved_4_9 : 6;
            uint32_t reg_aon_pad_pd : 4;
            uint32_t reserved_14_19 : 6;
            uint32_t reg_aon_pad_pu : 4;
            uint32_t reserved_24_31 : 8;
        } BF;
        uint32_t WORD;
    } HBN_PAD_CTRL_1;


    union {
        struct {
            uint32_t ldo33_bm_aon : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t ldo33_cc_aon : 3;
            uint32_t ldo33_ocp_en_aon : 1;
            uint32_t ldo33_ocp_th_aon : 3;
            uint32_t reserved_11 : 1;
            uint32_t ldo33_sstart_delay_aon : 3;
            uint32_t ldo33_sstart_en_aon : 1;
            uint32_t ldo33_vout_sel_aon : 4;
            uint32_t ldo33_vout_trim_aon : 4;
            uint32_t ldo33_otp_en_aon : 1;
            uint32_t ldo33_otp_out_aon : 1;
            uint32_t ldo33_ocp_out_aon : 1;
            uint32_t ten_ldo33_aon : 1;
            uint32_t ldo33_otp_th_aon : 3;
            uint32_t ldo33_otp_sd_aon : 1;
        } BF;
        uint32_t WORD;
    } vbat_ldo;


    uint8_t RESERVED0x44[188];


    union {
        struct {
            uint32_t HBN_RSV0 : 32;
        } BF;
        uint32_t WORD;
    } HBN_RSV0;


    union {
        struct {
            uint32_t HBN_RSV1 : 32;
        } BF;
        uint32_t WORD;
    } HBN_RSV1;


    union {
        struct {
            uint32_t HBN_RSV2 : 32;
        } BF;
        uint32_t WORD;
    } HBN_RSV2;


    union {
        struct {
            uint32_t HBN_RSV3 : 32;
        } BF;
        uint32_t WORD;
    } HBN_RSV3;


    uint8_t RESERVED0x110[240];


    union {
        struct {
            uint32_t rc32k_cal_done : 1;
            uint32_t rc32k_rdy : 1;
            uint32_t rc32k_cal_inprogress : 1;
            uint32_t rc32k_cal_div : 2;
            uint32_t rc32k_cal_precharge : 1;
            uint32_t rc32k_dig_code_fr_cal : 10;
            uint32_t rc32k_vref_dly : 2;
            uint32_t rc32k_allow_cal : 1;
            uint32_t rc32k_ext_code_en : 1;
            uint32_t rc32k_cal_en : 1;
            uint32_t pu_rc32k : 1;
            uint32_t rc32k_code_fr_ext : 10;
        } BF;
        uint32_t WORD;
    } rc32k_ctrl0;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t xtal32k_ext_sel : 1;
            uint32_t xtal32k_amp_ctrl : 2;
            uint32_t xtal32k_reg : 2;
            uint32_t xtal32k_outbuf_stre : 1;
            uint32_t xtal32k_otf_short : 1;
            uint32_t xtal32k_inv_stre : 2;
            uint32_t xtal32k_capbank : 6;
            uint32_t xtal32k_ac_cap_short : 1;
            uint32_t pu_xtal32k_buf : 1;
            uint32_t pu_xtal32k : 1;
            uint32_t xtal32k_lowv_en : 1;
            uint32_t xtal32k_hiz_en : 1;
            uint32_t dten_xtal32k : 1;
            uint32_t ten_xtal32k : 1;
            uint32_t reserved_24_31 : 8;
        } BF;
        uint32_t WORD;
    } xtal32k;
};

typedef volatile struct hbn_reg hbn_reg_t;
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_aon.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/aon_reg.h" 1
# 1215 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/aon_reg.h"
struct aon_reg {

    uint8_t RESERVED0x0[2048];


    union {
        struct {
            uint32_t aon_resv : 8;
            uint32_t reserved_8_11 : 4;
            uint32_t pu_aon_dc_tbuf : 1;
            uint32_t reserved_13_19 : 7;
            uint32_t ldo11_rt_pulldown : 1;
            uint32_t ldo11_rt_pulldown_sel : 1;
            uint32_t sw_pu_ldo11_rt : 1;
            uint32_t reserved_23_31 : 9;
        } BF;
        uint32_t WORD;
    } aon;


    union {
        struct {
            uint32_t tmux_aon : 3;
            uint32_t reserved_3 : 1;
            uint32_t ten_aon : 1;
            uint32_t reserved_5_7 : 3;
            uint32_t ten_vddcore_aon : 1;
            uint32_t ten_ldo11soc_aon : 1;
            uint32_t ten_dcdc_0_aon : 1;
            uint32_t ten_dcdc_1_aon : 1;
            uint32_t ten_bg_sys_aon : 1;
            uint32_t reserved_13_15 : 3;
            uint32_t ten_ldo15rf_aon : 1;
            uint32_t ten_xtal_aon : 1;
            uint32_t dten_xtal_aon : 1;
            uint32_t ten_mbg_aon : 1;
            uint32_t ten_cip_misc_aon : 1;
            uint32_t reserved_21_31 : 11;
        } BF;
        uint32_t WORD;
    } aon_common;


    union {
        struct {
            uint32_t sw_soc_en_aon : 1;
            uint32_t sw_wb_en_aon : 1;
            uint32_t reserved_2_31 : 30;
        } BF;
        uint32_t WORD;
    } aon_misc;


    uint8_t RESERVED0x80c[4];


    union {
        struct {
            uint32_t pu_bg_sys_aon : 1;
            uint32_t istart_ctrl_aon : 1;
            uint32_t reserved_2_7 : 6;
            uint32_t pmip_resv_aon : 8;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } bg_sys_top;


    union {
        struct {
            uint32_t dcdc_vout_sel_aon : 5;
            uint32_t reserved_5_7 : 3;
            uint32_t dcdc_vpfm_aon : 4;
            uint32_t dcdc_osc_2m_mode_aon : 1;
            uint32_t reserved_13_15 : 3;
            uint32_t dcdc_osc_freq_trim_aon : 4;
            uint32_t dcdc_slope_curr_sel_aon : 5;
            uint32_t dcdc_en_stop_osc_aon : 1;
            uint32_t dcdc_en_slow_osc_aon : 1;
            uint32_t dcdc_en_osc_inhibit_t2_aon : 1;
            uint32_t dcdc_sstart_time_aon : 2;
            uint32_t dcdc_dis_aon : 1;
            uint32_t dcdc_rdy_aon : 1;
        } BF;
        uint32_t WORD;
    } dcdc_top_0;


    union {
        struct {
            uint32_t dcdc_force_en_cs_zvs_aon : 1;
            uint32_t dcdc_cs_delay_aon : 3;
            uint32_t dcdc_zvs_td_opt_aon : 3;
            uint32_t reserved_7 : 1;
            uint32_t dcdc_nonoverlap_td_aon : 5;
            uint32_t reserved_13_15 : 3;
            uint32_t dcdc_rc_sel_aon : 4;
            uint32_t dcdc_chf_sel_aon : 4;
            uint32_t dcdc_cfb_sel_aon : 4;
            uint32_t dcdc_en_antiring_aon : 1;
            uint32_t dcdc_pulldown_aon : 1;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } dcdc_top_1;


    union {
        struct {
            uint32_t ldo11soc_vout_trim_aon : 4;
            uint32_t pu_ldo11soc_aon : 1;
            uint32_t ldo11soc_sstart_en_aon : 1;
            uint32_t reserved_6_7 : 2;
            uint32_t ldo11soc_sstart_delay_aon : 2;
            uint32_t ldo11soc_pulldown_aon : 1;
            uint32_t ldo11soc_pulldown_sel_aon : 1;
            uint32_t ldo11soc_vth_sel_aon : 2;
            uint32_t reserved_14_23 : 10;
            uint32_t ldo11soc_cc_aon : 2;
            uint32_t reserved_26_27 : 2;
            uint32_t ldo11soc_rdy_aon : 1;
            uint32_t ldo11soc_power_good_aon : 1;
            uint32_t reserved_30 : 1;
            uint32_t pmip_dc_tp_out_en_aon : 1;
        } BF;
        uint32_t WORD;
    } ldo11soc_and_dctest;


    union {
        struct {
            uint32_t pu_ir_psw_aon : 1;
            uint32_t reserved_1_31 : 31;
        } BF;
        uint32_t WORD;
    } psw_irrcv;


    union {
        struct {
            uint32_t dcdc_vout_trim_aon : 4;
            uint32_t dcdc_osc_ss_rstn_aon : 1;
            uint32_t dcdc_osc_ss_en_aon : 1;
            uint32_t reserved_6_7 : 2;
            uint32_t dcdc_osc_ss_period_aon : 2;
            uint32_t dcdc_osc_ss_fdev_aon : 2;
            uint32_t dcdc_comp_gm_sel_aon : 3;
            uint32_t reserved_15 : 1;
            uint32_t dcdc_isense_trim_aon : 3;
            uint32_t reserved_19 : 1;
            uint32_t dcdc_vc_clamp_vth_aon : 3;
            uint32_t reserved_23 : 1;
            uint32_t dcdc_ocp_vth_aon : 3;
            uint32_t dcdc_ocp_rst_aon : 1;
            uint32_t dcdc_ocp_out_aon : 1;
            uint32_t dcdc_drv_sr_aon : 2;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } dcdc_top_2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        } BF;
        uint32_t WORD;
    } vddcore_psw;


    union {
        struct {
            uint32_t pu_psw_irrcv_aon : 1;
            uint32_t reserved_1_18 : 18;
            uint32_t usb20_rref_ext_en_aon : 1;
            uint32_t en_por33_aon : 1;
            uint32_t usb20_rref_hiz_aon : 1;
            uint32_t reserved_22_23 : 2;
            uint32_t usb20_rcal_code_aon : 6;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } psw_misc;


    uint8_t RESERVED0x830[80];


    union {
        struct {
            uint32_t pu_mbg_aon : 1;
            uint32_t pu_ldo15rf_aon : 1;
            uint32_t pu_sfreg_aon : 1;
            uint32_t reserved_3 : 1;
            uint32_t pu_xtal_buf_aon : 1;
            uint32_t pu_xtal_aon : 1;
            uint32_t reserved_6_7 : 2;
            uint32_t ldo15rf_sstart_sel_aon : 1;
            uint32_t ldo15rf_sstart_delay_aon : 2;
            uint32_t reserved_11 : 1;
            uint32_t ldo15rf_pulldown_aon : 1;
            uint32_t ldo15rf_pulldown_sel_aon : 1;
            uint32_t reserved_14_15 : 2;
            uint32_t ldo15rf_vout_sel_aon : 3;
            uint32_t reserved_19_23 : 5;
            uint32_t ldo15rf_cc_aon : 2;
            uint32_t reserved_26 : 1;
            uint32_t ldo15rf_bypass_aon : 1;
            uint32_t ldo15rf_vout_trim_aon : 4;
        } BF;
        uint32_t WORD;
    } rf_top_aon;


    union {
        struct {
            uint32_t xtal_bk_aon : 2;
            uint32_t xtal_capcode_extra_aon : 1;
            uint32_t xtal_ext_sel_aon : 1;
            uint32_t xtal_buf_en_aon : 2;
            uint32_t xtal_acbuf_en_aon : 1;
            uint32_t xtal_acbuf_mode_aon : 1;
            uint32_t xtal_buf_hp_aon : 2;
            uint32_t reserved_10 : 1;
            uint32_t xtal_socbuf_en_aon : 1;
            uint32_t xtal_fast_startup_aon : 1;
            uint32_t xtal_sleep_aon : 1;
            uint32_t xtal_amp_ctrl_aon : 2;
            uint32_t xtal_capcode_out_aon : 6;
            uint32_t xtal_capcode_in_aon : 6;
            uint32_t xtal_gm_boost_aon : 2;
            uint32_t xtal_rdy_sel_aon : 2;
        } BF;
        uint32_t WORD;
    } xtal_cfg;


    union {
        struct {
            uint32_t tsen_refcode_corner : 12;
            uint32_t reserved_12_15 : 4;
            uint32_t tsen_refcode_rfcal : 12;
            uint32_t xtal_rdy : 1;
            uint32_t xtal_inn_cfg_en_aon : 1;
            uint32_t xtal_rdy_int_sel_aon : 2;
        } BF;
        uint32_t WORD;
    } tsen;


    uint8_t RESERVED0x88c[116];


    union {
        struct {
            uint32_t acomp0_en : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t acomp0_hyst_seln : 3;
            uint32_t acomp0_hyst_selp : 3;
            uint32_t acomp0_bias_prog : 2;
            uint32_t acomp0_level_sel : 6;
            uint32_t acomp0_neg_sel : 4;
            uint32_t acomp0_pos_sel : 4;
            uint32_t acomp0_muxen : 1;
            uint32_t reserved_27_31 : 5;
        } BF;
        uint32_t WORD;
    } acomp0_ctrl;


    union {
        struct {
            uint32_t acomp1_en : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t acomp1_hyst_seln : 3;
            uint32_t acomp1_hyst_selp : 3;
            uint32_t acomp1_bias_prog : 2;
            uint32_t acomp1_level_sel : 6;
            uint32_t acomp1_neg_sel : 4;
            uint32_t acomp1_pos_sel : 4;
            uint32_t acomp1_muxen : 1;
            uint32_t reserved_27_31 : 5;
        } BF;
        uint32_t WORD;
    } acomp1_ctrl;


    union {
        struct {
            uint32_t acomp1_rstn_ana : 1;
            uint32_t acomp0_rstn_ana : 1;
            uint32_t reserved_2_7 : 6;
            uint32_t acomp1_test_en : 1;
            uint32_t acomp0_test_en : 1;
            uint32_t acomp1_test_sel : 2;
            uint32_t acomp0_test_sel : 2;
            uint32_t reserved_14_16 : 3;
            uint32_t acomp1_out_raw : 1;
            uint32_t reserved_18 : 1;
            uint32_t acomp0_out_raw : 1;
            uint32_t reserved_20_23 : 4;
            uint32_t acomp_vref_sel : 6;
            uint32_t acomp_reserved : 2;
        } BF;
        uint32_t WORD;
    } acomp_ctrl;


    union {
        struct {
            uint32_t gpadc_global_en : 1;
            uint32_t gpadc_conv_start : 1;
            uint32_t gpadc_soft_rst : 1;
            uint32_t gpadc_neg_sel : 5;
            uint32_t gpadc_pos_sel : 5;
            uint32_t gpadc_neg_gnd : 1;
            uint32_t gpadc_micbias_en : 1;
            uint32_t gpadc_micpga_en : 1;
            uint32_t gpadc_byp_micboost : 1;
            uint32_t gpadc_rcal_en : 1;
            uint32_t gpadc_dwa_en : 1;
            uint32_t gpadc_mic2_diff : 1;
            uint32_t gpadc_mic1_diff : 1;
            uint32_t gpadc_mic_pga2_gain : 2;
            uint32_t gpadc_micboost_32db_en : 1;
            uint32_t reserved_24_26 : 3;
            uint32_t gpadc_chip_sen_pu : 1;
            uint32_t gpadc_sen_sel : 3;
            uint32_t gpadc_sen_test_en : 1;
        } BF;
        uint32_t WORD;
    } gpadc_reg_cmd;


    union {
        struct {
            uint32_t gpadc_cal_os_en : 1;
            uint32_t gpadc_cont_conv_en : 1;
            uint32_t gpadc_res_sel : 3;
            uint32_t reserved_5_7 : 3;
            uint32_t gpadc_vcm_sel_en : 1;
            uint32_t gpadc_vcm_hyst_sel : 1;
            uint32_t gpadc_lowv_det_en : 1;
            uint32_t gpadc_pwm_trg_en : 1;
            uint32_t gpadc_clk_ana_dly : 4;
            uint32_t gpadc_clk_ana_dly_en : 1;
            uint32_t gpadc_clk_ana_inv : 1;
            uint32_t gpadc_clk_div_ratio : 3;
            uint32_t gpadc_scan_length : 4;
            uint32_t gpadc_scan_en : 1;
            uint32_t gpadc_dither_en : 1;
            uint32_t gpadc_v11_sel : 2;
            uint32_t gpadc_v18_sel : 2;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } gpadc_reg_config1;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t gpadc_diff_mode : 1;
            uint32_t gpadc_vref_sel : 1;
            uint32_t gpadc_vbat_en : 1;
            uint32_t gpadc_tsext_sel : 1;
            uint32_t gpadc_ts_en : 1;
            uint32_t gpadc_pga_vcm : 2;
            uint32_t gpadc_pga_os_cal : 4;
            uint32_t gpadc_pga_en : 1;
            uint32_t gpadc_pga_vcmi_en : 1;
            uint32_t gpadc_chop_mode : 2;
            uint32_t gpadc_bias_sel : 1;
            uint32_t gpadc_test_en : 1;
            uint32_t gpadc_test_sel : 3;
            uint32_t gpadc_pga2_gain : 3;
            uint32_t gpadc_pga1_gain : 3;
            uint32_t gpadc_dly_sel : 3;
            uint32_t gpadc_tsvbe_low : 1;
        } BF;
        uint32_t WORD;
    } gpadc_reg_config2;


    union {
        struct {
            uint32_t gpadc_scan_pos_0 : 5;
            uint32_t gpadc_scan_pos_1 : 5;
            uint32_t gpadc_scan_pos_2 : 5;
            uint32_t gpadc_scan_pos_3 : 5;
            uint32_t gpadc_scan_pos_4 : 5;
            uint32_t gpadc_scan_pos_5 : 5;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_pos1;


    union {
        struct {
            uint32_t gpadc_scan_pos_6 : 5;
            uint32_t gpadc_scan_pos_7 : 5;
            uint32_t gpadc_scan_pos_8 : 5;
            uint32_t gpadc_scan_pos_9 : 5;
            uint32_t gpadc_scan_pos_10 : 5;
            uint32_t gpadc_scan_pos_11 : 5;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_pos2;


    union {
        struct {
            uint32_t gpadc_scan_neg_0 : 5;
            uint32_t gpadc_scan_neg_1 : 5;
            uint32_t gpadc_scan_neg_2 : 5;
            uint32_t gpadc_scan_neg_3 : 5;
            uint32_t gpadc_scan_neg_4 : 5;
            uint32_t gpadc_scan_neg_5 : 5;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_neg1;


    union {
        struct {
            uint32_t gpadc_scan_neg_6 : 5;
            uint32_t gpadc_scan_neg_7 : 5;
            uint32_t gpadc_scan_neg_8 : 5;
            uint32_t gpadc_scan_neg_9 : 5;
            uint32_t gpadc_scan_neg_10 : 5;
            uint32_t gpadc_scan_neg_11 : 5;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } gpadc_reg_scn_neg2;


    union {
        struct {
            uint32_t gpadc_data_rdy : 1;
            uint32_t reserved_1_15 : 15;
            uint32_t gpadc_reserved : 16;
        } BF;
        uint32_t WORD;
    } gpadc_reg_status;


    union {
        struct {
            uint32_t gpadc_neg_satur : 1;
            uint32_t gpadc_pos_satur : 1;
            uint32_t reserved_2_3 : 2;
            uint32_t gpadc_neg_satur_clr : 1;
            uint32_t gpadc_pos_satur_clr : 1;
            uint32_t reserved_6_7 : 2;
            uint32_t gpadc_neg_satur_mask : 1;
            uint32_t gpadc_pos_satur_mask : 1;
            uint32_t reserved_10_31 : 22;
        } BF;
        uint32_t WORD;
    } gpadc_reg_isr;


    union {
        struct {
            uint32_t gpadc_data_out : 26;
            uint32_t reserved_26_31 : 6;
        } BF;
        uint32_t WORD;
    } gpadc_reg_result;


    union {
        struct {
            uint32_t gpadc_raw_data : 12;
            uint32_t reserved_12_31 : 20;
        } BF;
        uint32_t WORD;
    } gpadc_reg_raw_result;


    union {
        struct {
            uint32_t gpadc_os_cal_data : 16;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } gpadc_reg_define;


    union {
        struct {
            uint32_t hbncore_resv0_data : 32;
        } BF;
        uint32_t WORD;
    } hbncore_resv0;


    union {
        struct {
            uint32_t hbncore_resv1_data : 32;
        } BF;
        uint32_t WORD;
    } hbncore_resv1;
};

typedef volatile struct aon_reg aon_reg_t;
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_aon.h" 2



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_ef_ctrl.h" 1
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/qcc743.h" 1
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h" 2
# 77 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h"
typedef enum {
    SUCCESS = 0,
    ERROR = 1,
    TIMEOUT = 2,
    INVALID = 3,
    NORESC = 4
} QCC74x_Err_Type;




typedef enum {
    DISABLE = 0,
    ENABLE = 1,
} QCC74x_Fun_Type;




typedef enum {
    RESET = 0,
    SET = 1,
} QCC74x_Sts_Type;




typedef enum {
    UNMASK = 0,
    MASK = 1
} QCC74x_Mask_Type;




typedef enum {
    LOGIC_LO = 0,
    LOGIC_HI = !LOGIC_LO
} LogicalStatus;




typedef enum {
    DEACTIVE = 0,
    ACTIVE = !DEACTIVE
} ActiveStatus;




typedef void(intCallback_Type)(void);
typedef void (*pFunc)(void);
# 174 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_common.h"
void ASM_Delay_Us(uint32_t core, uint32_t cnt, uint32_t loopT);
void arch_delay_us(uint32_t cnt);
void arch_delay_ms(uint32_t cnt);

void *arch_memcpy(void *dst, const void *src, uint32_t n);
uint32_t *arch_memcpy4(uint32_t *dst, const uint32_t *src, uint32_t n);
void *arch_memcpy_fast(void *pdst, const void *psrc, uint32_t n);
void *arch_memset(void *s, uint8_t c, uint32_t n);
uint32_t *arch_memset4(uint32_t *dst, const uint32_t val, uint32_t n);
int arch_memcmp(const void *s1, const void *s2, uint32_t n);

void C906_All_Int_Enable(void);
void C906_All_Int_Disable(void);
# 6 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h" 2
# 40 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_ef_cfg.h"
void qcc74x_efuse_read_secure_boot(uint8_t *sign, uint8_t *aes);

int qcc74x_efuse_enable_aes(uint8_t aes_type, uint8_t xts_mode);

int qcc74x_efuse_rw_lock_aes_key(uint8_t key_index, uint8_t rd_lock, uint8_t wr_lock);

int qcc74x_efuse_rw_lock_dbg_key(uint8_t rd_lock, uint8_t wr_lock);

int qcc74x_efuse_write_lock_pk_hash(uint32_t pkhash_len);

int qcc74x_efuse_write_lock_usb_pid_vid(void);
# 9 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_aon.h" 2
# 45 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_aon.h"
QCC74x_Err_Type AON_Power_On_MBG(void);
QCC74x_Err_Type AON_Power_Off_MBG(void);

QCC74x_Err_Type AON_Power_On_XTAL(void);
QCC74x_Err_Type AON_Set_Xtal_CapCode(uint8_t capIn, uint8_t capOut);
uint8_t AON_Get_Xtal_CapCode(void);
QCC74x_Err_Type AON_Power_Off_XTAL(void);

QCC74x_Err_Type AON_Power_On_BG(void);
QCC74x_Err_Type AON_Power_Off_BG(void);

QCC74x_Err_Type AON_Power_On_LDO15_RF(void);
QCC74x_Err_Type AON_Power_Off_LDO15_RF(void);
QCC74x_Err_Type AON_Output_Float_LDO15_RF(void);
QCC74x_Err_Type AON_Output_Pulldown_LDO15_RF(void);

QCC74x_Err_Type AON_Power_On_SFReg(void);
QCC74x_Err_Type AON_Power_Off_SFReg(void);

QCC74x_Err_Type AON_Power_On_MicBias(void);
QCC74x_Err_Type AON_Power_Off_MicBias(void);

QCC74x_Err_Type AON_LowPower_Enter_PDS0(void);
QCC74x_Err_Type AON_LowPower_Exit_PDS0(void);

QCC74x_Err_Type AON_Trim_DcdcDis(void);
QCC74x_Err_Type AON_Trim_DcdcVoutSel(void);
QCC74x_Err_Type AON_Trim_DcdcVoutTrim(void);
QCC74x_Err_Type AON_Trim_Ldo11socVoutTrim(void);
QCC74x_Err_Type AON_Trim_Usb20RcalCode(void);

QCC74x_Err_Type AON_Output_Pulldown_DCDC18(void);
QCC74x_Err_Type AON_Output_Float_DCDC18(void);
# 6 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_l1c.h" 1
# 26 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_l1c.h"
typedef struct
{
    uint8_t cacheEn;
    uint8_t wayDis;
    uint8_t wa;
    uint8_t wb;
    uint8_t wt;
    uint8_t rsvd[3];
    uint32_t cacheRangeL;
    uint32_t cacheRangeH;
} L1C_CACHE_Cfg_Type;
# 62 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_l1c.h"
QCC74x_Err_Type L1C_ICache_Enable(uint8_t wayDsiable);
QCC74x_Err_Type L1C_DCache_Enable(uint8_t wayDsiable);
QCC74x_Err_Type L1C_ICache_Disable(void);
QCC74x_Err_Type L1C_DCache_Disable(void);
void L1C_DCache_Write_Set(QCC74x_Fun_Type wtEn, QCC74x_Fun_Type wbEn, QCC74x_Fun_Type waEn);
QCC74x_Err_Type L1C_DCache_Clean_All(void);
QCC74x_Err_Type L1C_DCache_Clean_Invalid_All(void);
QCC74x_Err_Type L1C_ICache_Invalid_All(void);
QCC74x_Err_Type L1C_DCache_Invalid_All(void);
QCC74x_Err_Type L1C_DCache_Clean_By_Addr(uintptr_t addr, uint32_t len);
QCC74x_Err_Type L1C_DCache_Clean_Invalid_By_Addr(uintptr_t addr, uint32_t len);
QCC74x_Err_Type L1C_ICache_Invalid_By_Addr(uintptr_t addr, uint32_t len);
QCC74x_Err_Type L1C_DCache_Invalid_By_Addr(uintptr_t addr, uint32_t len);

QCC74x_Err_Type L1C_Set_Wrap(uint8_t en);
QCC74x_Err_Type L1C_Set_Cache_Setting_By_ID(uint8_t core, L1C_CACHE_Cfg_Type *cacheSetting);

int L1C_Is_DCache_Range(uintptr_t addr);
int L1C_Get_None_Cache_Addr(uintptr_t addr);
# 7 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h" 2

# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sflash.h" 1
# 9 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h" 2
# 29 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h"
typedef struct
{
    uint8_t lowIntEn;
    uint8_t highIntEn;
} HBN_PIR_INT_CFG_Type;
# 174 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h"
typedef struct
{
    uint8_t ctrlEn;
    uint8_t ie;
    uint8_t oe;
    uint8_t pullUp;
    uint8_t pullDown;
} HBN_AON_PAD_CFG_Type;
# 267 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h"
typedef struct
{
    uint8_t enableBod;
    uint8_t enableBodInt;
    uint8_t bodThreshold;
    uint8_t enablePorInBod;
} HBN_BOD_CFG_Type;




typedef struct
{
    uint8_t useXtal32k;
    uint32_t sleepTime;
    uint8_t gpioWakeupSrc;
    uint8_t gpioTrigType;
    spi_flash_cfg_type *flashCfg;
    uint8_t hbnLevel;
    uint8_t ldoLevel;
    uint8_t dcdcPuSeq;
} HBN_APP_CFG_Type;
# 567 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_hbn.h"
void HBN_Mode_Enter(HBN_APP_CFG_Type *cfg);
void HBN_Power_Down_Flash(spi_flash_cfg_type *flashCfg);
void HBN_Enable(uint32_t aGPIOIeCfg, uint8_t ldoLevel, uint8_t hbnLevel, uint8_t dcdcPuSeq);
QCC74x_Err_Type HBN_Reset(void);

QCC74x_Err_Type HBN_Set_GPADC_CLK_Sel(uint8_t clkSel);
QCC74x_Err_Type HBN_PIR_Enable(void);
QCC74x_Err_Type HBN_PIR_Disable(void);
QCC74x_Err_Type HBN_PIR_INT_Config(HBN_PIR_INT_CFG_Type *pirIntCfg);
QCC74x_Err_Type HBN_PIR_LPF_Sel(uint8_t lpf);
QCC74x_Err_Type HBN_PIR_HPF_Sel(uint8_t hpf);
QCC74x_Err_Type HBN_Set_PIR_Threshold(uint16_t threshold);
uint16_t HBN_Get_PIR_Threshold(void);
QCC74x_Err_Type HBN_Set_PIR_Interval(uint16_t interval);
uint16_t HBN_Get_PIR_Interval(void);

QCC74x_Sts_Type HBN_Get_BOD_OUT_State(void);
QCC74x_Err_Type HBN_Set_BOD_Config(uint8_t enable, uint8_t threshold, uint8_t mode);

QCC74x_Err_Type HBN_Set_Ldo11_Aon_Vout(uint8_t ldoLevel);
QCC74x_Err_Type HBN_Set_Ldo11_Rt_Vout(uint8_t ldoLevel);
QCC74x_Err_Type HBN_Set_Ldo11_Soc_Vout(uint8_t ldoLevel);
QCC74x_Err_Type HBN_Set_Ldo11_All_Vout(uint8_t ldoLevel);

QCC74x_Err_Type HBN_32K_Sel(uint8_t clkType);
QCC74x_Err_Type HBN_Set_UART_CLK_Sel(uint8_t clkSel);
uint8_t HBN_Get_MCU_XCLK_Sel(void);
QCC74x_Err_Type HBN_Set_MCU_XCLK_Sel(uint8_t xclk);
uint8_t HBN_Get_MCU_Root_CLK_Sel(void);
QCC74x_Err_Type HBN_Set_MCU_Root_CLK_Sel(uint8_t rootClk);

QCC74x_Err_Type HBN_Set_HRAM_slp(void);
QCC74x_Err_Type HBN_Set_HRAM_Ret(void);

uint32_t HBN_Get_Status_Flag(void);
QCC74x_Err_Type HBN_Set_Status_Flag(uint32_t flag);
uint32_t HBN_Get_Wakeup_Addr(void);
QCC74x_Err_Type HBN_Set_Wakeup_Addr(uint32_t addr);

uint8_t HBN_Get_Core_Unhalt_Config(void);
QCC74x_Err_Type HBN_Set_Core_Reboot_Config(uint8_t core, uint8_t hcfg);
uint8_t HBN_Get_User_Boot_Config(void);
QCC74x_Err_Type HBN_Set_User_Boot_Config(uint8_t ubCfg);
QCC74x_Err_Type HBN_Get_Ldo18io_Power_Delay_Config(uint16_t *pwrOffDly, uint16_t *pwrOnDly);
QCC74x_Err_Type HBN_Set_Ldo18io_Power_Delay_Config(uint16_t pwrOffDly, uint16_t pwrOnDly);

QCC74x_Err_Type HBN_Set_Xtal_Type(uint8_t xtalType);
QCC74x_Err_Type HBN_Get_Xtal_Type(uint8_t *xtalType);
QCC74x_Err_Type HBN_Get_Xtal_Value(uint32_t *xtalVal);



QCC74x_Err_Type HBN_Get_Flash_Power_Delay(uint8_t *flashPwrDly);
QCC74x_Err_Type HBN_Set_Reset_Reason(uint16_t rstReason);
QCC74x_Err_Type HBN_Get_Reset_Reason(uint16_t *rstReason);
QCC74x_Err_Type HBN_Set_Gpio_Keep(uint8_t gpioKeep);
QCC74x_Err_Type HBN_Get_Gpio_Keep(uint8_t *gpioKeep);
QCC74x_Err_Type HBN_Clear_Gpio_Keep(uint8_t gpioKeep);
QCC74x_Err_Type HBN_Set_PDS_Gpio_Keep(uint8_t gpioKeep);
QCC74x_Err_Type HBN_Get_PDS_Gpio_Keep(uint8_t *gpioKeep);
QCC74x_Err_Type HBN_Clear_PDS_Gpio_Keep(uint8_t gpioKeep);


QCC74x_Err_Type HBN_Clear_RTC_Counter(void);
QCC74x_Err_Type HBN_Enable_RTC_Counter(void);
QCC74x_Err_Type HBN_Set_RTC_Timer(uint8_t delay, uint32_t compValLow, uint32_t compValHigh, uint8_t compMode);
QCC74x_Err_Type HBN_Get_RTC_Timer_Val(uint32_t *valLow, uint32_t *valHigh);
QCC74x_Err_Type HBN_Recal_RC32K(int32_t expected_counter, int32_t actual_counter);
QCC74x_Err_Type HBN_Clear_RTC_IRQ(void);

QCC74x_Err_Type HBN_GPIO_INT_Enable(uint8_t gpioIntTrigType);
QCC74x_Err_Type HBN_GPIO_INT_Disable(void);
QCC74x_Sts_Type HBN_Get_INT_State(uint8_t irqType);
uint8_t HBN_Get_Pin_Wakeup_Mode(void);
QCC74x_Err_Type HBN_Clear_IRQ(uint8_t irqType);
QCC74x_Err_Type HBN_Hw_Pu_Pd_Cfg(uint8_t enable);
QCC74x_Err_Type HBN_Pin_WakeUp_Mask(uint8_t maskVal);
QCC74x_Err_Type HBN_Aon_Pad_Ctrl(uint32_t aonPadCtl1, uint32_t aonPadCtl2);
QCC74x_Err_Type HBN_Aon_Pad_Cfg(uint8_t aonPadHwCtrlEn, uint8_t aonGpio, HBN_AON_PAD_CFG_Type *aonPadCfg);
QCC74x_Err_Type HBN_Aon_Pad_Cfg_Set(uint8_t aonPadHwCtrlEn, uint8_t aonGpio);

QCC74x_Err_Type HBN_Enable_AComp_IRQ(uint8_t acompId, uint8_t edge);
QCC74x_Err_Type HBN_Disable_AComp_IRQ(uint8_t acompId, uint8_t edge);

QCC74x_Err_Type HBN_Enable_BOD_IRQ(void);
QCC74x_Err_Type HBN_Disable_BOD_IRQ(void);

QCC74x_Err_Type HBN_Out0_Callback_Install(uint8_t intType, intCallback_Type *cbFun);
QCC74x_Err_Type HBN_Out1_Callback_Install(uint8_t intType, intCallback_Type *cbFun);

QCC74x_Err_Type HBN_Aon_Pad_WakeUpCfg(QCC74x_Fun_Type puPdEn, uint8_t trigMode, uint32_t maskVal, QCC74x_Fun_Type dlyEn, uint8_t dlySec);

QCC74x_Err_Type HBN_Set_Xtal_32K_Capbank(uint8_t value);
QCC74x_Err_Type HBN_Set_Xtal_32K_Inverter_Amplify_Strength(uint8_t value);
QCC74x_Err_Type HBN_Set_Xtal_32K_Regulator(uint8_t level);
QCC74x_Err_Type HBN_Power_On_Xtal_32K(void);
QCC74x_Err_Type HBN_Power_Off_Xtal_32K(void);
QCC74x_Err_Type HBN_Keep_On_RC32K(void);
QCC74x_Err_Type HBN_Power_Off_RC32K(void);
QCC74x_Err_Type HBN_Trim_Ldo33VoutTrim(void);
QCC74x_Err_Type HBN_Trim_RC32K(void);
QCC74x_Err_Type HBN_Set_BOD_Cfg(HBN_BOD_CFG_Type *cfg);
void HBN_Get_Reset_Event(uint8_t *event);
void HBN_Clr_Reset_Event(void);
QCC74x_Err_Type HBN_Clear_RTC_INT(void);
# 10 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2

# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_pds.h" 1





# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_clock.h" 1




# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/mcu_misc_reg.h" 1
# 227 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/mcu_misc_reg.h"
struct mcu_misc_reg {

    union {
        struct {
            uint32_t reg_mcu_infra_timeout_en : 1;
            uint32_t reg_mcu_infra_timeout_clr : 1;
            uint32_t reserved_2_15 : 14;
            uint32_t sts_mcu_infra_timeout : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } mcu_bus_cfg0;


    union {
        struct {
            uint32_t reg_mcu1_hqos : 1;
            uint32_t reg_mcu1_awqos : 1;
            uint32_t reg_mcu1_arqos : 1;
            uint32_t reserved_3_6 : 4;
            uint32_t reg_x_wthre_mcu2ext : 2;
            uint32_t reserved_9_15 : 7;
            uint32_t reg_mcu_infra_arb_mode : 1;
            uint32_t reserved_17_31 : 15;
        } BF;
        uint32_t WORD;
    } mcu_bus_cfg1;


    uint8_t RESERVED0x8[12];


    union {
        struct {
            uint32_t reg_mcu_rtc_div : 10;
            uint32_t reserved_10_28 : 19;
            uint32_t reg_mcu_rtc_clk_sel : 1;
            uint32_t reg_mcu_rtc_rst : 1;
            uint32_t reg_mcu_rtc_en : 1;
        } BF;
        uint32_t WORD;
    } mcu_e907_rtc;


    uint8_t RESERVED0x18[232];


    union {
        struct {
            uint32_t reg_mcu1_dfs_req : 1;
            uint32_t reserved_1 : 1;
            uint32_t sts_mcu1_dfs_ack : 1;
            uint32_t reserved_3 : 1;
            uint32_t reg_mcu1_srst_en : 2;
            uint32_t reserved_6_9 : 4;
            uint32_t sts_mcu1_lpmd_b : 2;
            uint32_t reserved_12_15 : 4;
            uint32_t MCU1_WFI_FORCE : 1;
            uint32_t reserved_17_27 : 11;
            uint32_t mcu1_ndm_rstn_en : 1;
            uint32_t mcu1_hart_rstn_en : 1;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } mcu_cfg1;


    uint8_t RESERVED0x104[12];


    union {
        struct {
            uint32_t sts_mcu1_mcause : 32;
        } BF;
        uint32_t WORD;
    } mcu1_log1;


    union {
        struct {
            uint32_t sts_mcu1_mintstatus : 32;
        } BF;
        uint32_t WORD;
    } mcu1_log2;


    union {
        struct {
            uint32_t sts_mcu1_mstatus : 32;
        } BF;
        uint32_t WORD;
    } mcu1_log3;


    union {
        struct {
            uint32_t sts_mcu1_sp : 1;
            uint32_t sts_mcu1_pc : 31;
        } BF;
        uint32_t WORD;
    } mcu1_log4;


    union {
        struct {
            uint32_t reserved_0_23 : 24;
            uint32_t sts_mcu1_lockup : 1;
            uint32_t sts_mcu1_halted : 1;
            uint32_t reserved_26_27 : 2;
            uint32_t mcu1_ndm_rstn_req : 1;
            uint32_t mcu1_hart_rstn_req : 1;
            uint32_t reserved_30_31 : 2;
        } BF;
        uint32_t WORD;
    } mcu1_log5;


    uint8_t RESERVED0x124[220];


    union {
        struct {
            uint32_t cpu_mbist_mode : 1;
            uint32_t irom_mbist_mode : 1;
            uint32_t reserved_2_7 : 6;
            uint32_t reg_cpu_mbist_rst_n : 1;
            uint32_t reserved_9_15 : 7;
            uint32_t cpu_mbist_done : 6;
            uint32_t irom_mbist_done : 1;
            uint32_t reserved_23 : 1;
            uint32_t cpu_mbist_fail : 6;
            uint32_t irom_mbist_fail : 1;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } cpu_mbist;


    uint8_t RESERVED0x204[4];


    union {
        struct {
            uint32_t irom_misr_dataout_0 : 32;
        } BF;
        uint32_t WORD;
    } irom1_misr_dataout_0;


    union {
        struct {
            uint32_t irom_misr_dataout_1 : 32;
        } BF;
        uint32_t WORD;
    } irom1_misr_dataout_1;
};

typedef volatile struct mcu_misc_reg mcu_misc_reg_t;
# 6 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_clock.h" 2

# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 1
# 8 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_clock.h" 2
# 30 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_clock.h"
typedef enum {
    QCC74x_SYSTEM_CLOCK_MCU_ROOT_CLK,
    QCC74x_SYSTEM_CLOCK_MCU_CLK,
    QCC74x_SYSTEM_CLOCK_MCU_BCLK,
    QCC74x_SYSTEM_CLOCK_MCU_PBCLK,
    QCC74x_SYSTEM_CLOCK_F32K,
    QCC74x_SYSTEM_CLOCK_XCLK,
    QCC74x_SYSTEM_CLOCK_XTAL,
    QCC74x_SYSTEM_CLOCK_MAX,
} QCC74x_System_Clock_Type;

typedef enum {
    QCC74x_MTIMER_SOURCE_CLOCK_MCU_XCLK,
    QCC74x_MTIMER_SOURCE_CLOCK_MCU_CLK,
} QCC74x_MTimer_Source_Clock_Type;




typedef struct
{
    uint32_t magic;
    uint32_t systemClock[QCC74x_SYSTEM_CLOCK_MAX];
    uint32_t peripheralClock[QCC74x_AHB_SLAVE1_MAX];
    uint32_t i2sClock;
} Clock_Cfg_Type;

typedef enum {
    CLOCK_AUPLL_DIV1,
    CLOCK_AUPLL_DIV2,
    CLOCK_AUPLL_DIV2P5,
    CLOCK_AUPLL_DIV3,
    CLOCK_AUPLL_DIV4,
    CLOCK_AUPLL_DIV5,
    CLOCK_AUPLL_DIV6,
    CLOCK_AUPLL_DIV10,
    CLOCK_AUPLL_DIV15,
} CLOCK_AUPLL_Type;



typedef enum {
    QCC74x_PERIPHERAL_CLOCK_UART0,
    QCC74x_PERIPHERAL_CLOCK_UART1,
    QCC74x_PERIPHERAL_CLOCK_UART2,
    QCC74x_PERIPHERAL_CLOCK_SPI,
    QCC74x_PERIPHERAL_CLOCK_RESERVED,
    QCC74x_PERIPHERAL_CLOCK_DBI,
    QCC74x_PERIPHERAL_CLOCK_EMI,
    QCC74x_PERIPHERAL_CLOCK_ISP,
    QCC74x_PERIPHERAL_CLOCK_I2C0,
    QCC74x_PERIPHERAL_CLOCK_I2C1,
    QCC74x_PERIPHERAL_CLOCK_PSRAMB,
    QCC74x_PERIPHERAL_CLOCK_FLASH,
    QCC74x_PERIPHERAL_CLOCK_I2S,
    QCC74x_PERIPHERAL_CLOCK_IR,
    QCC74x_PERIPHERAL_CLOCK_ADC,
    QCC74x_PERIPHERAL_CLOCK_GPADC,
    QCC74x_PERIPHERAL_CLOCK_GPDAC,
    QCC74x_PERIPHERAL_CLOCK_CAM,
    QCC74x_PERIPHERAL_CLOCK_SDH,
    QCC74x_PERIPHERAL_CLOCK_PKA,
    QCC74x_PERIPHERAL_CLOCK_RTC,
    QCC74x_PERIPHERAL_CLOCK_MAX,
} QCC74x_Peripheral_Type;
# 133 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_clock.h"
uint32_t Clock_System_Clock_Get(QCC74x_System_Clock_Type type);
uint32_t Clock_Peripheral_Clock_Get(QCC74x_Peripheral_Type type);
uint32_t Clock_Audio_ADC_Clock_Get(void);
uint32_t Clock_Audio_DAC_Clock_Get(void);

uint32_t SystemCoreClockGet(void);

QCC74x_Err_Type CPU_Set_MTimer_RST(uint8_t rstEn);
QCC74x_Err_Type CPU_Reset_MTimer(void);
QCC74x_Err_Type CPU_Set_MTimer_CLK(uint8_t enable, QCC74x_MTimer_Source_Clock_Type mTimerSourceClockType, uint16_t div);
uint32_t CPU_Get_MTimer_Source_Clock(void);
uint32_t CPU_Get_MTimer_Clock(void);
uint64_t CPU_Get_MTimer_Counter(void);
uint64_t CPU_Get_CPU_Cycle(void);
uint64_t CPU_Get_MTimer_US(void);
uint64_t CPU_Get_MTimer_MS(void);
QCC74x_Err_Type CPU_MTimer_Delay_US(uint32_t cnt);
QCC74x_Err_Type CPU_MTimer_Delay_MS(uint32_t cnt);
uint32_t Clock_Get_EMI_Clk(void);
uint32_t Clock_Get_ISP_Clk(void);
uint32_t Clock_Get_BLAI_Clk(void);
uint32_t Clock_Get_Display_Clk(void);
uint32_t Clock_Get_PSRAMB_Clk(void);
uint32_t Clock_Get_H264_Clk(void);
uint32_t qcc74x_peripheral_clock_get_by_id(uint8_t peri);
int qcc74x_peripheral_clock_control_by_id(uint8_t peri, 
# 158 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_clock.h" 3 4
                                                       _Bool 
# 158 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_clock.h"
                                                            enable);
int qcc74x_peripheral_clock_status_get_by_id(uint8_t peri);
# 7 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_pds.h" 2



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_acomp.h" 1
# 96 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_acomp.h"
struct qcc74x_acomp_config_s {
    uint8_t mux_en;
    uint8_t pos_chan_sel;
    uint8_t neg_chan_sel;
    uint8_t vio_sel;
    uint8_t scaling_factor;
    uint8_t bias_prog;
    uint8_t hysteresis_pos_volt;
    uint8_t hysteresis_neg_volt;
};
# 117 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_acomp.h"
void qcc74x_acomp_init(uint8_t acomp_id, const struct qcc74x_acomp_config_s *config);






void qcc74x_acomp_enable(uint8_t acomp_id);






void qcc74x_acomp_disable(uint8_t acomp_id);







uint32_t qcc74x_acomp_get_result(uint8_t acomp_id);
# 148 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_acomp.h"
int qcc74x_acomp_gpio_2_chanid(uint32_t pin, uint32_t* channel);
# 157 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_acomp.h"
int qcc74x_acomp_chanid_2_gpio(uint32_t channel, uint32_t* pin);







uint32_t qcc74x_acomp_get_postive_input(uint8_t acomp_id);
# 11 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_pds.h" 2
# 141 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_pds.h"
typedef struct
{
    uint32_t pdsStart : 1;
    uint32_t sleepForever : 1;
    uint32_t xtalForceOff : 1;
    uint32_t saveWiFiState : 1;
    uint32_t ldo11Off : 1;
    uint32_t bgSysOff : 1;
    uint32_t ctrlGpioIePuPd : 1;
    uint32_t dcdc18Off : 1;
    uint32_t clkOff : 1;
    uint32_t memStby : 1;
    uint32_t glbRstProtect : 1;
    uint32_t isolation : 1;
    uint32_t waitXtalRdy : 1;
    uint32_t pdsPwrOff : 1;
    uint32_t xtalOff : 1;
    uint32_t socEnbForceOn : 1;
    uint32_t pdsRstSocEn : 1;
    uint32_t pdsRC32mOn : 1;
    uint32_t pdsDcdc11VselEn : 1;
    uint32_t usbpllOff : 1;
    uint32_t aupllOff : 1;
    uint32_t rsvd_21 : 1;
    uint32_t wifipllOff : 1;
    uint32_t pdsDcdc11Vsel : 5;
    uint32_t pdsCtlRfSel : 2;
    uint32_t pdsUseTbttSlp : 1;
    uint32_t pdsGpioIsoMod : 1;
} PDS_CTL_Type;




typedef struct
{
    uint32_t cpuPwrOff : 1;
    uint32_t cpuRst : 1;
    uint32_t cpuMemStby : 1;
    uint32_t cpuGateClk : 1;
    uint32_t rsv4_11 : 8;
    uint32_t wbPwrOff : 1;
    uint32_t wbRst : 1;
    uint32_t wbMemStby : 1;
    uint32_t wbGateClk : 1;
    uint32_t rsv16_19 : 4;
    uint32_t usbPwrOff : 1;
    uint32_t usbRst : 1;
    uint32_t usbMemStby : 1;
    uint32_t usbGateClk : 1;
    uint32_t miscPwrOff : 1;
    uint32_t miscRst : 1;
    uint32_t miscMemStby : 1;
    uint32_t miscGateClk : 1;
    uint32_t rsv28_31 : 4;
} PDS_CTL4_Type;
# 213 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_pds.h"
typedef struct
{
    uint32_t forceCpuPwrOff : 1;
    uint32_t rsv1 : 1;
    uint32_t forceWbPwrOff : 1;
    uint32_t forceUsbPwrOff : 1;
    uint32_t forceCpuIso : 1;
    uint32_t rsv5 : 1;
    uint32_t forceWbIso : 1;
    uint32_t forceUsbIso : 1;
    uint32_t forceCpuPdsRst : 1;
    uint32_t rsv9 : 1;
    uint32_t forceWbPdsRst : 1;
    uint32_t forceUsbPdsRst : 1;
    uint32_t forceCpuMemStby : 1;
    uint32_t rsv13 : 1;
    uint32_t forceWbMemStby : 1;
    uint32_t forceUsbMemStby : 1;
    uint32_t forceCpuGateClk : 1;
    uint32_t rsv17 : 1;
    uint32_t forceWbGateClk : 1;
    uint32_t forceUsbGateClk : 1;
    uint32_t rsv20_31 : 12;
} PDS_CTL2_Type;




typedef struct
{
    uint32_t rsv0 : 1;
    uint32_t forceMiscPwrOff : 1;
    uint32_t rsv2_3 : 2;
    uint32_t forceMiscIsoEn : 1;
    uint32_t rsv5_6 : 2;
    uint32_t forceMiscPdsRst : 1;
    uint32_t rsv8_9 : 2;
    uint32_t forceMiscMemStby : 1;
    uint32_t rsv11_12 : 2;
    uint32_t forceMiscGateClk : 1;
    uint32_t rsv14_23 : 10;
    uint32_t cpuIsoEn : 1;
    uint32_t rsv25_26 : 2;
    uint32_t wbIsoEn : 1;
    uint32_t rsv28 : 1;
    uint32_t usbIsoEn : 1;
    uint32_t miscIsoEn : 1;
    uint32_t rsv31 : 1;
} PDS_CTL3_Type;




typedef struct
{
    uint32_t cpuWfiMask : 1;
    uint32_t pdsPadOdEn : 1;
    uint32_t rsv2_7 : 6;
    uint32_t ctrlUsb33 : 1;
    uint32_t ldo18ioOff : 1;
    uint32_t rsv10_15 : 6;
    uint32_t pdsGpioKeep : 3;
    uint32_t rsv19_31 : 13;
} PDS_CTL5_Type;




typedef struct
{
    PDS_CTL_Type pdsCtl;
    PDS_CTL2_Type pdsCtl2;
    PDS_CTL3_Type pdsCtl3;
    PDS_CTL4_Type pdsCtl4;
    PDS_CTL5_Type pdsCtl5;
} PDS_DEFAULT_LV_CFG_Type;




typedef struct
{
    uint32_t rsv0_7 : 8;
    uint32_t ramClkCnt : 6;
    uint32_t rsv14_15 : 2;
    uint32_t ramClkCnt2 : 6;
    uint32_t rsv22_23 : 2;
    uint32_t cpuRamClk : 1;
    uint32_t rsv25 : 1;
    uint32_t wbRamClk : 1;
    uint32_t usbRamClk : 1;
    uint32_t miscRamClk : 1;
    uint32_t rsv29 : 1;
    uint32_t ctlRamClk2 : 1;
    uint32_t ctlRamClk : 1;
} PDS_CTRL_RAM1_Type;




typedef struct
{
    uint32_t wramSlp : 10;
    uint32_t wramRet : 10;
    uint32_t rsv20_31 : 12;
} PDS_CTRL_RAM2_Type;




typedef struct
{
    uint32_t cr_ocram_ret : 20;
    uint32_t reserved_20_31 : 12;
} PDS_CTRL_RAM3_Type;




typedef struct
{
    uint32_t cr_ocram_slp : 20;
    uint32_t reserved_20_31 : 12;
} PDS_CTRL_RAM4_Type;

typedef struct
{
    PDS_CTRL_RAM1_Type *pds_ram1;
    PDS_CTRL_RAM2_Type *pds_ram2;
    PDS_CTRL_RAM3_Type *pds_ram3;
    PDS_CTRL_RAM4_Type *pds_ram4;
} PDS_RAM_CFG_Type;




typedef struct
{
    uint32_t PDS_OCRAM_CFG_0KB_16KB_CPU_RAM_SLP : 1;
    uint32_t PDS_OCRAM_CFG_16KB_32KB_CPU_RAM_SLP : 1;
    uint32_t PDS_OCRAM_CFG_32KB_48KB_CPU_RAM_SLP : 1;
    uint32_t PDS_OCRAM_CFG_48KB_64KB_CPU_RAM_SLP : 1;
    uint32_t PDS_OCRAM_CFG_0KB_16KB_CPU_RAM_RET : 1;
    uint32_t PDS_OCRAM_CFG_16KB_32KB_CPU_RAM_RET : 1;
    uint32_t PDS_OCRAM_CFG_32KB_48KB_CPU_RAM_RET : 1;
    uint32_t PDS_OCRAM_CFG_48KB_64KB_CPU_RAM_RET : 1;
    uint32_t PDS_OCRAM_CFG_RSV : 24;
} PDS_OCRAM_CFG_Type;




typedef struct
{
    uint32_t PDS_WRAM_CFG_0KB_16KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_16KB_32KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_32KB_48KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_48KB_64KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_64KB_80KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_80KB_96KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_96KB_112KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_112KB_128KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_128KB_144KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_144KB_160KB_CPU_RAM_SLP : 1;
    uint32_t PDS_WRAM_CFG_0KB_16KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_16KB_32KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_32KB_48KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_48KB_64KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_64KB_80KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_80KB_96KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_96KB_112KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_112KB_128KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_128KB_144KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_144KB_160KB_CPU_RAM_RET : 1;
    uint32_t PDS_WRAM_CFG_RSV : 22;
} PDS_WRAM_CFG_Type;
# 409 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_pds.h"
typedef struct
{
    uint8_t pdsLevel;
    uint8_t turnOffRF;
    uint8_t useXtal32k;
    uint8_t pdsAonGpioWakeupSrc;
    uint8_t pdsAonGpioTrigType;
    uint8_t powerDownFlash;
    uint8_t turnOffFlashPad;
    uint8_t ocramRetetion;
    uint8_t turnoffPLL;
    uint8_t xtalType;
    uint8_t flashContRead;
    uint32_t sleepTime;
    spi_flash_cfg_type *flashCfg;
    uint8_t ldoLevel;
    void (*preCbFun)(void);
    void (*postCbFun)(void);
} PDS_APP_CFG_Type;
# 517 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_pds.h"
QCC74x_Err_Type PDS_Set_GPIO_Pad_Pn_Pu_Pd_Ie(uint8_t grp, uint8_t pu, uint8_t pd, uint8_t ie);
QCC74x_Err_Type PDS_Set_GPIO_Pad_IntMask(uint8_t pad, QCC74x_Mask_Type intMask);
QCC74x_Err_Type PDS_Set_GPIO_Pad_IntMode(uint8_t set, uint8_t trig);
QCC74x_Err_Type PDS_Set_GPIO_Pad_IntClr(uint8_t set);
QCC74x_Sts_Type PDS_Get_GPIO_Pad_IntStatus(uint8_t pad);
QCC74x_Err_Type PDS_Set_Flash_Pad_Pull_None(uint8_t pinCfg);
QCC74x_Err_Type PDS_Set_Flash_Pad_Pull_None_Fast(uint8_t pinCfg);
QCC74x_Err_Type PDS_Disable_GPIO_Keep(void);
QCC74x_Err_Type PDS_Set_MCU0_Clock_Enable(void);
QCC74x_Err_Type PDS_Set_MCU0_Clock_Disable(void);
QCC74x_Err_Type PDS_Set_MCU0_Reset_Address(uint32_t addr);
QCC74x_Err_Type PDS_Pu_PLL_Enable(void);
QCC74x_Err_Type PDS_Pu_PLL_Disable(void);

QCC74x_Err_Type PDS_Enable(PDS_CTL_Type *cfg, PDS_CTL4_Type *cfg4, uint32_t pdsSleepCnt);
QCC74x_Err_Type PDS_Force_Config(PDS_CTL2_Type *cfg2, PDS_CTL3_Type *cfg3, PDS_CTL5_Type *cfg5);
QCC74x_Err_Type PDS_RAM_Config(PDS_CTRL_RAM1_Type *ram1Cfg, PDS_CTRL_RAM2_Type *ram2Cfg,
                           PDS_CTRL_RAM3_Type *ram3Cfg, PDS_CTRL_RAM4_Type *ram4Cfg);

QCC74x_Err_Type PDS_Default_Level_Config(PDS_DEFAULT_LV_CFG_Type *defaultLvCfg, uint32_t pdsSleepCnt);

QCC74x_Err_Type PDS_IntMask(uint8_t intType, QCC74x_Mask_Type intMask);
QCC74x_Sts_Type PDS_Get_IntStatus(uint8_t intType);
QCC74x_Err_Type PDS_IntClear(void);
QCC74x_Err_Type PDS_Int_Callback_Install(uint8_t intType, intCallback_Type *cbFun);

QCC74x_Err_Type PDS_Trim_RC32M(void);
QCC74x_Err_Type PDS_Power_Off_WB(void);
QCC74x_Err_Type PDS_Power_On_WB(void);

QCC74x_Err_Type PDS_Turn_On_USB(uint8_t waitReady);
QCC74x_Err_Type PDS_Turn_Off_USB(void);
QCC74x_Err_Type PDS_Set_USB_Suspend(void);
QCC74x_Err_Type PDS_Set_USB_Resume(void);
# 12 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2


# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_cfg.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h" 1
# 409 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_init(struct qcc74x_device_s *dev, uint8_t pin, uint32_t cfgset);







void qcc74x_gpio_deinit(struct qcc74x_device_s *dev, uint8_t pin);







void qcc74x_gpio_pin0_31_output(struct qcc74x_device_s *dev, uint32_t value);
# 434 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_pin32_63_output(struct qcc74x_device_s *dev, uint32_t value);
# 443 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_set(struct qcc74x_device_s *dev, uint8_t pin);







void qcc74x_gpio_pin0_31_set(struct qcc74x_device_s *dev, uint32_t value);
# 460 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_pin32_63_set(struct qcc74x_device_s *dev, uint32_t value);
# 469 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_reset(struct qcc74x_device_s *dev, uint8_t pin);







void qcc74x_gpio_pin0_31_reset(struct qcc74x_device_s *dev, uint32_t value);
# 486 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_pin32_63_reset(struct qcc74x_device_s *dev, uint32_t value);
# 496 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"

# 496 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h" 3 4
_Bool 
# 496 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
    qcc74x_gpio_read(struct qcc74x_device_s *dev, uint8_t pin);







uint32_t qcc74x_gpio_pin0_31_read(struct qcc74x_device_s *dev);
# 513 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
uint32_t qcc74x_gpio_pin32_63_read(struct qcc74x_device_s *dev);
# 523 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_int_init(struct qcc74x_device_s *dev, uint8_t pin, uint8_t trig_mode);
# 532 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_int_mask(struct qcc74x_device_s *dev, uint8_t pin, 
# 532 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h" 3 4
                                                                   _Bool 
# 532 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
                                                                        mask);
# 541 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"

# 541 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h" 3 4
_Bool 
# 541 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
    qcc74x_gpio_get_intstatus(struct qcc74x_device_s *dev, uint8_t pin);







uint32_t qcc74x_gpio_get_intstatus_pin0_31(struct qcc74x_device_s *dev);
# 558 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
uint32_t qcc74x_gpio_get_intstatus_pin32_63(struct qcc74x_device_s *dev);
# 567 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_int_clear_pin0_31(struct qcc74x_device_s *dev, uint32_t pins);
# 576 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_int_clear_pin32_63(struct qcc74x_device_s *dev, uint32_t pins);
# 585 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_int_clear(struct qcc74x_device_s *dev, uint8_t pin);
# 594 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
void qcc74x_gpio_uart_init(struct qcc74x_device_s *dev, uint8_t pin, uint8_t uart_func);
# 605 "/home/durga/QCCSDK-QCC74x/drivers/lhal/include/qcc74x_gpio.h"
int qcc74x_gpio_feature_control(struct qcc74x_device_s *dev, int cmd, size_t arg);

void qcc74x_gpio_irq_attach(uint8_t pin, void (*callback)(uint8_t pin));

void qcc74x_gpio_irq_detach(uint8_t pin);
# 5 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_cfg.h" 2
# 189 "/home/durga/QCCSDK-QCC74x/drivers/lhal/src/flash/qcc74x_sf_cfg.h"
int qcc74x_sf_cfg_get_flash_cfg_need_lock(uint32_t flash_id, spi_flash_cfg_type *p_flash_cfg,
                                        uint8_t group, uint8_t bank);
int qcc74x_sf_cfg_get_flash_cfg_need_lock_ext(uint32_t flash_id, spi_flash_cfg_type *p_flash_cfg,
                                            uint8_t group, uint8_t bank);






int qcc74x_sf_cfg_init_flash_gpio(uint8_t flash_pin_cfg, uint8_t restore_default);

int qcc74x_sf_cfg_init_flash2_gpio(uint8_t swap);

int qcc74x_sf_cfg_init_ext_flash_gpio(uint8_t ext_flash_pin);
int qcc74x_sf_cfg_deinit_ext_flash_gpio(uint8_t ext_flash_pin);
uint32_t qcc74x_sf_cfg_flash_identify(uint8_t call_from_flash, uint8_t flash_pin_cfg, uint8_t restore_default,
                                    spi_flash_cfg_type *p_flash_cfg, uint8_t group, uint8_t bank);
uint32_t qcc74x_sf_cfg_flash_identify_ext(uint8_t callfromflash, uint8_t flash_pin_cfg, uint8_t restore_default,
                                        spi_flash_cfg_type *p_flash_cfg, uint8_t group, uint8_t bank);

int qcc74x_sf_cfg_flash_init(uint8_t sel, const struct sf_ctrl_cfg_type *p_sfctrl_cfg,
                           const struct sf_ctrl_bank2_cfg *p_bank2_cfg);

int qcc74x_sf_cfg_sbus2_flash_init(uint8_t sel, const struct sf_ctrl_bank2_cfg *p_bank2_cfg);
# 15 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h" 2
# 193 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h"
typedef struct {
    uint8_t clkpllRefdivRatio;
    uint8_t clkpllIntFracSw;
    uint8_t clkpllIcp1u;
    uint8_t clkpllIcp5u;
    uint8_t clkpllRz;
    uint8_t clkpllCz;
    uint8_t clkpllC3;
    uint8_t clkpllR4Short;
    uint8_t clkpllC4En;
    uint8_t clkpllSelSampleClk;
    uint8_t clkpllVcoSpeed;
    uint8_t clkpllSdmCtrlHw;
    uint8_t clkpllSdmBypass;
} GLB_WA_PLL_CFG_BASIC_Type;

typedef struct {
    const GLB_WA_PLL_CFG_BASIC_Type *const basicCfg;
    uint32_t clkpllSdmin;
    uint8_t clkpllPostDiv;
} GLB_WA_PLL_Cfg_Type;
# 405 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h"
typedef struct {
    uint8_t reset_recorder_ana_powb : 1;
    uint8_t reset_recorder_ext_rst_n : 1;
    uint8_t reset_recorder_pds_reset : 1;
    uint8_t reset_recorder_wdt_rst_n : 1;
    uint8_t reset_recorder_cpu_porst_n : 1;
    uint8_t reset_recorder_sys_reset_n : 1;
    uint8_t reset_recorder_cpu_sys_rstreq_n : 1;
    uint8_t reset_recorder_rsvd : 1;
} GLB_RESET_RECORD_Type;
# 534 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h"
typedef struct {
    uint8_t arbMod;
    uint8_t timeoutEn;
} BMX_TO_Cfg_Type;
# 881 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h"
typedef struct {
    uint32_t clkOffSetAddr;
    uint8_t clkEnPos;
    uint8_t clkSelPos;
    uint8_t clkDivPos;
    uint8_t clkEnLen;
    uint8_t clkSelLen;
    uint8_t clkDivLen;
} GLB_SLAVE_GRP_0_TBL_Type;

typedef union {
    uint8_t adcClkSel;
    uint8_t irClkSel;
    uint8_t i2cClkSel;
    uint8_t spiClkSel;
    uint8_t dbiClkSel;
    uint8_t audioAutoClkSel;
    uint8_t audioAdcClkSel;
    uint8_t audioSoloClkSel;
    uint8_t camClkSel;
    uint8_t sdhClkSel;
    uint8_t psrambClkSel;
    uint32_t clkSel;
} GLB_SLAVE_GRP_0_CLK_SEL_Type;
# 1585 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h"
extern const GLB_WA_PLL_Cfg_Type wifiPllCfg_960M[(7)];
extern const GLB_WA_PLL_Cfg_Type audioPllCfg_491P52M[(7)];
extern const GLB_WA_PLL_Cfg_Type audioPllCfg_451P58M[(7)];
extern const GLB_WA_PLL_Cfg_Type audioPllCfg_400M[(7)];
extern const GLB_WA_PLL_Cfg_Type audioPllCfg_384M[(7)];
extern const GLB_SLAVE_GRP_0_TBL_Type glb_slave_grp_0_table[(11)];
# 1601 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_glb.h"
QCC74x_Err_Type GLB_Set_MCU_Muxpll_160M_Sel(uint8_t clkSel);
uint8_t GLB_Get_MCU_Muxpll_160M_Sel(void);
QCC74x_Err_Type GLB_Set_MCU_Muxpll_80M_Sel(uint8_t clkSel);
uint8_t GLB_Get_MCU_Muxpll_80M_Sel(void);
QCC74x_Err_Type GLB_Set_ISP_Muxpll_80M_Sel(uint8_t clkSel);
uint8_t GLB_Get_ISP_Muxpll_80M_Sel(void);

QCC74x_Err_Type GLB_Power_On_XTAL_And_PLL_CLK(uint8_t xtalType, uint8_t pllPuType);
QCC74x_Err_Type GLB_Power_Off_WIFIPLL(void);
QCC74x_Err_Type GLB_WIFIPLL_Ref_Clk_Sel(uint8_t refClk);
QCC74x_Err_Type GLB_Power_On_WIFIPLL(const GLB_WA_PLL_Cfg_Type *const cfg, uint8_t waitStable);
QCC74x_Err_Type GLB_Power_Off_AUPLL(void);
QCC74x_Err_Type GLB_AUPLL_Ref_Clk_Sel(uint8_t refClk);
QCC74x_Err_Type GLB_Power_On_AUPLL(const GLB_WA_PLL_Cfg_Type *const cfg, uint8_t waitStable);
QCC74x_Err_Type GLB_Set_USB_CLK_From_WIFIPLL(uint8_t enable);
QCC74x_Err_Type GLB_Set_SSC_CLK_From_WIFIPLL(uint8_t enable);

QCC74x_Err_Type GLB_Set_MCU_System_CLK_Div(uint8_t mcuClkDiv, uint8_t mcuPBclkDiv);
QCC74x_Err_Type GLB_Get_MCU_System_CLK_Div(uint8_t *mcuClkDiv, uint8_t *mcuPBclkDiv);
QCC74x_Err_Type GLB_Set_MCU_System_CLK(uint8_t clkFreq);

uint8_t GLB_Get_Core_Type(void);
QCC74x_Err_Type GLB_Set_CPU_Reset_Address(uint8_t coreID, uint32_t addr);

QCC74x_Err_Type GLB_Clr_EMI_Reset_Gate(void);
QCC74x_Err_Type GLB_Set_MCU_MTimer_CLK(uint8_t enable, uint16_t div, uint8_t rst);
QCC74x_Err_Type GLB_Set_ADC_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);
QCC74x_Err_Type GLB_Set_DMA_CLK(uint8_t enable, uint8_t clk);
QCC74x_Err_Type GLB_Set_Peripheral_DMA_CN(uint8_t peri, uint8_t cn);
QCC74x_Err_Type GLB_Set_IR_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);
QCC74x_Err_Type GLB_IR_RX_GPIO_Sel(uint8_t gpio);
QCC74x_Err_Type GLB_Set_UART_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);
QCC74x_Err_Type GLB_UART_Fun_Sel(uint8_t sig, uint8_t fun);
QCC74x_Err_Type GLB_Set_SF_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);
QCC74x_Err_Type GLB_Set_I2C_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);
QCC74x_Err_Type GLB_Set_I2S_CLK(uint8_t refClkEn, uint8_t refClkDiv, uint8_t inRef, uint8_t outRef);
QCC74x_Err_Type GLB_Set_SPI_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);
QCC74x_Err_Type GLB_SPI_Sig_Swap_Set(uint8_t group, uint8_t swap);
QCC74x_Err_Type GLB_Set_PWM1_IO_Sel(uint8_t ioSel);
QCC74x_Err_Type GLB_Set_PDM_IO_Sel(uint8_t ioSel);
QCC74x_Err_Type GLB_Set_DBI_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);

QCC74x_Err_Type GLB_Set_DIG_CLK_Sel(uint8_t clkSel);
QCC74x_Err_Type GLB_Set_DIG_512K_CLK(uint8_t enable, uint8_t compensationEn, uint8_t div);
QCC74x_Err_Type GLB_Set_DIG_32K_CLK(uint8_t enable, uint8_t compensationEn, uint16_t div);
QCC74x_Err_Type GLB_Platform_Wakeup_PDS_Enable(uint8_t enable);

QCC74x_Err_Type GLB_Sel_MCU_TMR_GPIO_Clock(uint8_t gpioPin);
QCC74x_Err_Type GLB_Set_Chip_Clock_Out0_Sel(uint8_t clkOutType);
QCC74x_Err_Type GLB_Set_Chip_Clock_Out1_Sel(uint8_t clkOutType);
QCC74x_Err_Type GLB_Set_Chip_Clock_Out2_Sel(uint8_t clkOutType);
QCC74x_Err_Type GLB_Set_Chip_Clock_Out3_Sel(uint8_t clkOutType);


QCC74x_Err_Type GLB_BMX_TO_Init(BMX_TO_Cfg_Type *BmxCfg);
uint8_t GLB_Get_BMX_TO_Status(void);
QCC74x_Err_Type GLB_Clr_BMX_TO_Status(void);

QCC74x_Err_Type GLB_Set_Audio_AUTO_CLK(uint8_t divEn);
QCC74x_Err_Type GLB_Set_Audio_ADC_CLK(uint8_t enable, uint8_t div);
QCC74x_Err_Type GLB_Set_Audio_SOLO_CLK(uint8_t enable, uint8_t div);

QCC74x_Err_Type GLB_Invert_ETH_RX_CLK(uint8_t enable);
QCC74x_Err_Type GLB_Invert_ETH_TX_CLK(uint8_t enable);
QCC74x_Err_Type GLB_Invert_ETH_REF_O_CLK(uint8_t enable);
QCC74x_Err_Type GLB_Set_ETH_REF_O_CLK_Sel(uint8_t clkSel);

QCC74x_Err_Type GLB_Set_CAM_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);
QCC74x_Err_Type GLB_Set_SDH_CLK(uint8_t enable, uint8_t clkSel, uint8_t div);

QCC74x_Err_Type GLB_Config_SDIO_Host_Reset_System(uint8_t enable);
QCC74x_Err_Type GLB_Config_SDIO_Host_Reset_SDU(uint8_t enable);
QCC74x_Err_Type GLB_Config_SDIO_Host_Interrupt_CPU(uint8_t enable);

QCC74x_Err_Type GLB_UART_Sig_Swap_Set(uint8_t group, uint8_t swap);
QCC74x_Err_Type GLB_Swap_MCU_SPI_0_MOSI_With_MISO(QCC74x_Fun_Type newState);
QCC74x_Err_Type GLB_Set_MCU_SPI_0_ACT_MOD_Sel(uint8_t mod);
QCC74x_Err_Type GLB_Set_SFlash_IO_PARM(uint8_t selEmbedded, uint8_t swapIo3Io0, uint8_t swapIo2Cs);
QCC74x_Err_Type GLB_Set_SFlash2_IO_PARM(uint8_t swapIo3Io0);

QCC74x_Err_Type GLB_Clr_Reset_Reason(void);
QCC74x_Err_Type GLB_Get_Reset_Reason(GLB_RESET_RECORD_Type *reason);

QCC74x_Err_Type GLB_AHB_MCU_Software_Reset(uint8_t swrst);
QCC74x_Err_Type GLB_PER_Clock_Gate(uint64_t ips);
QCC74x_Err_Type GLB_PER_Clock_UnGate(uint64_t ips);
QCC74x_Err_Type GLB_PLL_CGEN_Clock_Gate(uint8_t clk);
QCC74x_Err_Type GLB_PLL_CGEN_Clock_UnGate(uint8_t clk);
QCC74x_Err_Type GLB_Set_PKA_CLK_Sel(uint8_t clkSel);
QCC74x_Err_Type GLB_MCU_SW_System_Reset(uint8_t sysPart);
QCC74x_Err_Type GLB_SW_System_Reset(void);
QCC74x_Err_Type GLB_SW_CPU_Reset(void);
QCC74x_Err_Type GLB_SW_POR_Reset(void);
QCC74x_Err_Type GLB_Disrst_Set(uint8_t enable, uint8_t disrst);

QCC74x_Err_Type GLB_Set_Auto_Calc_Xtal_Type(uint8_t calcXtalType);
QCC74x_Err_Type GLB_Get_Auto_Calc_Xtal_Type(uint8_t *calcXtalType);
QCC74x_Err_Type GLB_Set_Flash_Id_Value(uint32_t idValue);
uint32_t GLB_Get_Flash_Id_Value(void);

QCC74x_Err_Type GLB_Trim_Ldo18ioVoutSel(void);
QCC74x_Err_Type GLB_Trim_Ldo18ioBypass(void);
QCC74x_Err_Type GLB_Trim_Ldo18ioVoutTrim(void);
void GLB_Power_Down_Ldo18ioVout(void);

QCC74x_Err_Type GLB_Set_SRAM_RET(uint32_t value);
uint32_t GLB_Get_SRAM_RET(void);
QCC74x_Err_Type GLB_Set_SRAM_SLP(uint32_t value);
uint32_t GLB_Get_SRAM_SLP(void);
QCC74x_Err_Type GLB_Set_SRAM_PARM(uint32_t value);
uint32_t GLB_Get_SRAM_PARM(void);
QCC74x_Err_Type GLB_Set_EM_Sel(uint8_t emType);
QCC74x_Err_Type GLB_Set_PSRAMB_CLK_Sel(uint8_t enable, uint8_t clkSel, uint8_t div);

QCC74x_Err_Type GLB_Set_Slave_Grp_0_CLK(uint8_t slave, uint8_t enable, GLB_SLAVE_GRP_0_CLK_SEL_Type clkSel, uint32_t div);

QCC74x_Err_Type GLB_Config_WIFI_PLL(uint8_t xtalType, const GLB_WA_PLL_Cfg_Type *pllCfgList);
QCC74x_Err_Type GLB_Config_AUDIO_PLL(uint8_t xtalType, const GLB_WA_PLL_Cfg_Type *pllCfgList);
QCC74x_Err_Type GLB_Config_AUDIO_PLL_To_384M(void);
QCC74x_Err_Type GLB_Config_AUDIO_PLL_To_400M(void);

QCC74x_Err_Type GLB_Config_AUDIO_PLL_To_451P58M(void);
QCC74x_Err_Type GLB_Config_AUDIO_PLL_To_491P52M(void);

void glb_40M_delay_us(uint32_t us);
QCC74x_Err_Type GLB_Fast_Power_On_WIFIPLL(const GLB_WA_PLL_Cfg_Type *const cfg, uint8_t waitStable);
QCC74x_Err_Type GLB_Fast_Power_On_XTAL_40M_And_WIFIPLL(void);
QCC74x_Err_Type GLB_Fast_Set_MCU_System_CLK_Div(uint8_t mcuClkDiv, uint8_t mcuPBclkDiv);
QCC74x_Err_Type GLB_Fast_Set_MCU_System_CLK(uint8_t clkFreq);

uint8_t GLB_Get_Package_Type(void);
QCC74x_Sts_Type GLB_Get_PAD_Bonging_to_GND_Sts(void);
# 13 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_psram.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/psram_reg.h" 1
# 890 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/psram_reg.h"
struct psram_reg {

    union {
        struct {
            uint32_t reg_vendor_sel : 3;
            uint32_t reserved_3 : 1;
            uint32_t reg_ap_mr : 3;
            uint32_t reserved_7 : 1;
            uint32_t reg_wb_reg_sel : 3;
            uint32_t reserved_11 : 1;
            uint32_t reg_config_w_pusle : 1;
            uint32_t reg_config_r_pusle : 1;
            uint32_t sts_config_w_done : 1;
            uint32_t sts_config_r_done : 1;
            uint32_t reg_config_req : 1;
            uint32_t reg_config_gnt : 1;
            uint32_t reg_x16_mode : 1;
            uint32_t reg_wb_hyper3 : 1;
            uint32_t reg_pck_s_div : 3;
            uint32_t reg_clkn_free : 1;
            uint32_t reserved_24_27 : 4;
            uint32_t reg_linear_bnd_b : 4;
        } BF;
        uint32_t WORD;
    } psram_configure;


    union {
        struct {
            uint32_t reg_wc_sw : 7;
            uint32_t reserved_7 : 1;
            uint32_t reg_wc_sw_en : 1;
            uint32_t reg_state_hold_tick : 1;
            uint32_t reg_dqs_latch_inv : 1;
            uint32_t reg_wb_bl2_mask : 1;
            uint32_t reg_force_ceb_low : 1;
            uint32_t reg_force_ceb_high : 1;
            uint32_t reg_psram_resetb : 1;
            uint32_t reg_ck_edge_nali : 1;
            uint32_t sts_config_read : 16;
        } BF;
        uint32_t WORD;
    } psram_manual_control;


    union {
        struct {
            uint32_t reg_mask_w_fifo_cnt : 16;
            uint32_t reg_mask_r_fifo_rem : 16;
        } BF;
        uint32_t WORD;
    } fifo_thres_control;


    union {
        struct {
            uint32_t reg_hold_cycle_sw : 7;
            uint32_t reg_hc_sw_en : 1;
            uint32_t reg_dqs_rel_val : 7;
            uint32_t reserved_15 : 1;
            uint32_t reg_pwrap_sw_sht_b : 4;
            uint32_t reserved_20_22 : 3;
            uint32_t reg_pwrap_sw_en : 1;
            uint32_t reg_addr_mask : 8;
        } BF;
        uint32_t WORD;
    } psram_manual_control2;


    union {
        struct {
            uint32_t reg_wb_latency : 4;
            uint32_t reg_wb_drive_st : 3;
            uint32_t reg_wb_hybrid_en : 1;
            uint32_t reg_wb_burst_length : 3;
            uint32_t reserved_11 : 1;
            uint32_t reg_wb_fix_latency : 1;
            uint32_t reg_wb_dpd_dis : 1;
            uint32_t reserved_14_15 : 2;
            uint32_t reg_wb_pasr : 5;
            uint32_t reserved_21_23 : 3;
            uint32_t reg_wb_hybrid_slp : 1;
            uint32_t reg_wb_linear_dis : 1;
            uint32_t reserved_26_28 : 3;
            uint32_t reg_wb_ipd : 1;
            uint32_t reg_wb_mclk_type : 1;
            uint32_t reg_wb_sw_rst : 1;
        } BF;
        uint32_t WORD;
    } winbond_psram_configure;


    union {
        struct {
            uint32_t sts_wb_latency : 4;
            uint32_t sts_wb_drive_st : 3;
            uint32_t sts_wb_hybrid_en : 1;
            uint32_t sts_wb_burst_length : 3;
            uint32_t reserved_11 : 1;
            uint32_t sts_wb_fix_latency : 1;
            uint32_t sts_wb_dpd_dis : 1;
            uint32_t reserved_14_15 : 2;
            uint32_t sts_wb_pasr : 5;
            uint32_t reserved_21_23 : 3;
            uint32_t sts_wb_hybrid_slp : 1;
            uint32_t reserved_25_29 : 5;
            uint32_t sts_wb_mclk_type : 1;
            uint32_t reserved_31 : 1;
        } BF;
        uint32_t WORD;
    } winbond_psram_status;


    union {
        struct {
            uint32_t reg_wb_zq_code : 4;
            uint32_t reserved_4_31 : 28;
        } BF;
        uint32_t WORD;
    } winbond_psram_configure2;


    uint8_t RESERVED0x1c[4];


    union {
        struct {
            uint32_t reg_ap_burst_length : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t reg_ap_burst_type : 1;
            uint32_t reg_ap_rbx : 1;
            uint32_t reg_ap_dpd : 1;
            uint32_t reg_ap_sleep : 1;
            uint32_t reg_ap_pasr : 3;
            uint32_t reserved_11 : 1;
            uint32_t reg_ap_w_latency_code : 3;
            uint32_t reserved_15 : 1;
            uint32_t reg_ap_drive_st : 2;
            uint32_t reg_ap_rf : 2;
            uint32_t reg_ap_r_latency_code : 3;
            uint32_t reserved_23 : 1;
            uint32_t reg_ap_r_latency_type : 1;
            uint32_t reg_ap_linear_dis : 1;
            uint32_t reserved_26_27 : 2;
            uint32_t reg_glb_reset_pulse : 1;
            uint32_t reserved_29_31 : 3;
        } BF;
        uint32_t WORD;
    } apmemory_psram_configure;


    union {
        struct {
            uint32_t sts_ap_burst_length : 2;
            uint32_t reserved_2_3 : 2;
            uint32_t sts_ap_burst_type : 1;
            uint32_t sts_ap_rbx : 1;
            uint32_t sts_ap_x16_mode : 1;
            uint32_t reserved_7 : 1;
            uint32_t sts_ap_pasr : 3;
            uint32_t reserved_11 : 1;
            uint32_t sts_ap_w_latency_code : 3;
            uint32_t reserved_15 : 1;
            uint32_t sts_ap_drive_st : 2;
            uint32_t sts_ap_rf : 2;
            uint32_t sts_ap_r_latency_code : 3;
            uint32_t reserved_23 : 1;
            uint32_t sts_ap_r_latency_type : 1;
            uint32_t reserved_25_31 : 7;
        } BF;
        uint32_t WORD;
    } apmemory_psram_status;


    uint8_t RESERVED0x28[8];


    union {
        struct {
            uint32_t reg_adq_rel_val : 7;
            uint32_t reserved_7 : 1;
            uint32_t reg_wrap2incr_en : 1;
            uint32_t reserved_9_15 : 7;
            uint32_t reg_aph_rwds_thre_sw : 6;
            uint32_t reserved_22_31 : 10;
        } BF;
        uint32_t WORD;
    } psram_manual_control3;


    uint8_t RESERVED0x34[76];


    union {
        struct {
            uint32_t reg_delay_sel_o_dqs_oen0 : 8;
            uint32_t reg_delay_sel_o_ceb : 8;
            uint32_t reg_delay_sel_o_clk_n : 8;
            uint32_t reg_delay_sel_o_clk : 8;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl0;


    union {
        struct {
            uint32_t reg_delay_sel_o_adq1 : 8;
            uint32_t reg_delay_sel_o_adq0 : 8;
            uint32_t reg_delay_sel_o_adq_oen0 : 8;
            uint32_t reg_delay_sel_o_dqs0 : 8;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl1;


    union {
        struct {
            uint32_t reg_delay_sel_o_adq5 : 8;
            uint32_t reg_delay_sel_o_adq4 : 8;
            uint32_t reg_delay_sel_o_adq3 : 8;
            uint32_t reg_delay_sel_o_adq2 : 8;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl2;


    union {
        struct {
            uint32_t reg_delay_sel_i_adq1 : 8;
            uint32_t reg_delay_sel_i_adq0 : 8;
            uint32_t reg_delay_sel_o_adq7 : 8;
            uint32_t reg_delay_sel_o_adq6 : 8;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl3;


    union {
        struct {
            uint32_t reg_delay_sel_i_adq5 : 8;
            uint32_t reg_delay_sel_i_adq4 : 8;
            uint32_t reg_delay_sel_i_adq3 : 8;
            uint32_t reg_delay_sel_i_adq2 : 8;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl4;


    union {
        struct {
            uint32_t reg_delay_sel_i_dqs0 : 16;
            uint32_t reg_delay_sel_i_adq7 : 8;
            uint32_t reg_delay_sel_i_adq6 : 8;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl5;


    union {
        struct {
            uint32_t reserved_0_15 : 16;
            uint32_t reg_delay_sel_o_adq_oen1 : 8;
            uint32_t reg_delay_sel_o_dqs1 : 8;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrl6;


    uint8_t RESERVED0x9c[16];


    union {
        struct {
            uint32_t reg_delay_sel_o_dqs_mask : 8;
            uint32_t reserved_8_31 : 24;
        } BF;
        uint32_t WORD;
    } psram_intf_delay_ctrlB;


    uint8_t RESERVED0xb0[16];


    union {
        struct {
            uint32_t reg_psram_dbg_en : 1;
            uint32_t reserved_1_3 : 3;
            uint32_t reg_psram_dbg_sel : 4;
            uint32_t reserved_8_31 : 24;
        } BF;
        uint32_t WORD;
    } psram_dbg_sel;


    uint8_t RESERVED0xc4[44];


    union {
        struct {
            uint32_t reg_psram_dummy_reg : 32;
        } BF;
        uint32_t WORD;
    } psram_dummy_reg;


    union {
        struct {
            uint32_t reg_timeout_en : 1;
            uint32_t reg_timeout_clr : 1;
            uint32_t sts_timeout : 1;
            uint32_t reserved_3_15 : 13;
            uint32_t reg_timeout_cnt : 12;
            uint32_t reserved_28_31 : 4;
        } BF;
        uint32_t WORD;
    } psram_timeout_reg;


    uint8_t RESERVED0xf8[8];


    union {
        struct {
            uint32_t reg_rough_sel_o_dqs_oen0 : 8;
            uint32_t reg_rough_sel_o_ceb : 8;
            uint32_t reg_rough_sel_o_clk_n : 8;
            uint32_t reg_rough_sel_o_clk : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl0;


    union {
        struct {
            uint32_t reg_rough_sel_o_adq1 : 8;
            uint32_t reg_rough_sel_o_adq0 : 8;
            uint32_t reg_rough_sel_o_adq_oen0 : 8;
            uint32_t reg_rough_sel_o_dqs0 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl1;


    union {
        struct {
            uint32_t reg_rough_sel_o_adq5 : 8;
            uint32_t reg_rough_sel_o_adq4 : 8;
            uint32_t reg_rough_sel_o_adq3 : 8;
            uint32_t reg_rough_sel_o_adq2 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl2;


    union {
        struct {
            uint32_t reg_rough_sel_i_adq1 : 8;
            uint32_t reg_rough_sel_i_adq0 : 8;
            uint32_t reg_rough_sel_o_adq7 : 8;
            uint32_t reg_rough_sel_o_adq6 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl3;


    union {
        struct {
            uint32_t reg_rough_sel_i_adq5 : 8;
            uint32_t reg_rough_sel_i_adq4 : 8;
            uint32_t reg_rough_sel_i_adq3 : 8;
            uint32_t reg_rough_sel_i_adq2 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl4;


    union {
        struct {
            uint32_t reg_rough_sel_i_dqs0 : 16;
            uint32_t reg_rough_sel_i_adq7 : 8;
            uint32_t reg_rough_sel_i_adq6 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl5;


    union {
        struct {
            uint32_t reg_rough_sel_o_adq9 : 8;
            uint32_t reg_rough_sel_o_adq8 : 8;
            uint32_t reg_rough_sel_o_adq_oen1 : 8;
            uint32_t reg_rough_sel_o_dqs1 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl6;


    union {
        struct {
            uint32_t reg_rough_sel_o_adq13 : 8;
            uint32_t reg_rough_sel_o_adq12 : 8;
            uint32_t reg_rough_sel_o_adq11 : 8;
            uint32_t reg_rough_sel_o_adq10 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl7;


    union {
        struct {
            uint32_t reg_rough_sel_i_adq9 : 8;
            uint32_t reg_rough_sel_i_adq8 : 8;
            uint32_t reg_rough_sel_o_adq15 : 8;
            uint32_t reg_rough_sel_o_adq14 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl8;


    union {
        struct {
            uint32_t reg_rough_sel_i_adq13 : 8;
            uint32_t reg_rough_sel_i_adq12 : 8;
            uint32_t reg_rough_sel_i_adq11 : 8;
            uint32_t reg_rough_sel_i_adq10 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrl9;


    union {
        struct {
            uint32_t reg_rough_sel_i_dqs1 : 16;
            uint32_t reg_rough_sel_i_adq15 : 8;
            uint32_t reg_rough_sel_i_adq14 : 8;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrlA;


    union {
        struct {
            uint32_t reg_rough_sel_o_dqs_mask : 8;
            uint32_t reg_rough_sel_o_dqs_oen1 : 8;
            uint32_t reserved_16_31 : 16;
        } BF;
        uint32_t WORD;
    } psram_rough_delay_ctrlB;
};

typedef volatile struct psram_reg psram_reg_t;
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_psram.h" 2
# 42 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_psram.h"
typedef enum {
    PSRAM0_ID,
} PSRAM_ID_Type;




typedef enum {
    PSRAM_CTRL_X8_MODE,
    PSRAM_CTRL_X16_MODE,
} PSRAM_Ctrl_Io_Mode_Type;




typedef enum {
    PSRAM_CTRL_VENDOR_WINBOND = 0x1,
    PSRAM_CTRL_VENDOR_APMEM_EXCLUDE_4MB = 0x2,
    PSRAM_CTRL_VENDOR_APMEM_4MB = 0x4,
} PSRAM_Ctrl_Vendor_Type;




typedef enum {
    PSRAM_SIZE_4MB = 0x3,
    PSRAM_SIZE_8MB = 0x7,
    PSRAM_SIZE_16MB = 0xf,
    PSRAM_SIZE_32MB = 0x1f,
} PSRAM_Ctrl_Size_Type;




typedef enum {
    PSRAM_WINBOND_REG_ID0,
    PSRAM_WINBOND_REG_ID1,
    PSRAM_WINBOND_REG_CR0,
    PSRAM_WINBOND_REG_CR1,
    PSRAM_WINBOND_REG_CR2,
    PSRAM_WINBOND_REG_CR3,
    PSRAM_WINBOND_REG_CR4,
} PSRAM_Ctrl_Winbond_Cfg_Reg_Type;




typedef enum {
    PSRAM_APMEM_REG_0 = 0,
    PSRAM_APMEM_REG_1,
    PSRAM_APMEM_REG_2,
    PSRAM_APMEM_REG_3,
    PSRAM_APMEM_REG_4,
    PSRAM_APMEM_REG_5,
    PSRAM_APMEM_REG_6,
    PSRAM_APMEM_REG_8,
} PSRAM_Ctrl_ApMem_Cfg_Reg_Type;




typedef enum {
    PSRAM_WINBOND_5_CLOCKS_LATENCY,
    PSRAM_WINBOND_6_CLOCKS_LATENCY,
    PSRAM_WINBOND_7_CLOCKS_LATENCY,
    PSRAM_WINBOND_3_CLOCKS_LATENCY = 0xE,
    PSRAM_WINBOND_4_CLOCKS_LATENCY = 0xF,
    PSRAM_WINBOND_14_CLOCKS_LATENCY = 0x7,
    PSRAM_WINBOND_19_CLOCKS_LATENCY = 0x9,
} PSRAM_Latency_Winbond_Type;




typedef enum {
    PSRAM_HYBRID_BURST,
    PSRAM_WRAPPED_BURST,
} PSRAM_Burst_Type;




typedef enum {
    PSRAM_APMEM_3_CLOCKS_LATENCY,
    PSRAM_APMEM_4_CLOCKS_LATENCY = 0x4,
    PSRAM_APMEM_5_CLOCKS_LATENCY = 0x2,
    PSRAM_APMEM_6_CLOCKS_LATENCY = 0x6,
    PSRAM_APMEM_7_CLOCKS_LATENCY = 0x1,
} PSRAM_Latency_ApMem_Type;
# 169 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_psram.h"
typedef enum {
    PSRAM_APMEM_DRIVE_STRENGTH_25_OHMS,
    PSRAM_APMEM_DRIVE_STRENGTH_50_OHMS,
    PSRAM_APMEM_DRIVE_STRENGTH_100_OHMS,
    PSRAM_APMEM_DRIVE_STRENGTH_200_OHMS,
} PSRAM_ApMem_Drive_Strength;




typedef enum {
    PSRAM_WINBOND_BURST_LENGTH_128_BYTES = 0x4,
    PSRAM_WINBOND_BURST_LENGTH_64_BYTES,
    PSRAM_WINBOND_BURST_LENGTH_16_BYTES,
    PSRAM_WINBOND_BURST_LENGTH_32_BYTES,
    PSRAM_WINBOND_BURST_LENGTH_512_BYTES,
} PSRAM_Winbond_Burst_Length;




typedef enum {
    PSRAM_APMEM_BURST_LENGTH_16_BYTES,
    PSRAM_APMEM_BURST_LENGTH_32_BYTES,
    PSRAM_APMEM_BURST_LENGTH_64_BYTES,
    PSRAM_APMEM_BURST_LENGTH_1K_FOR_APS64_2K_FOR_APS256,
} PSRAM_ApMem_Burst_Length;




typedef enum {
    PSRAM_VARIALBE_INITIAL_LATENCY,
    PSRAM_FIXED_2_TIMES_INITIAL_LATENCY,
} PSRAM_Fixed_Latency_Enable;




typedef enum {
    PSRAM_DPD_ENTER,
    PSRAM_DPD_NORMAL,
} PSRAM_Deep_Power_Down;




typedef enum {
    PSRAM_PARTIAL_REFRESH_FULL,
    PSRAM_PARTIAL_REFRESH_BOTTOM_1TO2,
    PSRAM_PARTIAL_REFRESH_BOTTOM_1TO4,
    PSRAM_PARTIAL_REFRESH_BOTTOM_1TO8,
    PSRAM_PARTIAL_REFRESH_NONE,
    PSRAM_PARTIAL_REFRESH_TOP_1TO2,
    PSRAM_PARTIAL_REFRESH_TOP_1TO4,
    PSRAM_PARTIAL_REFRESH_TOP_1TO8,
} PSRAM_Partial_Array_Refresh;




typedef enum {
    PSRAM_APMEM_FAST_REFRESH,
    PSRAM_APMEM_SLOW_REFRESH,
} PSRAM_ApMem_Refresh_Speed;




typedef enum {
    PSRAM_HYBRID_SLEEP_DISABLE,
    PSRAM_HYBRID_SLEEP_ENABLE,
} PSRAM_Hybrid_Sleep_Mode;




typedef enum {
    PSRAM_CLOCK_DIFF,
    PSRAM_CLOCK_SINGLE,
} PSRAM_Clock_Type;




typedef struct
{
    PSRAM_Ctrl_Vendor_Type vendor;
    PSRAM_Ctrl_Io_Mode_Type ioMode;
    PSRAM_Ctrl_Size_Type size;
    uint32_t dqs_delay;
} PSRAM_Ctrl_Cfg_Type;




typedef struct
{
    QCC74x_Fun_Type rst;
    PSRAM_Clock_Type clockType;
    QCC74x_Fun_Type inputPowerDownMode;
    QCC74x_Fun_Type linear_dis;
    QCC74x_Fun_Type hybridSleepMode;
    PSRAM_Partial_Array_Refresh PASR;
    QCC74x_Fun_Type disDeepPowerDownMode;
    QCC74x_Fun_Type fixedLatency;
    PSRAM_Winbond_Burst_Length burstLen;
    PSRAM_Burst_Type burstType;
    uint8_t driveStrength;
    PSRAM_Latency_Winbond_Type latency;
} PSRAM_Winbond_Cfg_Type;




typedef struct
{
    QCC74x_Fun_Type rst;
    QCC74x_Fun_Type fixedLatency;
    PSRAM_Latency_ApMem_Type readLatency;
    PSRAM_ApMem_Refresh_Speed refreshFreq;
    PSRAM_ApMem_Drive_Strength driveStrength;
    PSRAM_Latency_ApMem_Type writeLatency;
    PSRAM_Partial_Array_Refresh PASR;
    QCC74x_Fun_Type halfSleepModeEnable;
    QCC74x_Fun_Type deepPowerDownModeEnable;
    QCC74x_Fun_Type crossBoundaryEnable;

    PSRAM_Burst_Type burstType;
    PSRAM_ApMem_Burst_Length burstLen;
} PSRAM_APMemory_Cfg_Type;
# 460 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_psram.h"
void PSram_Ctrl_Init(PSRAM_ID_Type PSRAM_ID, PSRAM_Ctrl_Cfg_Type *psramCtrlCfg);
QCC74x_Err_Type PSram_Ctrl_Winbond_Read_Reg(PSRAM_ID_Type PSRAM_ID, PSRAM_Ctrl_Winbond_Cfg_Reg_Type reg_addr, uint16_t *regVal);
QCC74x_Err_Type PSram_Ctrl_Winbond_Write_Reg(PSRAM_ID_Type PSRAM_ID, PSRAM_Ctrl_Winbond_Cfg_Reg_Type reg_addr,
                                         PSRAM_Winbond_Cfg_Type *reg_cfg);
QCC74x_Err_Type PSram_Ctrl_ApMem_Read_Reg(PSRAM_ID_Type PSRAM_ID, PSRAM_Ctrl_ApMem_Cfg_Reg_Type reg_addr, uint16_t *regVal);
QCC74x_Err_Type PSram_Ctrl_ApMem_Write_Reg(PSRAM_ID_Type PSRAM_ID, PSRAM_Ctrl_ApMem_Cfg_Reg_Type reg_addr,
                                       PSRAM_APMemory_Cfg_Type *reg_cfg);
void PSram_Ctrl_ApMem_Reset(PSRAM_ID_Type PSRAM_ID);
void PSram_Ctrl_CK_Sel(PSRAM_ID_Type PSRAM_ID, PSRAM_Clock_Type clkSel);
void PSram_Ctrl_Winbond_Reset(PSRAM_ID_Type PSRAM_ID);
uint8_t PSram_Ctrl_Get_Timeout_Flag(PSRAM_ID_Type PSRAM_ID);
void PSram_Ctrl_Clear_Timout_Flag(PSRAM_ID_Type PSRAM_ID);
void PSram_Ctrl_Debug_Timout(PSRAM_ID_Type PSRAM_ID, uint8_t enable, uint32_t timeoutThr);
# 14 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2
# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_tzc_sec.h" 1



# 1 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/tzc_sec_reg.h" 1
# 1746 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/hardware/tzc_sec_reg.h"
struct tzc_sec_reg {

    uint8_t RESERVED0x0[64];


    union {
        struct {
            uint32_t tzc_rom_tzsrg_r0_id_en : 4;
            uint32_t tzc_rom_tzsrg_r1_id_en : 4;
            uint32_t tzc_rom_tzsrg_r2_id_en : 4;
            uint32_t tzc_rom_tzsrg_rx_id_en : 4;
            uint32_t tzc_rom_tzsrg_r0_en : 1;
            uint32_t tzc_rom_tzsrg_r1_en : 1;
            uint32_t tzc_rom_tzsrg_r2_en : 1;
            uint32_t tzc_rom_tzsrg_rx_en : 1;
            uint32_t reserved_20_21 : 2;
            uint32_t tzc_bus_rmp_en : 1;
            uint32_t tzc_bus_rmp_en_lock : 1;
            uint32_t tzc_rom_tzsrg_r0_lock : 1;
            uint32_t tzc_rom_tzsrg_r1_lock : 1;
            uint32_t tzc_rom_tzsrg_r2_lock : 1;
            uint32_t tzc_rom_tzsrg_rx_lock : 1;
            uint32_t tzc_sboot_done : 4;
        }BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_ctrl;


    union {
        struct {
            uint32_t tzc_rom_tzsrg_adr_mask : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_rom_tzsrg_adr_mask_lock : 1;
            uint32_t reserved_17_31 : 15;
        }BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_adr_mask;


    union {
        struct {
            uint32_t tzc_rom_tzsrg_r0_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_rom_tzsrg_r0_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r0;


    union {
        struct {
            uint32_t tzc_rom_tzsrg_r1_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_rom_tzsrg_r1_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r1;


    union {
        struct {
            uint32_t tzc_rom_tzsrg_r2_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_rom_tzsrg_r2_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r3;


    uint8_t RESERVED0x58[168];


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t tzc_usb_tzmid : 1;
            uint32_t tzc_wifi_tzmid : 1;
            uint32_t tzc_cci_tzmid : 1;
            uint32_t tzc_sdhm_tzmid : 1;
            uint32_t tzc_emacA_tzmid : 1;
            uint32_t tzc_cpu_tzmid : 1;
            uint32_t tzc_dma_tzmid : 1;
            uint32_t reserved_9_10 : 2;
            uint32_t tzc_sdum_tzmid : 1;
            uint32_t reserved_12_17 : 6;
            uint32_t tzc_usb_tzmid_sel : 1;
            uint32_t tzc_wifi_tzmid_sel : 1;
            uint32_t tzc_cci_tzmid_sel : 1;
            uint32_t tzc_sdhm_tzmid_sel : 1;
            uint32_t tzc_emacA_tzmid_sel : 1;
            uint32_t tzc_cpu_tzmid_sel : 1;
            uint32_t tzc_dma_tzmid_sel : 1;
            uint32_t reserved_25_26 : 2;
            uint32_t tzc_sdum_tzmid_sel : 1;
            uint32_t reserved_28_31 : 4;
        }BF;
        uint32_t WORD;
    } tzc_bmx_tzmid;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t tzc_usb_tzmid_lock : 1;
            uint32_t tzc_wifi_tzmid_lock : 1;
            uint32_t tzc_cci_tzmid_lock : 1;
            uint32_t tzc_sdhm_tzmid_lock : 1;
            uint32_t tzc_emacA_tzmid_lock : 1;
            uint32_t tzc_cpu_tzmid_lock : 1;
            uint32_t tzc_dma_tzmid_lock : 1;
            uint32_t reserved_9_10 : 2;
            uint32_t tzc_sdum_tzmid_lock : 1;
            uint32_t reserved_12_31 : 20;
        }BF;
        uint32_t WORD;
    } tzc_bmx_tzmid_lock;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t tzc_bmx_dma_tzsid_en : 2;
            uint32_t reserved_4_5 : 2;
            uint32_t tzc_bmx_pwr_tzsid_en : 2;
            uint32_t tzc_bmx_sdh_tzsid_en : 2;
            uint32_t tzc_bmx_emac_tzsid_en : 2;
            uint32_t tzc_bmx_sdu_tzsid_en : 2;
            uint32_t reserved_14_16 : 3;
            uint32_t tzc_bmx_dma_tzsid_lock : 1;
            uint32_t reserved_18 : 1;
            uint32_t tzc_bmx_pwr_tzsid_lock : 1;
            uint32_t tzc_bmx_sdh_tzsid_lock : 1;
            uint32_t tzc_bmx_emac_tzsid_lock : 1;
            uint32_t tzc_bmx_sdu_tzsid_lock : 1;
            uint32_t reserved_23_31 : 9;
        }BF;
        uint32_t WORD;
    } tzc_bmx_s0;


    union {
        struct {
            uint32_t tzc_bmx_s10_tzsid_en : 2;
            uint32_t tzc_bmx_s11_tzsid_en : 2;
            uint32_t tzc_bmx_s12_tzsid_en : 2;
            uint32_t tzc_bmx_s13_tzsid_en : 2;
            uint32_t tzc_bmx_s14_tzsid_en : 2;
            uint32_t tzc_bmx_s15_tzsid_en : 2;
            uint32_t tzc_bmx_s16_tzsid_en : 2;
            uint32_t tzc_bmx_s17_tzsid_en : 2;
            uint32_t tzc_bmx_s18_tzsid_en : 2;
            uint32_t tzc_bmx_s19_tzsid_en : 2;
            uint32_t tzc_bmx_s1a_tzsid_en : 2;
            uint32_t tzc_bmx_s1b_tzsid_en : 2;
            uint32_t tzc_bmx_s1c_tzsid_en : 2;
            uint32_t tzc_bmx_s1d_tzsid_en : 2;
            uint32_t tzc_bmx_s1e_tzsid_en : 2;
            uint32_t tzc_bmx_s1f_tzsid_en : 2;
        }BF;
        uint32_t WORD;
    } tzc_bmx_s1;


    union {
        struct {
            uint32_t tzc_bmx_s20_tzsid_en : 2;
            uint32_t tzc_bmx_s21_tzsid_en : 2;
            uint32_t tzc_bmx_s22_tzsid_en : 2;
            uint32_t tzc_bmx_s23_tzsid_en : 2;
            uint32_t tzc_bmx_s24_tzsid_en : 2;
            uint32_t tzc_bmx_s25_tzsid_en : 2;
            uint32_t tzc_bmx_s26_tzsid_en : 2;
            uint32_t tzc_bmx_s27_tzsid_en : 2;
            uint32_t tzc_bmx_s28_tzsid_en : 2;
            uint32_t tzc_bmx_s29_tzsid_en : 2;
            uint32_t tzc_bmx_s2a_tzsid_en : 2;
            uint32_t tzc_bmx_s2b_tzsid_en : 2;
            uint32_t tzc_bmx_s2c_tzsid_en : 2;
            uint32_t tzc_bmx_s2d_tzsid_en : 2;
            uint32_t tzc_bmx_s2e_tzsid_en : 2;
            uint32_t tzc_bmx_s2f_tzsid_en : 2;
        }BF;
        uint32_t WORD;
    } tzc_bmx_s2;


    union {
        struct {
            uint32_t tzc_bmx_s10_tzsid_lock : 1;
            uint32_t tzc_bmx_s11_tzsid_lock : 1;
            uint32_t tzc_bmx_s12_tzsid_lock : 1;
            uint32_t tzc_bmx_s13_tzsid_lock : 1;
            uint32_t tzc_bmx_s14_tzsid_lock : 1;
            uint32_t tzc_bmx_s15_tzsid_lock : 1;
            uint32_t tzc_bmx_s16_tzsid_lock : 1;
            uint32_t tzc_bmx_s17_tzsid_lock : 1;
            uint32_t tzc_bmx_s18_tzsid_lock : 1;
            uint32_t tzc_bmx_s19_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a_tzsid_lock : 1;
            uint32_t tzc_bmx_s1b_tzsid_lock : 1;
            uint32_t tzc_bmx_s1c_tzsid_lock : 1;
            uint32_t tzc_bmx_s1d_tzsid_lock : 1;
            uint32_t tzc_bmx_s1e_tzsid_lock : 1;
            uint32_t tzc_bmx_s1f_tzsid_lock : 1;
            uint32_t tzc_bmx_s20_tzsid_lock : 1;
            uint32_t tzc_bmx_s21_tzsid_lock : 1;
            uint32_t tzc_bmx_s22_tzsid_lock : 1;
            uint32_t tzc_bmx_s23_tzsid_lock : 1;
            uint32_t tzc_bmx_s24_tzsid_lock : 1;
            uint32_t tzc_bmx_s25_tzsid_lock : 1;
            uint32_t tzc_bmx_s26_tzsid_lock : 1;
            uint32_t tzc_bmx_s27_tzsid_lock : 1;
            uint32_t tzc_bmx_s28_tzsid_lock : 1;
            uint32_t tzc_bmx_s29_tzsid_lock : 1;
            uint32_t tzc_bmx_s2a_tzsid_lock : 1;
            uint32_t tzc_bmx_s2b_tzsid_lock : 1;
            uint32_t tzc_bmx_s2c_tzsid_lock : 1;
            uint32_t tzc_bmx_s2d_tzsid_lock : 1;
            uint32_t tzc_bmx_s2e_tzsid_lock : 1;
            uint32_t tzc_bmx_s2f_tzsid_lock : 1;
        }BF;
        uint32_t WORD;
    } tzc_bmx_s_lock;


    union {
        struct {
            uint32_t tzc_bmx_s1a0_tzsid_en : 2;
            uint32_t tzc_bmx_s1a1_tzsid_en : 2;
            uint32_t tzc_bmx_s1a2_tzsid_en : 2;
            uint32_t tzc_bmx_s1a3_tzsid_en : 2;
            uint32_t tzc_bmx_s1a4_tzsid_en : 2;
            uint32_t tzc_bmx_s1a5_tzsid_en : 2;
            uint32_t tzc_bmx_s1a6_tzsid_en : 2;
            uint32_t tzc_bmx_s1a7_tzsid_en : 2;
            uint32_t tzc_bmx_s1a8_tzsid_en : 2;
            uint32_t tzc_bmx_s1a9_tzsid_en : 2;
            uint32_t tzc_bmx_s1aa_tzsid_en : 2;
            uint32_t tzc_bmx_s1ab_tzsid_en : 2;
            uint32_t tzc_bmx_s1ac_tzsid_en : 2;
            uint32_t tzc_bmx_s1ad_tzsid_en : 2;
            uint32_t tzc_bmx_s1ae_tzsid_en : 2;
            uint32_t tzc_bmx_s1af_tzsid_en : 2;
        }BF;
        uint32_t WORD;
    } tzc_bmx_s1a;


    union {
        struct {
            uint32_t tzc_bmx_s1a0_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a1_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a2_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a3_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a4_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a5_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a6_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a7_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a8_tzsid_lock : 1;
            uint32_t tzc_bmx_s1a9_tzsid_lock : 1;
            uint32_t tzc_bmx_s1aa_tzsid_lock : 1;
            uint32_t tzc_bmx_s1ab_tzsid_lock : 1;
            uint32_t tzc_bmx_s1ac_tzsid_lock : 1;
            uint32_t tzc_bmx_s1ad_tzsid_lock : 1;
            uint32_t tzc_bmx_s1ae_tzsid_lock : 1;
            uint32_t tzc_bmx_s1af_tzsid_lock : 1;
            uint32_t reserved_16_31 : 16;
        }BF;
        uint32_t WORD;
    } tzc_bmx_s1a_lock;


    uint8_t RESERVED0x120[32];


    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r0_id_en : 4;
            uint32_t tzc_ocram_tzsrg_r1_id_en : 4;
            uint32_t tzc_ocram_tzsrg_r2_id_en : 4;
            uint32_t tzc_ocram_tzsrg_rx_id_en : 4;
            uint32_t tzc_ocram_tzsrg_r0_en : 1;
            uint32_t tzc_ocram_tzsrg_r1_en : 1;
            uint32_t tzc_ocram_tzsrg_r2_en : 1;
            uint32_t tzc_ocram_tzsrg_rx_en : 1;
            uint32_t tzc_ocram_tzsrg_r0_lock : 1;
            uint32_t tzc_ocram_tzsrg_r1_lock : 1;
            uint32_t tzc_ocram_tzsrg_r2_lock : 1;
            uint32_t tzc_ocram_tzsrg_rx_lock : 1;
            uint32_t reserved_24_31 : 8;
        }BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_ctrl;


    union {
        struct {
            uint32_t tzc_ocram_tzsrg_adr_mask : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_ocram_tzsrg_adr_mask_lock : 1;
            uint32_t reserved_17_31 : 15;
        }BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_adr_mask;


    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r0_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_ocram_tzsrg_r0_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r0;


    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r1_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_ocram_tzsrg_r1_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r1;


    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r2_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_ocram_tzsrg_r2_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r3;


    uint8_t RESERVED0x158[40];


    union {
        struct {
            uint32_t tzc_wram_tzsrg_r0_id_en : 4;
            uint32_t tzc_wram_tzsrg_r1_id_en : 4;
            uint32_t tzc_wram_tzsrg_r2_id_en : 4;
            uint32_t tzc_wram_tzsrg_rx_id_en : 4;
            uint32_t tzc_wram_tzsrg_r0_en : 1;
            uint32_t tzc_wram_tzsrg_r1_en : 1;
            uint32_t tzc_wram_tzsrg_r2_en : 1;
            uint32_t tzc_wram_tzsrg_rx_en : 1;
            uint32_t tzc_wram_tzsrg_r0_lock : 1;
            uint32_t tzc_wram_tzsrg_r1_lock : 1;
            uint32_t tzc_wram_tzsrg_r2_lock : 1;
            uint32_t tzc_wram_tzsrg_rx_lock : 1;
            uint32_t reserved_24_31 : 8;
        }BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_ctrl;


    union {
        struct {
            uint32_t tzc_wram_tzsrg_adr_mask : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_wram_tzsrg_adr_mask_lock : 1;
            uint32_t reserved_17_31 : 15;
        }BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_adr_mask;


    union {
        struct {
            uint32_t tzc_wram_tzsrg_r0_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_wram_tzsrg_r0_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r0;


    union {
        struct {
            uint32_t tzc_wram_tzsrg_r1_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_wram_tzsrg_r1_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r1;


    union {
        struct {
            uint32_t tzc_wram_tzsrg_r2_end : 10;
            uint32_t reserved_10_15 : 6;
            uint32_t tzc_wram_tzsrg_r2_start : 10;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r3;


    union {
        struct {
            uint32_t tzc_mac_dbg_dis : 1;
            uint32_t reserved_1_31 : 31;
        }BF;
        uint32_t WORD;
    } tzc_wifi_dbg;


    uint8_t RESERVED0x19c[164];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_pdm_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_uart_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_i2c_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_timer_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_i2s_ctrl;


    uint8_t RESERVED0x254[44];


    union {
        struct {
            uint32_t tzc_sf_tzsrg_r0_id_en : 4;
            uint32_t tzc_sf_tzsrg_r1_id_en : 4;
            uint32_t tzc_sf_tzsrg_r2_id_en : 4;
            uint32_t tzc_sf_tzsrg_r3_id_en : 4;
            uint32_t tzc_sf_tzsrg_rx_id_en : 4;
            uint32_t tzc_sf_tzsrg_r0_en : 1;
            uint32_t tzc_sf_tzsrg_r1_en : 1;
            uint32_t tzc_sf_tzsrg_r2_en : 1;
            uint32_t tzc_sf_tzsrg_r3_en : 1;
            uint32_t tzc_sf_tzsrg_rx_en : 1;
            uint32_t tzc_sf_tzsrg_r0_lock : 1;
            uint32_t tzc_sf_tzsrg_r1_lock : 1;
            uint32_t tzc_sf_tzsrg_r2_lock : 1;
            uint32_t tzc_sf_tzsrg_r3_lock : 1;
            uint32_t tzc_sf_tzsrg_rx_lock : 1;
            uint32_t reserved_30_31 : 2;
        }BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_ctrl;


    union {
        struct {
            uint32_t tzc_sf_tzsrg_adr_mask : 19;
            uint32_t reserved_19_30 : 12;
            uint32_t tzc_sf_tzsrg_adr_mask_lock : 1;
        }BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_adr_mask;


    union {
        struct {
            uint32_t tzc_sf_tzsrg_r0_end : 16;
            uint32_t tzc_sf_tzsrg_r0_start : 16;
        }BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r0;


    union {
        struct {
            uint32_t tzc_sf_tzsrg_r1_end : 16;
            uint32_t tzc_sf_tzsrg_r1_start : 16;
        }BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r1;


    union {
        struct {
            uint32_t tzc_sf_tzsrg_r2_end : 16;
            uint32_t tzc_sf_tzsrg_r2_start : 16;
        }BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r2;


    union {
        struct {
            uint32_t tzc_sf_tzsrg_r3_end : 16;
            uint32_t tzc_sf_tzsrg_r3_start : 16;
        }BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r3;


    union {
        struct {
            uint32_t tzc_sf_tzsrg_r0_end_msb : 3;
            uint32_t reserved_3 : 1;
            uint32_t tzc_sf_tzsrg_r0_start_msb : 3;
            uint32_t reserved_7 : 1;
            uint32_t tzc_sf_tzsrg_r1_end_msb : 3;
            uint32_t reserved_11 : 1;
            uint32_t tzc_sf_tzsrg_r1_start_msb : 3;
            uint32_t reserved_15 : 1;
            uint32_t tzc_sf_tzsrg_r2_end_msb : 3;
            uint32_t reserved_19 : 1;
            uint32_t tzc_sf_tzsrg_r2_start_msb : 3;
            uint32_t reserved_23 : 1;
            uint32_t tzc_sf_tzsrg_r3_end_msb : 3;
            uint32_t reserved_27 : 1;
            uint32_t tzc_sf_tzsrg_r3_start_msb : 3;
            uint32_t reserved_31 : 1;
        }BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_msb;


    uint8_t RESERVED0x29c[100];


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t tzc_codec_tzmid : 1;
            uint32_t reserved_3_17 : 15;
            uint32_t tzc_codec_tzmid_sel : 1;
            uint32_t reserved_19_31 : 13;
        }BF;
        uint32_t WORD;
    } tzc_mm_bmx_tzmid;


    union {
        struct {
            uint32_t reserved_0_1 : 2;
            uint32_t tzc_codec_tzmid_lock : 1;
            uint32_t reserved_3_31 : 29;
        }BF;
        uint32_t WORD;
    } tzc_mm_bmx_tzmid_lock;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_bmx_s0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_bmx_s1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_bmx_s2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_bmx_s_lock0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_bmx_s_lock1;


    uint8_t RESERVED0x31c[36];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_adr_mask;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r3;


    uint8_t RESERVED0x358[8];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_adr_mask;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r3;


    uint8_t RESERVED0x378[8];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_adr_mask;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r3;


    uint8_t RESERVED0x398[8];


    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r0_id_en : 4;
            uint32_t tzc_psramb_tzsrg_r1_id_en : 4;
            uint32_t tzc_psramb_tzsrg_r2_id_en : 4;
            uint32_t tzc_psramb_tzsrg_rx_id_en : 4;
            uint32_t tzc_psramb_tzsrg_r0_en : 1;
            uint32_t tzc_psramb_tzsrg_r1_en : 1;
            uint32_t tzc_psramb_tzsrg_r2_en : 1;
            uint32_t tzc_psramb_tzsrg_rx_en : 1;
            uint32_t reserved_20_23 : 4;
            uint32_t tzc_psramb_tzsrg_r0_lock : 1;
            uint32_t tzc_psramb_tzsrg_r1_lock : 1;
            uint32_t tzc_psramb_tzsrg_r2_lock : 1;
            uint32_t tzc_psramb_tzsrg_rx_lock : 1;
            uint32_t reserved_28_31 : 4;
        }BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_ctrl;


    union {
        struct {
            uint32_t tzc_psramb_tzsrg_adr_mask : 16;
            uint32_t tzc_psramb_tzsrg_adr_mask_lock : 1;
            uint32_t reserved_17_31 : 15;
        }BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_adr_mask;


    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r0_end : 16;
            uint32_t tzc_psramb_tzsrg_r0_start : 16;
        }BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r0;


    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r1_end : 16;
            uint32_t tzc_psramb_tzsrg_r1_start : 16;
        }BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r1;


    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r2_end : 16;
            uint32_t tzc_psramb_tzsrg_r2_start : 16;
        }BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r3;


    uint8_t RESERVED0x3b8[8];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_ctrl;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_adr_mask;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r2;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r3;


    uint8_t RESERVED0x3d8[2856];


    union {
        struct {
            uint32_t tzc_glb_pwron_rst_tzsid_en : 2;
            uint32_t tzc_glb_cpu_reset_tzsid_en : 2;
            uint32_t tzc_glb_sys_reset_tzsid_en : 2;
            uint32_t tzc_glb_cpu2_reset_tzsid_en : 2;
            uint32_t tzc_glb_misc_tzsid_en : 2;
            uint32_t tzc_glb_sram_tzsid_en : 2;
            uint32_t tzc_glb_swrst_tzsid_en : 2;
            uint32_t tzc_glb_bmx_tzsid_en : 2;
            uint32_t tzc_glb_dbg_tzsid_en : 2;
            uint32_t tzc_glb_mbist_tzsid_en : 2;
            uint32_t tzc_glb_clk_tzsid_en : 2;
            uint32_t tzc_glb_int_tzsid_en : 2;
            uint32_t tzc_glb_pwr_tzsid_en : 2;
            uint32_t reserved_26_31 : 6;
        }BF;
        uint32_t WORD;
    } tzc_glb_ctrl_0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_glb_ctrl_1;


    union {
        struct {
            uint32_t tzc_glb_pwron_rst_tzsid_lock : 1;
            uint32_t tzc_glb_cpu_reset_tzsid_lock : 1;
            uint32_t tzc_glb_sys_reset_tzsid_lock : 1;
            uint32_t tzc_glb_cpu2_reset_tzsid_lock : 1;
            uint32_t tzc_glb_misc_tzsid_lock : 1;
            uint32_t tzc_glb_sram_tzsid_lock : 1;
            uint32_t tzc_glb_swrst_tzsid_lock : 1;
            uint32_t tzc_glb_bmx_tzsid_lock : 1;
            uint32_t tzc_glb_dbg_tzsid_lock : 1;
            uint32_t tzc_glb_mbist_tzsid_lock : 1;
            uint32_t tzc_glb_clk_tzsid_lock : 1;
            uint32_t tzc_glb_int_tzsid_lock : 1;
            uint32_t tzc_glb_pwr_tzsid_lock : 1;
            uint32_t reserved_13_31 : 19;
        }BF;
        uint32_t WORD;
    } tzc_glb_ctrl_2;


    uint8_t RESERVED0xf0c[20];


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_ctrl_0;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_ctrl_1;


    union {
        struct {
            uint32_t reserved_0_31 : 32;
        }BF;
        uint32_t WORD;
    } tzc_mm_ctrl_2;


    uint8_t RESERVED0xf2c[20];


    union {
        struct {
            uint32_t tzc_se_sha_tzsid_en : 2;
            uint32_t tzc_se_aes_tzsid_en : 2;
            uint32_t tzc_se_trng_tzsid_en : 2;
            uint32_t tzc_se_pka_tzsid_en : 2;
            uint32_t tzc_se_cdet_tzsid_en : 2;
            uint32_t tzc_se_gmac_tzsid_en : 2;
            uint32_t tzc_se_tzsid_crmd : 1;
            uint32_t reserved_13_15 : 3;
            uint32_t tzc_se_wdt_dly : 16;
        }BF;
        uint32_t WORD;
    } tzc_se_ctrl_0;


    union {
        struct {
            uint32_t tzc_sf_cr_tzsid_en : 2;
            uint32_t tzc_sf_sec_tzsid_en : 2;
            uint32_t tzc_sf_tzsid_crmd : 1;
            uint32_t reserved_5_31 : 27;
        }BF;
        uint32_t WORD;
    } tzc_se_ctrl_1;


    union {
        struct {
            uint32_t tzc_se_sha_tzsid_lock : 1;
            uint32_t tzc_se_aes_tzsid_lock : 1;
            uint32_t tzc_se_trng_tzsid_lock : 1;
            uint32_t tzc_se_pka_tzsid_lock : 1;
            uint32_t tzc_se_cdet_tzsid_lock : 1;
            uint32_t tzc_se_gmac_tzsid_lock : 1;
            uint32_t tzc_se_tzsid_crmd_lock : 1;
            uint32_t reserved_7_15 : 9;
            uint32_t tzc_sf_cr_tzsid_lock : 1;
            uint32_t tzc_sf_sec_tzsid_lock : 1;
            uint32_t tzc_sf_tzsid_crmd_lock : 1;
            uint32_t reserved_19_31 : 13;
        }BF;
        uint32_t WORD;
    } tzc_se_ctrl_2;

};

typedef volatile struct tzc_sec_reg tzc_sec_reg_t;
# 5 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_tzc_sec.h" 2
# 26 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_tzc_sec.h"
typedef enum {
    TZC_SEC_MASTER_RSVD,
    TZC_SEC_MASTER_RSVD1,
    TZC_SEC_MASTER_USB,
    TZC_SEC_MASTER_WIFI,
    TZC_SEC_MASTER_CCI,
    TZC_SEC_MASTER_SDH,
    TZC_SEC_MASTER_EMAC,
    TZC_SEC_MASTER_M0,
    TZC_SEC_MASTER_DMA0,
    TZC_SEC_MASTER_RSVD2,
    TZC_SEC_MASTER_RSVD3,
    TZC_SEC_MASTER_SDU,
    TZC_SEC_MASTER_MAX,
} TZC_SEC_Master_Type;




typedef enum {
    TZC_SEC_SLAVE_S0_RSVD,
    TZC_SEC_SLAVE_S0_DMA,
    TZC_SEC_SLAVE_S0_RSVD1,
    TZC_SEC_SLAVE_S0_PWR,
    TZC_SEC_SLAVE_S0_SDH,
    TZC_SEC_SLAVE_S0_EMAC,
    TZC_SEC_SLAVE_S0_SDU,
    TZC_SEC_SLAVE_S1_GLB,
    TZC_SEC_SLAVE_S1_MIX,
    TZC_SEC_SLAVE_S1_GPIP,
    TZC_SEC_SLAVE_S1_DBG,
    TZC_SEC_SLAVE_S1_RSVD2,
    TZC_SEC_SLAVE_S1_TZC1,
    TZC_SEC_SLAVE_S1_TZC2,
    TZC_SEC_SLAVE_S1_RSVD3,
    TZC_SEC_SLAVE_S1_CCI,
    TZC_SEC_SLAVE_S1_MCU_MISC,
    TZC_SEC_SLAVE_S2_EMI_MISC = 23,
    TZC_SEC_SLAVE_S2_RSVD4,
    TZC_SEC_SLAVE_S2_PSRAM0,
    TZC_SEC_SLAVE_S2_USB_HS,
    TZC_SEC_SLAVE_S2_RSVD5,
    TZC_SEC_SLAVE_S2_AUDIO,
    TZC_SEC_SLAVE_S2_EF_CTRL,
    TZC_SEC_SLAVE_S2_D2XA,
    TZC_SEC_SLAVE_S2_D2XB,
    TZC_SEC_SLAVE_S2_JENC,
    TZC_SEC_SLAVE_S1A_UART0 = 39,
    TZC_SEC_SLAVE_S1A_UART1,
    TZC_SEC_SLAVE_S1A_SPI,
    TZC_SEC_SLAVE_S1A_I2C0,
    TZC_SEC_SLAVE_S1A_PWM,
    TZC_SEC_SLAVE_S1A_TMR,
    TZC_SEC_SLAVE_S1A_IRR,
    TZC_SEC_SLAVE_S1A_CKS,
    TZC_SEC_SLAVE_S1A_DBI,
    TZC_SEC_SLAVE_S1A_I2C1,
    TZC_SEC_SLAVE_S1A_CAN,
    TZC_SEC_SLAVE_S1A_I2S,
    TZC_SEC_SLAVE_S1A_PDM,
    TZC_SEC_SLAVE_S1A_LZ4,
    TZC_SEC_SLAVE_MAX,
} TZC_SEC_Slave_Type;




typedef enum {
    TZC_SEC_GLB_CTRL_POR_RESET,
    TZC_SEC_GLB_CTRL_CPU_RESET,
    TZC_SEC_GLB_CTRL_SYS_RESET,
    TZC_SEC_GLB_CTRL_CCPU_RESET,
    TZC_SEC_GLB_CTRL_MISC,
    TZC_SEC_GLB_CTRL_SRAM,
    TZC_SEC_GLB_CTRL_SWRESET,
    TZC_SEC_GLB_CTRL_BMX,
    TZC_SEC_GLB_CTRL_DBG,
    TZC_SEC_GLB_CTRL_MBIST,
    TZC_SEC_GLB_CTRL_CLK,
    TZC_SEC_GLB_CTRL_INT,
    TZC_SEC_GLB_CTRL_PWR,
    TZC_SEC_GLB_CTRL_MAX,
} TZC_SEC_GLB_Ctrl_Type;




typedef enum {
    TZC_SEC_SE_CTRL_SHA,
    TZC_SEC_SE_CTRL_AES,
    TZC_SEC_SE_CTRL_TRNG,
    TZC_SEC_SE_CTRL_PKA,
    TZC_SEC_SE_CTRL_CDET,
    TZC_SEC_SE_CTRL_GMAC,
    TZC_SEC_SE_CTRL_MAX,
} TZC_SEC_SE_Ctrl_Type;




typedef enum {
    TZC_SEC_SF_CTRL_CR,
    TZC_SEC_SF_CTRL_SEC,
    TZC_SEC_SF_CTRL_MAX,
} TZC_SEC_SF_Ctrl_Type;




typedef enum {
    TZC_SEC_SE_MODE_ARB,
    TZC_SEC_SE_MODE_TZC,
} TZC_SEC_SE_Ctrl_Mode;




typedef enum {
    TZC_SEC_SF_MODE_ARB,
    TZC_SEC_SF_MODE_TZC,
} TZC_SEC_SF_Ctrl_Mode;




typedef enum {
    TZC_SEC_AUTH_GRP_0,
    TZC_SEC_AUTH_GRP_1,
} TZC_SEC_Auth_Group;




typedef enum {
    TZC_SEC_ADV_AUTH_GRP_0_IBUS = 0x01,
    TZC_SEC_ADV_AUTH_GRP_0_DBUS = 0x02,
    TZC_SEC_ADV_AUTH_GRP_1_IBUS = 0x04,
    TZC_SEC_ADV_AUTH_GRP_1_DBUS = 0x08,
} TZC_SEC_Advance_Auth_Group;
# 184 "/home/durga/QCCSDK-QCC74x/drivers/soc/qcc743/std/include/qcc743_tzc_sec.h"
void Tzc_Sec_Set_Sboot_Done(void);
void Tzc_Sec_Set_Bus_Remap(uint8_t busRmpEn);
void Tzc_Sec_Set_Master_Group(TZC_SEC_Master_Type masterType, uint8_t group);
void Tzc_Sec_Set_Codec_Group(uint8_t group);
void Tzc_Sec_Set_CPU_Group(uint8_t cpu, uint8_t group);
void Tzc_Sec_Set_Slave_Group(TZC_SEC_Slave_Type slaveType, uint8_t group);
void Tzc_Sec_Set_Glb_Ctrl_Group(TZC_SEC_GLB_Ctrl_Type slaveType, uint8_t group);
void Tzc_Sec_ROM_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_ROM_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_OCRAM_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_OCRAM_Access_Set_Regionx(uint8_t group);
void Tzc_Sec_WRAM_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_WRAM_Access_Set_Regionx(uint8_t group);
void Tzc_Sec_Flash_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_Flash_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_Flash_Access_Set_Regionx(uint8_t group);
void Tzc_Sec_PSRAMB_Access_Set(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_PSRAMB_Access_Set_Advance(uint8_t region, uint32_t startAddr, uint32_t length, uint8_t group);
void Tzc_Sec_PSRAMB_Access_Release(void);
void Tzc_Sec_HBNRAM_Access_Set(uint32_t startAddr, uint32_t length);
void Tzc_Sec_Set_Se_Ctrl_Mode(TZC_SEC_SE_Ctrl_Mode mode);
void Tzc_Sec_Set_Sf_Ctrl_Mode(TZC_SEC_SF_Ctrl_Mode mode);
void Tzc_Sec_Set_Se_Group(TZC_SEC_SE_Ctrl_Type slaveType, uint8_t group);
void Tzc_Sec_Set_Sf_Group(TZC_SEC_SF_Ctrl_Type slaveType, uint8_t group);
void Tzc_Sec_Set_WTD_Rst_Delay(uint16_t delayValue);
# 15 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 2

void qcc74x_show_flashinfo(void)
{
    spi_flash_cfg_type flashCfg;
    uint8_t *pFlashCfg = 
# 19 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c" 3 4
                        ((void *)0)
# 19 "/home/durga/QCCSDK-QCC74x/bsp/board/qcc74xdk/board_flash_psram.c"
                            ;
    uint32_t flashSize = 0;
    uint32_t flashCfgLen = 0;
    uint32_t flashJedecId = 0;

    flashJedecId = qcc74x_flash_get_jedec_id();
    flashSize = qcc74x_flash_get_size();
    qcc74x_flash_get_cfg(&pFlashCfg, &flashCfgLen);
    arch_memcpy((void *)&flashCfg, pFlashCfg, flashCfgLen);
    printf("======== flash cfg ========\r\n");
    printf("flash size 0x%08X\r\n", flashSize);
    printf("jedec id     0x%06X\r\n", flashJedecId);
    printf("mid              0x%02X\r\n", flashCfg.mid);
    printf("iomode           0x%02X\r\n", flashCfg.io_mode);
    printf("clk delay        0x%02X\r\n", flashCfg.clk_delay);
    printf("clk invert       0x%02X\r\n", flashCfg.clk_invert);
    printf("read reg cmd0    0x%02X\r\n", flashCfg.read_reg_cmd[0]);
    printf("read reg cmd1    0x%02X\r\n", flashCfg.read_reg_cmd[1]);
    printf("write reg cmd0   0x%02X\r\n", flashCfg.write_reg_cmd[0]);
    printf("write reg cmd1   0x%02X\r\n", flashCfg.write_reg_cmd[1]);
    printf("qe write len     0x%02X\r\n", flashCfg.qe_write_reg_len);
    printf("cread support    0x%02X\r\n", flashCfg.c_read_support);
    printf("cread code       0x%02X\r\n", flashCfg.c_read_mode);
    printf("burst wrap cmd   0x%02X\r\n", flashCfg.burst_wrap_cmd);
    printf("===========================\r\n");
}
