function logic id_1(input id_1, input [id_1 : id_1] id_1);
  case (id_1)
    id_1: begin
      id_1[id_1] <= 1'b0;
    end
    id_2: id_2[id_2] = id_2;
    id_2: begin
      id_2 <= id_2;
    end
    id_3: begin
    end
    default: ;
  endcase
endfunction
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2[id_1] = id_2;
endmodule
