<stg><name>subconv_1x1_16_p</name>


<trans_list>

<trans id="147" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="2">
<condition id="56">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="4" to="5">
<condition id="37">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="3">
<condition id="54">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="5" to="6">
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="12">
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="7" to="8">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="8" to="9">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="9" to="10">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="10" to="11">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="11" to="5">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="12" to="13">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="13" to="14">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="14" to="4">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_12, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %co_12 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond4, label %3, label %.preheader61.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
.preheader61.preheader:0  %tmp = zext i5 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader61.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="10">
<![CDATA[
.preheader61.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader61.preheader:3  %tmp_217 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="8">
<![CDATA[
.preheader61.preheader:4  %p_shl3_cast = zext i8 %tmp_217 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader61.preheader:5  %tmp_218 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader61.preheader:6  %tmp_219 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="9">
<![CDATA[
.preheader61.preheader:7  %p_shl_cast = zext i9 %tmp_219 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader61.preheader:8  %tmp_220 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="6">
<![CDATA[
.preheader61.preheader:9  %p_shl1_cast = zext i6 %tmp_220 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader61.preheader:10  %tmp_221 = add i10 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader61.preheader:11  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader61.preheader:12  br label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader61:0  %h = phi i5 [ %h_12, %2 ], [ 1, %.preheader61.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader61:1  %exitcond5 = icmp eq i5 %h, -15

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader61:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61:3  br i1 %exitcond5, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_cast = zext i5 %h to i10

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %tmp_222 = add i10 %tmp_cast, %tmp_221

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader.preheader:2  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_222, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader.preheader:3  %tmp_223 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_222, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="11">
<![CDATA[
.preheader.preheader:4  %p_shl5_cast = zext i11 %tmp_223 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:5  %tmp_224 = add i14 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %w = phi i5 [ %w_12, %_ifconv1 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond6 = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond6, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_164_cast = zext i5 %w to i14

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_225 = add i14 %tmp_224, %tmp_164_cast

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="14">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_252_cast = zext i14 %tmp_225 to i64

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_12 = add i5 %h, 1

]]></Node>
<StgValue><ssdm name="h_12"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %ci = phi i5 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_6, %_ifconv ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond = icmp eq i5 %ci, -8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %ci_6 = add i5 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_6"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="5">
<![CDATA[
_ifconv:0  %tmp_169_cast = zext i5 %ci to i11

]]></Node>
<StgValue><ssdm name="tmp_169_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
_ifconv:1  %tmp_226 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ci, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:2  %p_shl8_cast = zext i9 %tmp_226 to i10

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ifconv:3  %tmp_227 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="6">
<![CDATA[
_ifconv:4  %p_shl9_cast = zext i6 %tmp_227 to i10

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:5  %tmp_229 = add i10 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:6  %tmp_230 = add i10 %tmp_cast, %tmp_229

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ifconv:7  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_230, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ifconv:8  %tmp_231 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_230, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="11">
<![CDATA[
_ifconv:9  %p_shl7_cast = zext i11 %tmp_231 to i14

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:10  %tmp_232 = add i14 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:11  %tmp_233 = add i14 %tmp_164_cast, %tmp_232

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:14  %tmp_234 = add i11 %tmp_169_cast, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:15  %tmp_261_cast = sext i11 %tmp_234 to i64

]]></Node>
<StgValue><ssdm name="tmp_261_cast"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %weight_V_addr = getelementptr [576 x i8]* %weight_V, i64 0, i64 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_79 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_79"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv1:20  %w_12 = add i5 1, %w

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:12  %tmp_260_cast = zext i14 %tmp_233 to i64

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13  %input_V_addr = getelementptr [7776 x i8]* %input_V, i64 0, i64 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:17  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:19  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="13">
<![CDATA[
_ifconv:19  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:18  %OP1_V = sext i8 %weight_V_load to i16

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:20  %OP2_V = sext i8 %input_V_load to i16

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:21  %p_Val2_82 = mul i16 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_82"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:27  %tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_82, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:22  %tmp_170 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="14">
<![CDATA[
_ifconv:23  %tmp_224_cast = sext i14 %tmp_170 to i16

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:24  %p_Val2_83 = add i16 %tmp_224_cast, %p_Val2_82

]]></Node>
<StgValue><ssdm name="p_Val2_83"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:25  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 15)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %p_Val2_84 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_83, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_84"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:28  %tmp_171 = zext i1 %tmp_236 to i8

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:29  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %p_Val2_85 = add i8 %p_Val2_84, %tmp_171

]]></Node>
<StgValue><ssdm name="p_Val2_85"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:31  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_85, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %tmp_172 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %carry = and i1 %tmp_237, %tmp_172

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35  %tmp_174 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_83, i32 14, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:34  %tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_83, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:36  %Range1_all_ones = icmp eq i2 %tmp_174, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="carry" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:37  %Range1_all_zeros = icmp eq i2 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:38  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %tmp_173 = xor i1 %tmp_239, true

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="carry" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %p_41_i_i = and i1 %signbit, %tmp_173

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:41  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %p_38_i_i = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i3"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %tmp_175 = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %overflow = and i1 %brmerge_i_i3, %tmp_175

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp2_demorgan"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %tmp2 = xor i1 %tmp2_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %underflow = and i1 %signbit, %tmp2

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="120" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_175

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %underflow_not = or i1 %tmp3, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:54  %p_Val2_90_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_85

]]></Node>
<StgValue><ssdm name="p_Val2_90_mux"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:55  %p_Val2_s_71 = select i1 %underflow, i8 -128, i8 %p_Val2_85

]]></Node>
<StgValue><ssdm name="p_Val2_s_71"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:56  %sum_V = select i1 %underflow_not, i8 %p_Val2_90_mux, i8 %p_Val2_s_71

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:57  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:0  %tmp_165 = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="5">
<![CDATA[
_ifconv1:1  %p_Val2_79 = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_79"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:2  %tmp_166 = sext i8 %p_Val2_79 to i9

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:3  %p_Val2_80 = add i9 %tmp_166, %tmp_165

]]></Node>
<StgValue><ssdm name="p_Val2_80"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_80, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:5  %result_V = add i8 %p_Val2_79, %p_Val2_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv1:6  %newsignbit_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit_12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="133" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:7  %tmp_167 = xor i1 %newsignbit_12, true

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:8  %underflow_12 = and i1 %isneg, %tmp_167

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_12

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:10  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %brmerge9 = or i1 %newsignbit_12, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge9"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

]]></Node>
<StgValue><ssdm name="result_V_mux"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:13  %p_result_V = select i1 %underflow_12, i8 -128, i8 %result_V

]]></Node>
<StgValue><ssdm name="p_result_V"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="8">
<![CDATA[
_ifconv1:15  %tmp_228 = trunc i8 %result_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:16  %tmp_168 = icmp sgt i8 %result_1, 0

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="143" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv1:17  %p_s = select i1 %tmp_168, i7 %tmp_228, i7 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
_ifconv1:18  %p_cast = zext i7 %p_s to i8

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
_ifconv1:19  store i8 %p_cast, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:21  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="166" name="input_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="weight_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="bias_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="output_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="171" from="StgValue_170" to="co" fromId="170" toId="16">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="StgValue_15" to="co" fromId="15" toId="16">
</dataflow>
<dataflow id="173" from="co_12" to="co" fromId="19" toId="16">
<BackEdge/>
<condition id="78">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="StgValue_46" to="co" fromId="46" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="175" from="co" to="exitcond4" fromId="16" toId="17">
</dataflow>
<dataflow id="177" from="StgValue_176" to="exitcond4" fromId="176" toId="17">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="178" toId="18">
</dataflow>
<dataflow id="181" from="StgValue_180" to="empty" fromId="180" toId="18">
</dataflow>
<dataflow id="182" from="StgValue_180" to="empty" fromId="180" toId="18">
</dataflow>
<dataflow id="183" from="StgValue_180" to="empty" fromId="180" toId="18">
</dataflow>
<dataflow id="184" from="co" to="co_12" fromId="16" toId="19">
</dataflow>
<dataflow id="186" from="StgValue_185" to="co_12" fromId="185" toId="19">
</dataflow>
<dataflow id="187" from="exitcond4" to="StgValue_20" fromId="17" toId="20">
</dataflow>
<dataflow id="188" from="co" to="tmp" fromId="16" toId="21">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_s" fromId="189" toId="22">
</dataflow>
<dataflow id="191" from="co" to="tmp_s" fromId="16" toId="22">
</dataflow>
<dataflow id="192" from="StgValue_170" to="tmp_s" fromId="170" toId="22">
</dataflow>
<dataflow id="193" from="tmp_s" to="p_shl2_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_217" fromId="194" toId="24">
</dataflow>
<dataflow id="196" from="co" to="tmp_217" fromId="16" toId="24">
</dataflow>
<dataflow id="198" from="StgValue_197" to="tmp_217" fromId="197" toId="24">
</dataflow>
<dataflow id="199" from="tmp_217" to="p_shl3_cast" fromId="24" toId="25">
</dataflow>
<dataflow id="200" from="p_shl2_cast" to="tmp_218" fromId="23" toId="26">
</dataflow>
<dataflow id="201" from="p_shl3_cast" to="tmp_218" fromId="25" toId="26">
</dataflow>
<dataflow id="203" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_219" fromId="202" toId="27">
</dataflow>
<dataflow id="204" from="co" to="tmp_219" fromId="16" toId="27">
</dataflow>
<dataflow id="206" from="StgValue_205" to="tmp_219" fromId="205" toId="27">
</dataflow>
<dataflow id="207" from="tmp_219" to="p_shl_cast" fromId="27" toId="28">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_220" fromId="208" toId="29">
</dataflow>
<dataflow id="210" from="co" to="tmp_220" fromId="16" toId="29">
</dataflow>
<dataflow id="212" from="StgValue_211" to="tmp_220" fromId="211" toId="29">
</dataflow>
<dataflow id="213" from="tmp_220" to="p_shl1_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="214" from="p_shl1_cast" to="tmp_221" fromId="30" toId="31">
</dataflow>
<dataflow id="215" from="p_shl_cast" to="tmp_221" fromId="28" toId="31">
</dataflow>
<dataflow id="216" from="bias_V" to="bias_V_addr" fromId="168" toId="32">
</dataflow>
<dataflow id="218" from="StgValue_217" to="bias_V_addr" fromId="217" toId="32">
</dataflow>
<dataflow id="219" from="tmp" to="bias_V_addr" fromId="21" toId="32">
</dataflow>
<dataflow id="220" from="h_12" to="h" fromId="56" toId="35">
<BackEdge/>
<condition id="79">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="StgValue_57" to="h" fromId="57" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="222" from="StgValue_185" to="h" fromId="185" toId="35">
<condition id="80">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="223" from="StgValue_33" to="h" fromId="33" toId="35">
</dataflow>
<dataflow id="224" from="h" to="exitcond5" fromId="35" toId="36">
</dataflow>
<dataflow id="226" from="StgValue_225" to="exitcond5" fromId="225" toId="36">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="empty_68" fromId="178" toId="37">
</dataflow>
<dataflow id="229" from="StgValue_228" to="empty_68" fromId="228" toId="37">
</dataflow>
<dataflow id="230" from="StgValue_228" to="empty_68" fromId="228" toId="37">
</dataflow>
<dataflow id="231" from="StgValue_228" to="empty_68" fromId="228" toId="37">
</dataflow>
<dataflow id="232" from="exitcond5" to="StgValue_38" fromId="36" toId="38">
</dataflow>
<dataflow id="233" from="h" to="tmp_cast" fromId="35" toId="39">
</dataflow>
<dataflow id="234" from="tmp_cast" to="tmp_222" fromId="39" toId="40">
</dataflow>
<dataflow id="235" from="tmp_221" to="tmp_222" fromId="31" toId="40">
</dataflow>
<dataflow id="237" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="p_shl4_cast" fromId="236" toId="41">
</dataflow>
<dataflow id="238" from="tmp_222" to="p_shl4_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="239" from="StgValue_205" to="p_shl4_cast" fromId="205" toId="41">
</dataflow>
<dataflow id="241" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="tmp_223" fromId="240" toId="42">
</dataflow>
<dataflow id="242" from="tmp_222" to="tmp_223" fromId="40" toId="42">
</dataflow>
<dataflow id="243" from="StgValue_211" to="tmp_223" fromId="211" toId="42">
</dataflow>
<dataflow id="244" from="tmp_223" to="p_shl5_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="245" from="p_shl4_cast" to="tmp_224" fromId="41" toId="44">
</dataflow>
<dataflow id="246" from="p_shl5_cast" to="tmp_224" fromId="43" toId="44">
</dataflow>
<dataflow id="247" from="w_12" to="w" fromId="81" toId="47">
<BackEdge/>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="StgValue_146" to="w" fromId="146" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="249" from="StgValue_185" to="w" fromId="185" toId="47">
<condition id="82">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="250" from="StgValue_45" to="w" fromId="45" toId="47">
</dataflow>
<dataflow id="251" from="w" to="exitcond6" fromId="47" toId="48">
</dataflow>
<dataflow id="252" from="StgValue_225" to="exitcond6" fromId="225" toId="48">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecLoopTripCount" to="empty_69" fromId="178" toId="49">
</dataflow>
<dataflow id="254" from="StgValue_228" to="empty_69" fromId="228" toId="49">
</dataflow>
<dataflow id="255" from="StgValue_228" to="empty_69" fromId="228" toId="49">
</dataflow>
<dataflow id="256" from="StgValue_228" to="empty_69" fromId="228" toId="49">
</dataflow>
<dataflow id="257" from="exitcond6" to="StgValue_50" fromId="48" toId="50">
</dataflow>
<dataflow id="258" from="w" to="tmp_164_cast" fromId="47" toId="51">
</dataflow>
<dataflow id="259" from="tmp_224" to="tmp_225" fromId="44" toId="52">
</dataflow>
<dataflow id="260" from="tmp_164_cast" to="tmp_225" fromId="51" toId="52">
</dataflow>
<dataflow id="261" from="tmp_225" to="tmp_252_cast" fromId="52" toId="53">
</dataflow>
<dataflow id="262" from="output_V" to="output_V_addr" fromId="169" toId="54">
</dataflow>
<dataflow id="263" from="StgValue_217" to="output_V_addr" fromId="217" toId="54">
</dataflow>
<dataflow id="264" from="tmp_252_cast" to="output_V_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="265" from="h" to="h_12" fromId="35" toId="56">
</dataflow>
<dataflow id="266" from="StgValue_185" to="h_12" fromId="185" toId="56">
</dataflow>
<dataflow id="268" from="StgValue_267" to="p_Val2_s" fromId="267" toId="58">
<condition id="83">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="StgValue_55" to="p_Val2_s" fromId="55" toId="58">
</dataflow>
<dataflow id="270" from="sum_V" to="p_Val2_s" fromId="124" toId="58">
<BackEdge/>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="StgValue_125" to="p_Val2_s" fromId="125" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="272" from="StgValue_170" to="ci" fromId="170" toId="59">
<condition id="85">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="273" from="StgValue_55" to="ci" fromId="55" toId="59">
</dataflow>
<dataflow id="274" from="ci_6" to="ci" fromId="62" toId="59">
<BackEdge/>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="275" from="StgValue_125" to="ci" fromId="125" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="276" from="ci" to="exitcond" fromId="59" toId="60">
</dataflow>
<dataflow id="277" from="StgValue_176" to="exitcond" fromId="176" toId="60">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopTripCount" to="empty_70" fromId="178" toId="61">
</dataflow>
<dataflow id="279" from="StgValue_180" to="empty_70" fromId="180" toId="61">
</dataflow>
<dataflow id="280" from="StgValue_180" to="empty_70" fromId="180" toId="61">
</dataflow>
<dataflow id="281" from="StgValue_180" to="empty_70" fromId="180" toId="61">
</dataflow>
<dataflow id="282" from="ci" to="ci_6" fromId="59" toId="62">
</dataflow>
<dataflow id="283" from="StgValue_185" to="ci_6" fromId="185" toId="62">
</dataflow>
<dataflow id="284" from="exitcond" to="StgValue_63" fromId="60" toId="63">
</dataflow>
<dataflow id="285" from="ci" to="tmp_169_cast" fromId="59" toId="64">
</dataflow>
<dataflow id="286" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_226" fromId="202" toId="65">
</dataflow>
<dataflow id="287" from="ci" to="tmp_226" fromId="59" toId="65">
</dataflow>
<dataflow id="288" from="StgValue_205" to="tmp_226" fromId="205" toId="65">
</dataflow>
<dataflow id="289" from="tmp_226" to="p_shl8_cast" fromId="65" toId="66">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_227" fromId="208" toId="67">
</dataflow>
<dataflow id="291" from="ci" to="tmp_227" fromId="59" toId="67">
</dataflow>
<dataflow id="292" from="StgValue_211" to="tmp_227" fromId="211" toId="67">
</dataflow>
<dataflow id="293" from="tmp_227" to="p_shl9_cast" fromId="67" toId="68">
</dataflow>
<dataflow id="294" from="p_shl8_cast" to="tmp_229" fromId="66" toId="69">
</dataflow>
<dataflow id="295" from="p_shl9_cast" to="tmp_229" fromId="68" toId="69">
</dataflow>
<dataflow id="296" from="tmp_cast" to="tmp_230" fromId="39" toId="70">
</dataflow>
<dataflow id="297" from="tmp_229" to="tmp_230" fromId="69" toId="70">
</dataflow>
<dataflow id="298" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="p_shl6_cast" fromId="236" toId="71">
</dataflow>
<dataflow id="299" from="tmp_230" to="p_shl6_cast" fromId="70" toId="71">
</dataflow>
<dataflow id="300" from="StgValue_205" to="p_shl6_cast" fromId="205" toId="71">
</dataflow>
<dataflow id="301" from="_ssdm_op_BitConcatenate.i11.i10.i1" to="tmp_231" fromId="240" toId="72">
</dataflow>
<dataflow id="302" from="tmp_230" to="tmp_231" fromId="70" toId="72">
</dataflow>
<dataflow id="303" from="StgValue_211" to="tmp_231" fromId="211" toId="72">
</dataflow>
<dataflow id="304" from="tmp_231" to="p_shl7_cast" fromId="72" toId="73">
</dataflow>
<dataflow id="305" from="p_shl6_cast" to="tmp_232" fromId="71" toId="74">
</dataflow>
<dataflow id="306" from="p_shl7_cast" to="tmp_232" fromId="73" toId="74">
</dataflow>
<dataflow id="307" from="tmp_164_cast" to="tmp_233" fromId="51" toId="75">
</dataflow>
<dataflow id="308" from="tmp_232" to="tmp_233" fromId="74" toId="75">
</dataflow>
<dataflow id="309" from="tmp_169_cast" to="tmp_234" fromId="64" toId="76">
</dataflow>
<dataflow id="310" from="tmp_218" to="tmp_234" fromId="26" toId="76">
</dataflow>
<dataflow id="311" from="tmp_234" to="tmp_261_cast" fromId="76" toId="77">
</dataflow>
<dataflow id="312" from="weight_V" to="weight_V_addr" fromId="167" toId="78">
</dataflow>
<dataflow id="313" from="StgValue_217" to="weight_V_addr" fromId="217" toId="78">
</dataflow>
<dataflow id="314" from="tmp_261_cast" to="weight_V_addr" fromId="77" toId="78">
</dataflow>
<dataflow id="315" from="weight_V_addr" to="weight_V_load" fromId="78" toId="79">
</dataflow>
<dataflow id="316" from="bias_V_addr" to="p_Val2_79" fromId="32" toId="80">
</dataflow>
<dataflow id="317" from="StgValue_185" to="w_12" fromId="185" toId="81">
</dataflow>
<dataflow id="318" from="w" to="w_12" fromId="47" toId="81">
</dataflow>
<dataflow id="319" from="tmp_233" to="tmp_260_cast" fromId="75" toId="82">
</dataflow>
<dataflow id="320" from="input_V" to="input_V_addr" fromId="166" toId="83">
</dataflow>
<dataflow id="321" from="StgValue_217" to="input_V_addr" fromId="217" toId="83">
</dataflow>
<dataflow id="322" from="tmp_260_cast" to="input_V_addr" fromId="82" toId="83">
</dataflow>
<dataflow id="323" from="weight_V_addr" to="weight_V_load" fromId="78" toId="84">
</dataflow>
<dataflow id="324" from="input_V_addr" to="input_V_load" fromId="83" toId="85">
</dataflow>
<dataflow id="325" from="input_V_addr" to="input_V_load" fromId="83" toId="86">
</dataflow>
<dataflow id="326" from="weight_V_load" to="OP1_V" fromId="84" toId="87">
</dataflow>
<dataflow id="327" from="input_V_load" to="OP2_V" fromId="86" toId="88">
</dataflow>
<dataflow id="328" from="OP1_V" to="p_Val2_82" fromId="87" toId="89">
</dataflow>
<dataflow id="329" from="OP2_V" to="p_Val2_82" fromId="88" toId="89">
</dataflow>
<dataflow id="331" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_236" fromId="330" toId="90">
</dataflow>
<dataflow id="332" from="p_Val2_82" to="tmp_236" fromId="89" toId="90">
</dataflow>
<dataflow id="334" from="StgValue_333" to="tmp_236" fromId="333" toId="90">
</dataflow>
<dataflow id="336" from="_ssdm_op_BitConcatenate.i14.i8.i6" to="tmp_170" fromId="335" toId="91">
</dataflow>
<dataflow id="337" from="p_Val2_s" to="tmp_170" fromId="58" toId="91">
</dataflow>
<dataflow id="339" from="StgValue_338" to="tmp_170" fromId="338" toId="91">
</dataflow>
<dataflow id="340" from="tmp_170" to="tmp_224_cast" fromId="91" toId="92">
</dataflow>
<dataflow id="341" from="tmp_224_cast" to="p_Val2_83" fromId="92" toId="93">
</dataflow>
<dataflow id="342" from="p_Val2_82" to="p_Val2_83" fromId="89" toId="93">
</dataflow>
<dataflow id="343" from="_ssdm_op_BitSelect.i1.i16.i32" to="signbit" fromId="330" toId="94">
</dataflow>
<dataflow id="344" from="p_Val2_83" to="signbit" fromId="93" toId="94">
</dataflow>
<dataflow id="346" from="StgValue_345" to="signbit" fromId="345" toId="94">
</dataflow>
<dataflow id="348" from="_ssdm_op_PartSelect.i8.i16.i32.i32" to="p_Val2_84" fromId="347" toId="95">
</dataflow>
<dataflow id="349" from="p_Val2_83" to="p_Val2_84" fromId="93" toId="95">
</dataflow>
<dataflow id="351" from="StgValue_350" to="p_Val2_84" fromId="350" toId="95">
</dataflow>
<dataflow id="353" from="StgValue_352" to="p_Val2_84" fromId="352" toId="95">
</dataflow>
<dataflow id="354" from="tmp_236" to="tmp_171" fromId="90" toId="96">
</dataflow>
<dataflow id="355" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_237" fromId="330" toId="97">
</dataflow>
<dataflow id="356" from="p_Val2_83" to="tmp_237" fromId="93" toId="97">
</dataflow>
<dataflow id="357" from="StgValue_352" to="tmp_237" fromId="352" toId="97">
</dataflow>
<dataflow id="358" from="p_Val2_84" to="p_Val2_85" fromId="95" toId="98">
</dataflow>
<dataflow id="359" from="tmp_171" to="p_Val2_85" fromId="96" toId="98">
</dataflow>
<dataflow id="361" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit" fromId="360" toId="99">
</dataflow>
<dataflow id="362" from="p_Val2_85" to="newsignbit" fromId="98" toId="99">
</dataflow>
<dataflow id="364" from="StgValue_363" to="newsignbit" fromId="363" toId="99">
</dataflow>
<dataflow id="365" from="newsignbit" to="tmp_172" fromId="99" toId="100">
</dataflow>
<dataflow id="367" from="StgValue_366" to="tmp_172" fromId="366" toId="100">
</dataflow>
<dataflow id="368" from="tmp_237" to="carry" fromId="97" toId="101">
</dataflow>
<dataflow id="369" from="tmp_172" to="carry" fromId="100" toId="101">
</dataflow>
<dataflow id="371" from="_ssdm_op_PartSelect.i2.i16.i32.i32" to="tmp_174" fromId="370" toId="102">
</dataflow>
<dataflow id="372" from="p_Val2_83" to="tmp_174" fromId="93" toId="102">
</dataflow>
<dataflow id="374" from="StgValue_373" to="tmp_174" fromId="373" toId="102">
</dataflow>
<dataflow id="375" from="StgValue_345" to="tmp_174" fromId="345" toId="102">
</dataflow>
<dataflow id="376" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_239" fromId="330" toId="103">
</dataflow>
<dataflow id="377" from="p_Val2_83" to="tmp_239" fromId="93" toId="103">
</dataflow>
<dataflow id="378" from="StgValue_373" to="tmp_239" fromId="373" toId="103">
</dataflow>
<dataflow id="379" from="tmp_174" to="Range1_all_ones" fromId="102" toId="104">
</dataflow>
<dataflow id="381" from="StgValue_380" to="Range1_all_ones" fromId="380" toId="104">
</dataflow>
<dataflow id="382" from="tmp_174" to="Range1_all_zeros" fromId="102" toId="105">
</dataflow>
<dataflow id="384" from="StgValue_383" to="Range1_all_zeros" fromId="383" toId="105">
</dataflow>
<dataflow id="385" from="carry" to="deleted_zeros" fromId="101" toId="106">
</dataflow>
<dataflow id="386" from="Range1_all_ones" to="deleted_zeros" fromId="104" toId="106">
</dataflow>
<dataflow id="387" from="Range1_all_zeros" to="deleted_zeros" fromId="105" toId="106">
</dataflow>
<dataflow id="388" from="tmp_239" to="tmp_173" fromId="103" toId="107">
</dataflow>
<dataflow id="389" from="StgValue_366" to="tmp_173" fromId="366" toId="107">
</dataflow>
<dataflow id="390" from="signbit" to="p_41_i_i" fromId="94" toId="108">
</dataflow>
<dataflow id="391" from="tmp_173" to="p_41_i_i" fromId="107" toId="108">
</dataflow>
<dataflow id="392" from="carry" to="deleted_ones" fromId="101" toId="109">
</dataflow>
<dataflow id="393" from="p_41_i_i" to="deleted_ones" fromId="108" toId="109">
</dataflow>
<dataflow id="394" from="Range1_all_ones" to="deleted_ones" fromId="104" toId="109">
</dataflow>
<dataflow id="395" from="carry" to="p_38_i_i" fromId="101" toId="110">
</dataflow>
<dataflow id="396" from="Range1_all_ones" to="p_38_i_i" fromId="104" toId="110">
</dataflow>
<dataflow id="397" from="deleted_zeros" to="p_not_i_i" fromId="106" toId="111">
</dataflow>
<dataflow id="398" from="StgValue_366" to="p_not_i_i" fromId="366" toId="111">
</dataflow>
<dataflow id="399" from="newsignbit" to="brmerge_i_i3" fromId="99" toId="112">
</dataflow>
<dataflow id="400" from="p_not_i_i" to="brmerge_i_i3" fromId="111" toId="112">
</dataflow>
<dataflow id="401" from="signbit" to="tmp_175" fromId="94" toId="113">
</dataflow>
<dataflow id="402" from="StgValue_366" to="tmp_175" fromId="366" toId="113">
</dataflow>
<dataflow id="403" from="brmerge_i_i3" to="overflow" fromId="112" toId="114">
</dataflow>
<dataflow id="404" from="tmp_175" to="overflow" fromId="113" toId="114">
</dataflow>
<dataflow id="405" from="newsignbit" to="brmerge40_demorgan_i" fromId="99" toId="115">
</dataflow>
<dataflow id="406" from="deleted_ones" to="brmerge40_demorgan_i" fromId="109" toId="115">
</dataflow>
<dataflow id="407" from="p_38_i_i" to="tmp2_demorgan" fromId="110" toId="116">
</dataflow>
<dataflow id="408" from="brmerge40_demorgan_i" to="tmp2_demorgan" fromId="115" toId="116">
</dataflow>
<dataflow id="409" from="tmp2_demorgan" to="tmp2" fromId="116" toId="117">
</dataflow>
<dataflow id="410" from="StgValue_366" to="tmp2" fromId="366" toId="117">
</dataflow>
<dataflow id="411" from="signbit" to="underflow" fromId="94" toId="118">
</dataflow>
<dataflow id="412" from="tmp2" to="underflow" fromId="117" toId="118">
</dataflow>
<dataflow id="413" from="underflow" to="brmerge_i_i_i" fromId="118" toId="119">
</dataflow>
<dataflow id="414" from="overflow" to="brmerge_i_i_i" fromId="114" toId="119">
</dataflow>
<dataflow id="415" from="brmerge40_demorgan_i" to="tmp3" fromId="115" toId="120">
</dataflow>
<dataflow id="416" from="tmp_175" to="tmp3" fromId="113" toId="120">
</dataflow>
<dataflow id="417" from="tmp3" to="underflow_not" fromId="120" toId="121">
</dataflow>
<dataflow id="418" from="p_38_i_i" to="underflow_not" fromId="110" toId="121">
</dataflow>
<dataflow id="419" from="brmerge_i_i_i" to="p_Val2_90_mux" fromId="119" toId="122">
</dataflow>
<dataflow id="421" from="StgValue_420" to="p_Val2_90_mux" fromId="420" toId="122">
</dataflow>
<dataflow id="422" from="p_Val2_85" to="p_Val2_90_mux" fromId="98" toId="122">
</dataflow>
<dataflow id="423" from="underflow" to="p_Val2_s_71" fromId="118" toId="123">
</dataflow>
<dataflow id="425" from="StgValue_424" to="p_Val2_s_71" fromId="424" toId="123">
</dataflow>
<dataflow id="426" from="p_Val2_85" to="p_Val2_s_71" fromId="98" toId="123">
</dataflow>
<dataflow id="427" from="underflow_not" to="sum_V" fromId="121" toId="124">
</dataflow>
<dataflow id="428" from="p_Val2_90_mux" to="sum_V" fromId="122" toId="124">
</dataflow>
<dataflow id="429" from="p_Val2_s_71" to="sum_V" fromId="123" toId="124">
</dataflow>
<dataflow id="430" from="p_Val2_s" to="tmp_165" fromId="58" toId="126">
</dataflow>
<dataflow id="431" from="bias_V_addr" to="p_Val2_79" fromId="32" toId="127">
</dataflow>
<dataflow id="432" from="p_Val2_79" to="tmp_166" fromId="127" toId="128">
</dataflow>
<dataflow id="433" from="tmp_166" to="p_Val2_80" fromId="128" toId="129">
</dataflow>
<dataflow id="434" from="tmp_165" to="p_Val2_80" fromId="126" toId="129">
</dataflow>
<dataflow id="436" from="_ssdm_op_BitSelect.i1.i9.i32" to="isneg" fromId="435" toId="130">
</dataflow>
<dataflow id="437" from="p_Val2_80" to="isneg" fromId="129" toId="130">
</dataflow>
<dataflow id="439" from="StgValue_438" to="isneg" fromId="438" toId="130">
</dataflow>
<dataflow id="440" from="p_Val2_79" to="result_V" fromId="127" toId="131">
</dataflow>
<dataflow id="441" from="p_Val2_s" to="result_V" fromId="58" toId="131">
</dataflow>
<dataflow id="442" from="_ssdm_op_BitSelect.i1.i8.i32" to="newsignbit_12" fromId="360" toId="132">
</dataflow>
<dataflow id="443" from="result_V" to="newsignbit_12" fromId="131" toId="132">
</dataflow>
<dataflow id="444" from="StgValue_363" to="newsignbit_12" fromId="363" toId="132">
</dataflow>
<dataflow id="445" from="newsignbit_12" to="tmp_167" fromId="132" toId="133">
</dataflow>
<dataflow id="446" from="StgValue_366" to="tmp_167" fromId="366" toId="133">
</dataflow>
<dataflow id="447" from="isneg" to="underflow_12" fromId="130" toId="134">
</dataflow>
<dataflow id="448" from="tmp_167" to="underflow_12" fromId="133" toId="134">
</dataflow>
<dataflow id="449" from="isneg" to="brmerge_i_i" fromId="130" toId="135">
</dataflow>
<dataflow id="450" from="newsignbit_12" to="brmerge_i_i" fromId="132" toId="135">
</dataflow>
<dataflow id="451" from="isneg" to="isneg_not" fromId="130" toId="136">
</dataflow>
<dataflow id="452" from="StgValue_366" to="isneg_not" fromId="366" toId="136">
</dataflow>
<dataflow id="453" from="newsignbit_12" to="brmerge9" fromId="132" toId="137">
</dataflow>
<dataflow id="454" from="isneg_not" to="brmerge9" fromId="136" toId="137">
</dataflow>
<dataflow id="455" from="brmerge_i_i" to="result_V_mux" fromId="135" toId="138">
</dataflow>
<dataflow id="456" from="StgValue_420" to="result_V_mux" fromId="420" toId="138">
</dataflow>
<dataflow id="457" from="result_V" to="result_V_mux" fromId="131" toId="138">
</dataflow>
<dataflow id="458" from="underflow_12" to="p_result_V" fromId="134" toId="139">
</dataflow>
<dataflow id="459" from="StgValue_424" to="p_result_V" fromId="424" toId="139">
</dataflow>
<dataflow id="460" from="result_V" to="p_result_V" fromId="131" toId="139">
</dataflow>
<dataflow id="461" from="brmerge9" to="result_1" fromId="137" toId="140">
</dataflow>
<dataflow id="462" from="result_V_mux" to="result_1" fromId="138" toId="140">
</dataflow>
<dataflow id="463" from="p_result_V" to="result_1" fromId="139" toId="140">
</dataflow>
<dataflow id="464" from="result_1" to="tmp_228" fromId="140" toId="141">
</dataflow>
<dataflow id="465" from="result_1" to="tmp_168" fromId="140" toId="142">
</dataflow>
<dataflow id="466" from="StgValue_267" to="tmp_168" fromId="267" toId="142">
</dataflow>
<dataflow id="467" from="tmp_168" to="p_s" fromId="142" toId="143">
</dataflow>
<dataflow id="468" from="tmp_228" to="p_s" fromId="141" toId="143">
</dataflow>
<dataflow id="470" from="StgValue_469" to="p_s" fromId="469" toId="143">
</dataflow>
<dataflow id="471" from="p_s" to="p_cast" fromId="143" toId="144">
</dataflow>
<dataflow id="472" from="p_cast" to="StgValue_145" fromId="144" toId="145">
</dataflow>
<dataflow id="473" from="output_V_addr" to="StgValue_145" fromId="54" toId="145">
</dataflow>
<dataflow id="474" from="exitcond4" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="475" from="exitcond5" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="476" from="exitcond6" to="StgValue_4" fromId="48" toId="4">
</dataflow>
<dataflow id="477" from="exitcond" to="StgValue_5" fromId="60" toId="5">
</dataflow>
<dataflow id="478" from="carry" to="StgValue_10" fromId="101" toId="10">
</dataflow>
</dataflows>


</stg>
