
*** Running vivado
    with args -log LED_Buzzer_Control_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source LED_Buzzer_Control_wrapper.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source LED_Buzzer_Control_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/LED_Buzzer_Control_processing_system7_0_0.xdc] for cell 'LED_Buzzer_Control_i/processing_system7_0/inst'
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_processing_system7_0_0/LED_Buzzer_Control_processing_system7_0_0.xdc] for cell 'LED_Buzzer_Control_i/processing_system7_0/inst'
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0_board.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0_board.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.srcs/sources_1/bd/LED_Buzzer_Control/ip/LED_Buzzer_Control_rst_ps7_0_100M_0/LED_Buzzer_Control_rst_ps7_0_100M_0.xdc] for cell 'LED_Buzzer_Control_i/rst_ps7_0_100M/U0'
Parsing XDC File [/opt/Xilinx/Vivado/2016.3/data/boards/system.xdc]
Finished Parsing XDC File [/opt/Xilinx/Vivado/2016.3/data/boards/system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1283.504 ; gain = 275.652 ; free physical = 5065 ; free virtual = 8119
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1305.512 ; gain = 22.008 ; free physical = 5056 ; free virtual = 8110
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1493e85d4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a6eea32a

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1720.004 ; gain = 0.000 ; free physical = 4694 ; free virtual = 7748

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 13 cells.
Phase 2 Constant propagation | Checksum: 53947730

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:01 . Memory (MB): peak = 1720.004 ; gain = 0.000 ; free physical = 4691 ; free virtual = 7745

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 362 unconnected nets.
INFO: [Opt 31-11] Eliminated 392 unconnected cells.
Phase 3 Sweep | Checksum: 15582f56b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.004 ; gain = 0.000 ; free physical = 4691 ; free virtual = 7745

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1d018aea6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.004 ; gain = 0.000 ; free physical = 4691 ; free virtual = 7745

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1720.004 ; gain = 0.000 ; free physical = 4691 ; free virtual = 7745
Ending Logic Optimization Task | Checksum: 1d018aea6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.004 ; gain = 0.000 ; free physical = 4691 ; free virtual = 7745

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d018aea6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1720.004 ; gain = 0.000 ; free physical = 4691 ; free virtual = 7745
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1720.004 ; gain = 436.500 ; free physical = 4691 ; free virtual = 7745
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1744.016 ; gain = 0.000 ; free physical = 4689 ; free virtual = 7745
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_Buzzer_Control_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_Buzzer_Control_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.016 ; gain = 0.000 ; free physical = 4689 ; free virtual = 7743
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net LED_Buzzer_Control_i/processing_system7_0/inst/FCLK_CLK0 is not driven by a Clock Buffer and has more than 512 loads. Driver(s): LED_Buzzer_Control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1744.016 ; gain = 0.000 ; free physical = 4690 ; free virtual = 7744
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1744.016 ; gain = 0.000 ; free physical = 4690 ; free virtual = 7744

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1241ac9d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1752.016 ; gain = 8.000 ; free physical = 4689 ; free virtual = 7744

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 145fb6149

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4682 ; free virtual = 7736

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 145fb6149

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4682 ; free virtual = 7736
Phase 1 Placer Initialization | Checksum: 145fb6149

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4682 ; free virtual = 7736

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17371943b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17371943b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1204a476f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a1cd6125

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a1cd6125

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10506620a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1066affb5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17de791e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17de791e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735
Phase 3 Detail Placement | Checksum: 17de791e8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1760.652 ; gain = 16.637 ; free physical = 4681 ; free virtual = 7735

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.179. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 108fef33b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735
Phase 4.1 Post Commit Optimization | Checksum: 108fef33b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 108fef33b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 108fef33b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19a800d66

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19a800d66

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735
Ending Placer Task | Checksum: 129ee3a2f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1761.656 ; gain = 17.641 ; free physical = 4680 ; free virtual = 7735
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1761.656 ; gain = 0.000 ; free physical = 4677 ; free virtual = 7735
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_Buzzer_Control_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1761.656 ; gain = 0.000 ; free physical = 4672 ; free virtual = 7727
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1761.656 ; gain = 0.000 ; free physical = 4671 ; free virtual = 7726
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1761.656 ; gain = 0.000 ; free physical = 4671 ; free virtual = 7726
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 92401ef7 ConstDB: 0 ShapeSum: 97ae1b38 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7903f85d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1810.656 ; gain = 49.000 ; free physical = 4605 ; free virtual = 7660

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7903f85d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1810.656 ; gain = 49.000 ; free physical = 4604 ; free virtual = 7659

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7903f85d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1810.656 ; gain = 49.000 ; free physical = 4598 ; free virtual = 7653

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7903f85d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1810.656 ; gain = 49.000 ; free physical = 4598 ; free virtual = 7653
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11550b6a7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1810.656 ; gain = 49.000 ; free physical = 4596 ; free virtual = 7651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.108 | TNS=0.000  | WHS=-0.131 | THS=-1.207 |

Phase 2 Router Initialization | Checksum: 19f4c675a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1810.656 ; gain = 49.000 ; free physical = 4596 ; free virtual = 7652

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a0ad7631

Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4596 ; free virtual = 7651

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ff1605b0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4595 ; free virtual = 7651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.700 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 228bb43ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4596 ; free virtual = 7651
Phase 4 Rip-up And Reroute | Checksum: 228bb43ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4596 ; free virtual = 7651

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 228bb43ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4596 ; free virtual = 7651

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 228bb43ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4596 ; free virtual = 7651
Phase 5 Delay and Skew Optimization | Checksum: 228bb43ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4596 ; free virtual = 7651

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 201cc9e94

Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1811.656 ; gain = 50.000 ; free physical = 4596 ; free virtual = 7651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.700 | TNS=0.000  | WHS=-1.300 | THS=-62.364|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 20153e627

Time (s): cpu = 00:04:59 ; elapsed = 00:04:52 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186
Phase 6.1 Hold Fix Iter | Checksum: 20153e627

Time (s): cpu = 00:04:59 ; elapsed = 00:04:52 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.700 | TNS=0.000  | WHS=-0.621 | THS=-2.947 |

Phase 6.2 Additional Hold Fix | Checksum: 251d12e10

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186
Phase 6 Post Hold Fix | Checksum: 251d12e10

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.999296 %
  Global Horizontal Routing Utilization  = 1.11236 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20552d22c

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20552d22c

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4131 ; free virtual = 7186

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ef2fcd11

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 23189a916

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.700 | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23189a916

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4130 ; free virtual = 7186
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2272.656 ; gain = 511.000 ; free physical = 4131 ; free virtual = 7186

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:11 ; elapsed = 00:05:06 . Memory (MB): peak = 2284.836 ; gain = 523.180 ; free physical = 4130 ; free virtual = 7185
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2284.836 ; gain = 0.000 ; free physical = 4126 ; free virtual = 7186
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_Buzzer_Control_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_Buzzer_Control_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /opt/Xilinx/Vivado/CERN_projects/LED_Buzzer_Control/LED_Buzzer_Control.runs/impl_1/LED_Buzzer_Control_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file LED_Buzzer_Control_wrapper_power_routed.rpt -pb LED_Buzzer_Control_wrapper_power_summary_routed.pb -rpx LED_Buzzer_Control_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile LED_Buzzer_Control_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./LED_Buzzer_Control_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2292.719 ; gain = 0.000 ; free physical = 4124 ; free virtual = 7184
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 15:52:46 2016...
