
*** Running vivado
    with args -log design_1_writeBinary_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_writeBinary_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_writeBinary_0_0.tcl -notrace
Command: synth_design -top design_1_writeBinary_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 412.477 ; gain = 99.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_writeBinary_0_0' [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ip/design_1_writeBinary_0_0/synth/design_1_writeBinary_0_0.vhd:81]
	Parameter C_S_AXI_S_AXI_BUNDLE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_S_AXI_BUNDLE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'writeBinary' declared at 'c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:12' bound to instance 'U0' of component 'writeBinary' [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ip/design_1_writeBinary_0_0/synth/design_1_writeBinary_0_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'writeBinary' [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:40]
	Parameter C_S_AXI_S_AXI_BUNDLE_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_S_AXI_BUNDLE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:115]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'writeBinary_S_AXI_BUNDLE_s_axi' declared at 'c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary_S_AXI_BUNDLE_s_axi.vhd:12' bound to instance 'writeBinary_S_AXI_BUNDLE_s_axi_U' of component 'writeBinary_S_AXI_BUNDLE_s_axi' [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:158]
INFO: [Synth 8-638] synthesizing module 'writeBinary_S_AXI_BUNDLE_s_axi' [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary_S_AXI_BUNDLE_s_axi.vhd:79]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'writeBinary_S_AXI_BUNDLE_s_axi' (1#1) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary_S_AXI_BUNDLE_s_axi.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'writeBinary' (2#1) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_writeBinary_0_0' (3#1) [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ip/design_1_writeBinary_0_0/synth/design_1_writeBinary_0_0.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 465.637 ; gain = 152.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 465.637 ; gain = 152.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ip/design_1_writeBinary_0_0/constraints/writeBinary_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ip/design_1_writeBinary_0_0/constraints/writeBinary_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.runs/design_1_writeBinary_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.runs/design_1_writeBinary_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 828.629 ; gain = 0.074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 828.629 ; gain = 515.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 828.629 ; gain = 515.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.runs/design_1_writeBinary_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 828.629 ; gain = 515.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'writeBinary_S_AXI_BUNDLE_s_axi'
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_159_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'writeBinary_S_AXI_BUNDLE_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 828.629 ; gain = 515.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module writeBinary_S_AXI_BUNDLE_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module writeBinary 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
INFO: [Synth 8-5545] ROM "tmp_i_fu_159_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:348]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.srcs/sources_1/bd/design_1/ipshared/a3f2/hdl/vhdl/writeBinary.vhd:348]
DSP Report: Generating DSP mul_fu_187_p2, operation Mode is: A2*(B:0xcccc).
DSP Report: register A is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
DSP Report: Generating DSP mul_fu_187_p2, operation Mode is: (PCIN>>17)+(A:0xcccc)*B2.
DSP Report: register B is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
DSP Report: Generating DSP mul_fu_187_p2, operation Mode is: (A:0x1999a)*B2.
DSP Report: register B is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
DSP Report: Generating DSP mul_fu_187_p2, operation Mode is: (PCIN>>17)+(A:0x1999a)*B2.
DSP Report: register B is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
DSP Report: operator mul_fu_187_p2 is absorbed into DSP mul_fu_187_p2.
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[64]' (FDE) to 'U0/tmp_13_reg_302_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[63]' (FDE) to 'U0/tmp_13_reg_302_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[62]' (FDE) to 'U0/tmp_13_reg_302_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[61]' (FDE) to 'U0/tmp_13_reg_302_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[60]' (FDE) to 'U0/tmp_13_reg_302_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[59]' (FDE) to 'U0/tmp_13_reg_302_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[58]' (FDE) to 'U0/tmp_13_reg_302_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[57]' (FDE) to 'U0/tmp_13_reg_302_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[56]' (FDE) to 'U0/tmp_13_reg_302_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[55]' (FDE) to 'U0/tmp_13_reg_302_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[54]' (FDE) to 'U0/tmp_13_reg_302_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[53]' (FDE) to 'U0/tmp_13_reg_302_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[52]' (FDE) to 'U0/tmp_13_reg_302_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[51]' (FDE) to 'U0/tmp_13_reg_302_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[50]' (FDE) to 'U0/tmp_13_reg_302_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[49]' (FDE) to 'U0/tmp_13_reg_302_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[48]' (FDE) to 'U0/tmp_13_reg_302_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[47]' (FDE) to 'U0/tmp_13_reg_302_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[46]' (FDE) to 'U0/tmp_13_reg_302_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[45]' (FDE) to 'U0/tmp_13_reg_302_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[44]' (FDE) to 'U0/tmp_13_reg_302_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[43]' (FDE) to 'U0/tmp_13_reg_302_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[42]' (FDE) to 'U0/tmp_13_reg_302_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[41]' (FDE) to 'U0/tmp_13_reg_302_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[40]' (FDE) to 'U0/tmp_13_reg_302_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[39]' (FDE) to 'U0/tmp_13_reg_302_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[38]' (FDE) to 'U0/tmp_13_reg_302_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[36]' (FDE) to 'U0/tmp_13_reg_302_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mul_reg_291_reg[37]' (FDE) to 'U0/tmp_13_reg_302_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\writeBinary_S_AXI_BUNDLE_s_axi_U/rstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (writeBinary_S_AXI_BUNDLE_s_axi_U/rstate_reg[2]) is unused and will be removed from module writeBinary.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 828.629 ; gain = 515.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|writeBinary | A2*(B:0xcccc)             | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|writeBinary | (PCIN>>17)+(A:0xcccc)*B2  | 17     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|writeBinary | (A:0x1999a)*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|writeBinary | (PCIN>>17)+(A:0x1999a)*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 872.121 ; gain = 559.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 874.453 ; gain = 561.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    62|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     3|
|4     |LUT1      |    65|
|5     |LUT2      |    88|
|6     |LUT3      |   129|
|7     |LUT4      |    53|
|8     |LUT5      |    49|
|9     |LUT6      |    79|
|10    |MUXF7     |     2|
|11    |FDRE      |   381|
|12    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |   915|
|2     |  U0                                 |writeBinary                    |   915|
|3     |    writeBinary_S_AXI_BUNDLE_s_axi_U |writeBinary_S_AXI_BUNDLE_s_axi |   441|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 897.906 ; gain = 222.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 897.906 ; gain = 585.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 897.906 ; gain = 596.535
INFO: [Common 17-1381] The checkpoint 'C:/EEM464/labs/project_2lzw_acc_alternative/project_2lzw_acc_alternative.runs/design_1_writeBinary_0_0_synth_1/design_1_writeBinary_0_0.dcp' has been generated.
