package DM

import chisel3._
import chisel3.util._


class DataMen(val depth: Int, val width: Int)extends Module{
  val io = IO(new Bundle() {
    val w_st = Input(Bool())
    val w_last = Input(Bool())
    val w_data = Input(UInt(width.W))
    val w_addr = Input(UInt(log2Up(depth).W))
    val w_valid = Input(Bool())
    val w_ready = Output(Bool())


    val r_last = Input(Bool())
    val r_data = Output(UInt(width.W))
    val r_addr = Input(UInt(log2Up(depth).W))
    val r_ready = Output(Bool())
  })

  val full_cnt = Wire(UInt(3.W))
  val buzy_cnt = Wire(UInt(3.W))
  buzy_cnt := RegEnable(
    Mux(
      io.w_st,
      Mux(
        io.w_last,
        buzy_cnt,
        buzy_cnt + 1.U
      ),
      Mux(
        io.w_last,
        buzy_cnt - 1.U,
        buzy_cnt
      )
    ),
    0.U,
    io.w_st || io.w_last
  )

  full_cnt := RegEnable(
    Mux(
      io.w_last,
      Mux(
        io.r_last,
        full_cnt,
        full_cnt + 1.U
      ),
      Mux(
        io.r_last,
        full_cnt - 1.U,
        full_cnt
      )
    ),
    0.U,
    io.w_last || io.r_last
  )

  val w_sel = Wire(Bool())
  w_sel := RegEnable(~w_sel, false.B, io.w_last)
  val r_sel = Wire(Bool())
  r_sel := RegEnable(~r_sel, false.B, io.r_last)


  val mem = Module(new R1W1Mem(depth * 2, width))
  mem.io.wen := io.w_valid
  mem.io.waddr := Cat(w_sel, io.w_addr)
  mem.io.wdata := io.w_data
  mem.io.ren := true.B
  mem.io.raddr := Cat(r_sel, io.r_addr)
  io.r_data := mem.io.rdata


  io.w_ready := (full_cnt + buzy_cnt ) < 2.U
  io.r_ready := full_cnt > 0.U


}

class Mem {

}
