{"sourceFile": [{
      "name": "",
      "directive": [{
          "functionName": "div",
          "label": "",
          "functionLabel": "",
          "id": "1",
          "sourceFile": "\/home\/lohitaksh\/FPGA_project\/Divider\/Divider_hls\/solution1\/csynth.tcl",
          "sourceLine": "15",
          "pragma": {
            "name": "TOP",
            "option": [{
                "name": "name",
                "value": "div"
              }]
          }
        }]
    }]}
