<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 171103.01 autogenerated file 
       Input: NVDLA_GEC.rdl
       Parms: opendla.parms
       Date: Sat Feb 01 17:43:32 CET 2020
 -->

<map version="171103.01">
  <id>addrmap_NVDLA</id>
  <baseaddr>0</baseaddr>
  <shorttext>addrmap_NVDLA registers</shorttext>
  <regset>
    <id>NVDLA_GEC</id>
    <shorttext>NVDLA_GEC registers</shorttext>
    <baseaddr>0xe000</baseaddr>
    <reg>
      <id>FEATURE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>FEATURE</shorttext>
      <baseaddr>0xe000</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////Error Collator Registers
////==================================
//// GLOBAL SLICE
////==================================
]]></longtext>
      <field>
        <id>NUM_ERR</id>
        <shorttext>NUM_ERR field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>43</reset>
        <lowidx>16</lowidx>
        <width>16</width>
        <longtext><![CDATA[
//// Number of errors connected to this collator. This is passed as a build time option to the plugin
]]></longtext>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xffff</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>NUM_ERR_SLICES</id>
        <shorttext>NUM_ERR_SLICES field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <longtext><![CDATA[
//// Number of error slices supported by this error collator, does not include the GlobalSpace and is 
//// derived by ceil (NUM_ERR/32). SW shall first read this register to determine the number of slices 
//// and read the required number of Error_Status registers .
]]></longtext>
        <user_properties>
          <spec_access>c</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <access>RO</access>
    </reg>
    <reg>
      <id>SWRESET</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>SWRESET</shorttext>
      <baseaddr>0xe004</baseaddr>
      <width>32</width>
      <field>
        <id>SWRST</id>
        <shorttext>SWRST field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
//// 1'b1 : Issue a SW reset to the Error Collator. This will reset all the registers(Except SCR), counters 
////        and logic of the Error Collator. SW can use this bit to flush errors logged into the error collator 
////        for ex, after Boot, SC7/8 exit.
//// 1'b0 : Do nothing, reset value.
//// This bit is auto-cleared.
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>MISSIONERR_TYPE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>MISSIONERR_TYPE</shorttext>
      <baseaddr>0xe008</baseaddr>
      <width>32</width>
      <field>
        <id>CODE</id>
        <shorttext>CODE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>5</reset>
        <lowidx>0</lowidx>
        <width>6</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// This register indicates the fault code of the register based on the value of MISSIONERR_INDEX Register. 
//// This can be used by a fault handling agent to triage an error without requiring device-specific code.The
//// possible values of this field are:
////   6'd0  : None
////   6'd1  : Parity Error on internal data path
////   6'd2  : ECC SEC Error on internal data path
////   6'd3  : ECC DED Error on internal data path
////   6'd4  : Comparator Error
////   6'd5  : Register Parity Error
////   6'd6  : Parity Error SEC Error from on-chip SRAM/Fifo
////   6'd7  : ECC SEC Error from on-chip SRAM/Fifo
////   6'd8  : ECC DED Error from on-chip SRAM/Fifo
////   6'd9  : Clock Monitor ErrorOther Error
////   6'd10 : Voltage Error
////   6'd11 : Temperature Error
////   6'd16 : SW Correctable Error
////   6'd17 : SW Un-Correctable Error
////   6'd32 : Other HW Correctable Error
////   6'd33 : Other HW Uncorrectable Error
//// All other values : Reserved for future use.
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x3f</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>CURRENT_COUNTER_VALUE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>CURRENT_COUNTER_VALUE</shorttext>
      <baseaddr>0xe00c</baseaddr>
      <width>32</width>
      <field>
        <id>VALUE</id>
        <shorttext>VALUE field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>9</width>
        <hwmod></hwmod>
        <longtext><![CDATA[
//// Provides the current value of the counter corresponding to the error in MissionErr_Index Register. 
//// Default provides the value of error 0 counter. 
//// Bit[8] is the ovrerflow bit post which the counter saturates and does not counter further. 
]]></longtext>
        <user_properties>
          <spec_access>r</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1ff</reset_mask>
        </user_properties>
      </field>
      <catcode>32</catcode>
      <access>RO</access>
    </reg>
    <reg>
      <id>MISSIONERR_INDEX</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>MISSIONERR_INDEX</shorttext>
      <baseaddr>0xe014</baseaddr>
      <width>32</width>
      <field>
        <id>IDX</id>
        <shorttext>IDX field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>7</width>
        <longtext><![CDATA[
//// BINARY Encoded. For error number 32, register should be programmed with value 0x20. 
//// Write to this register with Error number will update:
////   - MISSIONERR_TYPE Register with the Error-Code for the Error.
////   - CURRENT_COUNTER_VALUE Register with the error's SEC/DED Counter.
////   - MISSIONERR_USERVALUE with value of the first error_<i>_user signal.
//// SW can use this to trage the error.
//// number shall update the MISSIONERR_TYPE register with the error code and the Current_Counter_Value register 
//// with the value of the errors SEC/DED counter. SW can use this register to triage the error.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x7f</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>CORRECTABLE_THRESHOLD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>CORRECTABLE_THRESHOLD</shorttext>
      <baseaddr>0xe018</baseaddr>
      <width>32</width>
      <field>
        <id>COUNT</id>
        <shorttext>COUNT field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>ff</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Threshold value for all SEC Fault Reporting Units connected to this error collator.
//// SEC Errors are logged once the threshold is reached and the overflow bit is set.
//// 7'b0  : Log SEC error after receiving 1 Error.
//// 7'b1  : Log SEC error after receiving 2 Errors. 
//// ...
//// 7'bFF : Log SEC error after receiving 256 Errors.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>MISSIONERR_INJECT_UNLOCK</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>MISSIONERR_INJECT_UNLOCK</shorttext>
      <baseaddr>0xe01c</baseaddr>
      <width>32</width>
      <field>
        <id>VALUE</id>
        <shorttext>VALUE field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>8</width>
        <longtext><![CDATA[
//// Writes to ERRSLICE_XXX_MISSIONERR_INJECT registers are disabled until this register is written with a value of 0xE1. 
//// This is to prevent an inadvertent safety error injection in the safety plugin due to: 
////  1. A fault on ERRSLICE_XXX_MISSIONERR_INJECT register itself.
////  2. Erroneous SW.
//// The register shall be written with a value of 0x0 to reestablish the lock after user has completed the error injection testing. 
//// 0xE1 : Unlock the MISSIONERR_INJECT Register
//// 0x0  : Lock the MISSIONERR_INJECT Register
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0xff</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>MISSIONERR_INJECT_UNLOCK_VALUE_enum</enc_name>
          <enc_elem>
            <enc_elem_name>LOCK</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>UNLOCK</enc_elem_name>
            <enc_elem_value>0xe1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_ENABLE</shorttext>
      <baseaddr>0xe030</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// 0x20 to 0x2C = Reserved for future use.
////==================================
//// ERROR SLICE - 0
////==================================
]]></longtext>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Disable Mission Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_ENABLE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_FORCE</shorttext>
      <baseaddr>0xe034</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_FORCE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_STATUS</shorttext>
      <baseaddr>0xe038</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of MissionError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b10.
////1'b0 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_MISSIONERR_INJECT</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_MISSIONERR_INJECT</shorttext>
      <baseaddr>0xe03c</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_31 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_31 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_30 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_30 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_29 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_29 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_28 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_28 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_27 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_27 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_26 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_26 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_25 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_25 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_24 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_24 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_23 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_23 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_22 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_22 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_21 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_21 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_20 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_20 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_19 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_19 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_18 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_18 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_17 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_17 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_16 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_16 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_15 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<A0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_15 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_8 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<WL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_8 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_7 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<WL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_7 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_6 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DH> to allow for error injection.
////1'b0 -> De-Asseert inject_error_6 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_5 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DH> to allow for error injection.
////1'b0 -> De-Asseert inject_error_5 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_4 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_4 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_3 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CBUF>.<DL> to allow for error injection.
////1'b0 -> De-Asseert inject_error_3 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_2 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<BDMA> to allow for error injection.
////1'b0 -> De-Asseert inject_error_2 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_1 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<BDMA> to allow for error injection.
////1'b0 -> De-Asseert inject_error_1 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_0 output for Register Parity Error to NV_NVDLA_GLB_FC_err_collator to allow for error injection.
////1'b0 -> De-Asseert inject_error_0 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_MISSIONERR_INJECT_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_LATENTERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_LATENTERR_ENABLE</shorttext>
      <baseaddr>0xe040</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Disable Latent Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_ENABLE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_LATENTERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_LATENTERR_FORCE</shorttext>
      <baseaddr>0xe044</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_LATENTERR_FORCE_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE0_LATENTERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_LATENTERR_STATUS</shorttext>
      <baseaddr>0xe048</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of LatentError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_31_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_30_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b10.
////1'b0 -> Error_29_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_28_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b10.
////1'b0 -> Error_27_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_26_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b10.
////1'b0 -> Error_25_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_24_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b10.
////1'b0 -> Error_23_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_22_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b10.
////1'b0 -> Error_21_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_20_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b10.
////1'b0 -> Error_19_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_18_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b10.
////1'b0 -> Error_17_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_16_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b10.
////1'b0 -> Error_15_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_14_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b10.
////1'b0 -> Error_13_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_12_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b10.
////1'b0 -> Error_11_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_10_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b10.
////1'b0 -> Error_9_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_8_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b10.
////1'b0 -> Error_7_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_6_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b10.
////1'b0 -> Error_5_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_4_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b10.
////1'b0 -> Error_3_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_2_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b10.
////1'b0 -> Error_1_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b10.
////1'b0 -> Error_0_pulse[1:0] for Register Parity Error from NV_NVDLA_GLB_FC_err_collator was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE0_COUNTER_RELOAD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE0_COUNTER_RELOAD</shorttext>
      <baseaddr>0xe050</baseaddr>
      <width>32</width>
      <field>
        <id>ERR31</id>
        <shorttext>ERR31 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR31_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR30</id>
        <shorttext>ERR30 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR30_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR29</id>
        <shorttext>ERR29 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR29_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR28</id>
        <shorttext>ERR28 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR28_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR27</id>
        <shorttext>ERR27 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR27_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR26</id>
        <shorttext>ERR26 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR26_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR25</id>
        <shorttext>ERR25 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR25_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR24</id>
        <shorttext>ERR24 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR24_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR23</id>
        <shorttext>ERR23 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR23_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR22</id>
        <shorttext>ERR22 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR22_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR21</id>
        <shorttext>ERR21 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR21_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR20</id>
        <shorttext>ERR20 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR20_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR19</id>
        <shorttext>ERR19 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR19_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR18</id>
        <shorttext>ERR18 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR18_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR17</id>
        <shorttext>ERR17 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR17_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR16</id>
        <shorttext>ERR16 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR16_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR15</id>
        <shorttext>ERR15 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<A0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR15_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR14</id>
        <shorttext>ERR14 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR14_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR13</id>
        <shorttext>ERR13 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<MH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR13_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR12</id>
        <shorttext>ERR12 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR12_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR11</id>
        <shorttext>ERR11 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<ML>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR11_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR10</id>
        <shorttext>ERR10 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR10_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR9</id>
        <shorttext>ERR9 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR9_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR8</id>
        <shorttext>ERR8 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR8_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR7</id>
        <shorttext>ERR7 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<WL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR7_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR6</id>
        <shorttext>ERR6 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR6_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR5</id>
        <shorttext>ERR5 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DH>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR5_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR4</id>
        <shorttext>ERR4 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR4_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR3</id>
        <shorttext>ERR3 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CBUF>.<DL>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR3_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR2</id>
        <shorttext>ERR2 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR2_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR1</id>
        <shorttext>ERR1 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<BDMA>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR1_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR0</id>
        <shorttext>ERR0 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for Register Parity Error from NV_NVDLA_GLB_FC_err_collator
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE0_COUNTER_RELOAD_ERR0_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_ENABLE</shorttext>
      <baseaddr>0xe060</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// 0x28 to 0x30 = Reserved for future use.
////==================================
//// ERROR SLICE - 1
////==================================
]]></longtext>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ENABLE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_FORCE</shorttext>
      <baseaddr>0xe064</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_FORCE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_STATUS</shorttext>
      <baseaddr>0xe068</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of MissionError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_INJECT</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_INJECT</shorttext>
      <baseaddr>0xe06c</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_63 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<FALCON>.<IMEM> to allow for error injection.
////1'b0 -> De-Asseert inject_error_63 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_62 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_B> to allow for error injection.
////1'b0 -> De-Asseert inject_error_62 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_61 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_B> to allow for error injection.
////1'b0 -> De-Asseert inject_error_61 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_60 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_A> to allow for error injection.
////1'b0 -> De-Asseert inject_error_60 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_59 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<RUBIK>.<FIFO_A> to allow for error injection.
////1'b0 -> De-Asseert inject_error_59 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_58 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_58 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_57 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_57 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_56 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<PDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_56 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_55 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<PDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_55 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_54 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<E2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_54 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_53 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<E2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_53 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_52 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<N2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_52 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_51 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<N2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_51 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_50 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<B2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_50 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_49 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP>.<B2> to allow for error injection.
////1'b0 -> De-Asseert inject_error_49 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_48 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_48 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_47 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<SDP> to allow for error injection.
////1'b0 -> De-Asseert inject_error_47 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_46 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_46 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_45 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D7BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_45 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_44 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_44 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_43 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D6BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_43 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_42 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_42 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_41 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D5BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_41 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_40 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_40 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_39 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D4BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_39 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_38 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_38 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_37 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D3BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_37 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_36 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_36 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_35 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D2BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_35 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_34 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_34 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_33 output for ECC SEC Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D1BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_33 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_32 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<CACC>.<D0BUF> to allow for error injection.
////1'b0 -> De-Asseert inject_error_32 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_INJECT_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_LATENTERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_LATENTERR_ENABLE</shorttext>
      <baseaddr>0xe070</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Disable Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_ENABLE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_LATENTERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_LATENTERR_FORCE</shorttext>
      <baseaddr>0xe074</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_LATENTERR_FORCE_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_LATENTERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_LATENTERR_STATUS</shorttext>
      <baseaddr>0xe078</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of LatentError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_63_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_62_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b10.
////1'b0 -> Error_61_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_60_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b10.
////1'b0 -> Error_59_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_58_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b10.
////1'b0 -> Error_57_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_56_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b10.
////1'b0 -> Error_55_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_54_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b10.
////1'b0 -> Error_53_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_52_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b10.
////1'b0 -> Error_51_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_50_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b10.
////1'b0 -> Error_49_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_48_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b10.
////1'b0 -> Error_47_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_46_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b10.
////1'b0 -> Error_45_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_44_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b10.
////1'b0 -> Error_43_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_42_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b10.
////1'b0 -> Error_41_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_40_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b10.
////1'b0 -> Error_39_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_38_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b10.
////1'b0 -> Error_37_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_36_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b10.
////1'b0 -> Error_35_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_34_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b10.
////1'b0 -> Error_33_pulse[1:0] for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b10.
////1'b0 -> Error_32_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE1_COUNTER_RELOAD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_COUNTER_RELOAD</shorttext>
      <baseaddr>0xe080</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR62</id>
        <shorttext>ERR62 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>30</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR62_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR61</id>
        <shorttext>ERR61 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>29</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_B>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR61_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR60</id>
        <shorttext>ERR60 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>28</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR60_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR59</id>
        <shorttext>ERR59 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>27</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<RUBIK>.<FIFO_A>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR59_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR58</id>
        <shorttext>ERR58 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>26</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR58_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR57</id>
        <shorttext>ERR57 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>25</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR57_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR56</id>
        <shorttext>ERR56 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>24</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR56_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR55</id>
        <shorttext>ERR55 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>23</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<PDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR55_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR54</id>
        <shorttext>ERR54 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>22</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR54_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR53</id>
        <shorttext>ERR53 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>21</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<E2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR53_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR52</id>
        <shorttext>ERR52 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>20</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR52_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR51</id>
        <shorttext>ERR51 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>19</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<N2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR51_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR50</id>
        <shorttext>ERR50 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>18</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR50_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR49</id>
        <shorttext>ERR49 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>17</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>.<B2>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR49_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR48</id>
        <shorttext>ERR48 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>16</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR48_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR47</id>
        <shorttext>ERR47 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>15</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<SDP>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR47_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR46</id>
        <shorttext>ERR46 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>14</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR46_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR45</id>
        <shorttext>ERR45 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>13</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D7BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR45_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR44</id>
        <shorttext>ERR44 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>12</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR44_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR43</id>
        <shorttext>ERR43 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>11</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D6BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR43_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR42</id>
        <shorttext>ERR42 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>10</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR42_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR41</id>
        <shorttext>ERR41 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>9</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D5BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR41_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR40</id>
        <shorttext>ERR40 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>8</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR40_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR39</id>
        <shorttext>ERR39 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>7</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D4BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR39_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR38</id>
        <shorttext>ERR38 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>6</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR38_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR37</id>
        <shorttext>ERR37 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>5</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D3BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR37_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR36</id>
        <shorttext>ERR36 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>4</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR36_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR35</id>
        <shorttext>ERR35 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D2BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR35_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR34</id>
        <shorttext>ERR34 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR34_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR33</id>
        <shorttext>ERR33 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC SEC Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D1BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR33_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR32</id>
        <shorttext>ERR32 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<CACC>.<D0BUF>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_COUNTER_RELOAD_ERR32_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS</shorttext>
      <baseaddr>0xe084</baseaddr>
      <width>32</width>
      <field>
        <id>ERR63</id>
        <shorttext>ERR63 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>31</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Disables ECC correction in ECC Terminate plugins for <NV_DLA>.<FALCON>.<IMEM> and shall report single bit errors over the ded_err_pulse[1:0] to only allow detection and no correction.
////1'b0 -> ECC correction is enabled in ECC terminate plugins for <NV_DLA>.<FALCON>.<IMEM> and shall correct single bit errors and report them over sec_err_pulse[1:0]
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_ERR63_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_ENABLE</shorttext>
      <baseaddr>0xe090</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
//// 0x28 to 0x30 = Reserved for future use.
////==================================
//// ERROR SLICE - 2
////==================================
]]></longtext>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Mission Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Mission Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Disable Mission Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_ENABLE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_FORCE</shorttext>
      <baseaddr>0xe094</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Mission Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_FORCE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_STATUS</shorttext>
      <baseaddr>0xe098</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of MissionError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b10.
////1'b0 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_MISSIONERR_INJECT</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_MISSIONERR_INJECT</shorttext>
      <baseaddr>0xe09c</baseaddr>
      <width>32</width>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_65 output for Parity Error from on-chip SRAM/Fifo to <NV_DLA>.<FALCON>.<DMEM> to allow for error injection.
////1'b0 -> De-Asseert inject_error_65 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_INJECT_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Assert the inject_error_64 output for ECC DED Error from on-chip SRAM/Fifo to <NV_DLA>.<FALCON>.<IMEM> to allow for error injection.
////1'b0 -> De-Asseert inject_error_64 output.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_MISSIONERR_INJECT_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_LATENTERR_ENABLE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_LATENTERR_ENABLE</shorttext>
      <baseaddr>0xe0a0</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Latent Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Disable Latent Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Disable Latent Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Enable  Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Disable Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_ENABLE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>DISABLE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>ENABLE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_LATENTERR_FORCE</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_LATENTERR_FORCE</shorttext>
      <baseaddr>0xe0a4</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Force Assertion of Latent Error Reporting for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_LATENTERR_FORCE_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NOFORCE</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>FORCE</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <reg>
      <id>ERRSLICE2_LATENTERR_STATUS</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_LATENTERR_STATUS</shorttext>
      <baseaddr>0xe0a8</baseaddr>
      <width>32</width>
      <longtext><![CDATA[
////SW must write 1 to clear the fields of this register.
////Bits in this register continue to be logged independent of the value of LatentError_Enable register, to avoid silent dropping of errors.
]]></longtext>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_67_pulse[1:0] for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b10.
////1'b0 -> Error_66_pulse[1:0] for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b10.
////1'b0 -> Error_65_pulse[1:0] for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b10.
////1'b0 -> Error_64_pulse[1:0] for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM> was equal to 2'b01.
]]></longtext>
        <user_properties>
          <spec_access>rw</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
      </field>
      <catcode>2</catcode>
      <access>RW</access>
    </reg>
    <reg>
      <id>ERRSLICE2_COUNTER_RELOAD</id>
      <parentpath>NVDLA_GEC</parentpath>
      <shorttext>ERRSLICE2_COUNTER_RELOAD</shorttext>
      <baseaddr>0xe0b0</baseaddr>
      <width>32</width>
      <field>
        <id>ERR67</id>
        <shorttext>ERR67 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>3</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for SW Uncorrectabel Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR67_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR66</id>
        <shorttext>ERR66 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>2</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for SW Correctable Error from <NV_DLA>.<FALCON>.<ERB>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR66_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR65</id>
        <shorttext>ERR65 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for Parity Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<DMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR65_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <field>
        <id>ERR64</id>
        <shorttext>ERR64 field</shorttext>
        <access>WO</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <longtext><![CDATA[
////1'b1 -> Reload Error Counter for ECC DED Error from on-chip SRAM/Fifo from <NV_DLA>.<FALCON>.<IMEM>
////1'b0 -> Do Nothing
]]></longtext>
        <user_properties>
          <spec_access>w</spec_access>
          <spec_sw_default>0x0</spec_sw_default>
          <sw_default_mask>0x0</sw_default_mask>
          <reset_mask>0x1</reset_mask>
        </user_properties>
        <enum_encode>
          <enc_name>ERRSLICE2_COUNTER_RELOAD_ERR64_enum</enc_name>
          <enc_elem>
            <enc_elem_name>NORELOAD</enc_elem_name>
            <enc_elem_value>0x0</enc_elem_value>
          </enc_elem>
          <enc_elem>
            <enc_elem_name>RELOAD</enc_elem_name>
            <enc_elem_value>0x1</enc_elem_value>
          </enc_elem>
        </enum_encode>
      </field>
      <catcode>2</catcode>
      <access>WO</access>
    </reg>
    <highaddr>0xe0b3</highaddr>
  </regset>
</map>
