
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/asic/workspace/lab3/runs/RUN_2025-05-10_09-56-20/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

2. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/axi_fifo.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/axi_fifo.sv' to AST representation.
Storing AST representation for module `$abstract\axi_fifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/pixel_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/pixel_processor.sv' to AST representation.
Storing AST representation for module `$abstract\pixel_processor'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/raster.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/raster.sv' to AST representation.
Storing AST representation for module `$abstract\raster'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/tile_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/tile_processor.sv' to AST representation.
Storing AST representation for module `$abstract\tile_processor'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

7. Executing AST frontend in derive mode using pre-parsed AST for module `\raster'.
Generating RTLIL representation for module `\raster'.

7.1. Analyzing design hierarchy..
Top module:  \raster

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_processor'.
Generating RTLIL representation for module `\pixel_processor'.
Parameter \WIDTH = 371
Parameter \DEPTH = 4

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo'.
Parameter \WIDTH = 371
Parameter \DEPTH = 4
Generating RTLIL representation for module `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo'.

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_processor'.
Generating RTLIL representation for module `\tile_processor'.
Warning: Replacing memory \edges with list of registers. See /home/asic/workspace/lab3/rtl/tile_processor.sv:145

7.5. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo
Used module:     \tile_processor

7.6. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo
Used module:     \tile_processor
Removing unused module `$abstract\tile_processor'.
Removing unused module `$abstract\raster'.
Removing unused module `$abstract\pixel_processor'.
Removing unused module `$abstract\axi_fifo'.
Removed 4 unused modules.
Renaming module raster to raster.

8. Generating Graphviz representation of design.
Writing dot description to `/home/asic/workspace/lab3/runs/RUN_2025-05-10_09-56-20/06-yosys-synthesis/hierarchy.dot'.
Dumping module raster to page 1.

9. Executing TRIBUF pass.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo
Used module:     \tile_processor

10.2. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo
Used module:     \tile_processor
Removed 0 unused modules.

11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
Cleaned up 2 empty switches.

12. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 7 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860 in module $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.
Marked 7 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545 in module pixel_processor.
Marked 5 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541 in module pixel_processor.
Removed 1 dead cases from process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925 in module tile_processor.
Marked 2 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925 in module tile_processor.
Marked 3 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901 in module tile_processor.
Removed a total of 1 dead cases.

13. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 690 assignments to connections.

14. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
  Set init value: \data_out = 371'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  Set init value: \write_ptr = 3'000
  Set init value: \read_ptr = 3'000
  Set init value: \count = 4'0000

15. Executing PROC_ARST pass (detect async resets in processes).

16. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~29 debug messages>

17. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
Creating decoders for process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
     1/13: $3\next_read_ptr[2:0]
     2/13: $2\next_read_ptr[2:0]
     3/13: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1872
     4/13: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_DATA[370:0]$1871
     5/13: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_ADDR[1:0]$1870
     6/13: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1867
     7/13: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_DATA[370:0]$1866
     8/13: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_ADDR[1:0]$1865
     9/13: $1\next_read_ptr[2:0]
    10/13: $0\count[3:0]
    11/13: $0\read_ptr[2:0]
    12/13: $0\write_ptr[2:0]
    13/13: $0\data_out[370:0]
Creating decoders for process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
     1/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1846
     2/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR[7:0]$1845
     3/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1844
     4/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR[7:0]$1843
     5/739: $3\temp_edge_row_off[31:0]
     6/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out[31:0]$1794
     7/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx[31:0]$1796
     8/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out[31:0]$1800
     9/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in[15:0]$1799
    10/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy[31:0]$1795
    11/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out[31:0]$1798
    12/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in[15:0]$1797
    13/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i[47:0]$1793
    14/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out[31:0]$1786
    15/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx[31:0]$1788
    16/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out[31:0]$1792
    17/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in[15:0]$1791
    18/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy[31:0]$1787
    19/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out[31:0]$1790
    20/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in[15:0]$1789
    21/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i[47:0]$1785
    22/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out[31:0]$1778
    23/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx[31:0]$1780
    24/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out[31:0]$1784
    25/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in[15:0]$1783
    26/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy[31:0]$1779
    27/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out[31:0]$1782
    28/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in[15:0]$1781
    29/739: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i[47:0]$1777
    30/739: $3\temp_z_row_off[31:0]
    31/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out[31:0]$1770
    32/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext[31:0]$1772
    33/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out[31:0]$1776
    34/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in[15:0]$1775
    35/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext[31:0]$1771
    36/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out[31:0]$1774
    37/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in[15:0]$1773
    38/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy[15:0]$1769
    39/739: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx[15:0]$1768
    40/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out[31:0]$1814
    41/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in[15:0]$1813
    42/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out[31:0]$1812
    43/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i[47:0]$1811
    44/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out[31:0]$1810
    45/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in[15:0]$1809
    46/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out[31:0]$1808
    47/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i[47:0]$1807
    48/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out[31:0]$1806
    49/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in[15:0]$1805
    50/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out[31:0]$1804
    51/739: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i[47:0]$1803
    52/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out[31:0]$1802
    53/739: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in[15:0]$1801
    54/739: $3\temp_edge_col_off[31:0]
    55/739: $3\temp_z_col_off[31:0]
    56/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1765
    57/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA[7:0]$1764
    58/739: $3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR[7:0]$1763
    59/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1762
    60/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA[31:0]$1761
    61/739: $3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR[7:0]$1760
    62/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1751 [47:32]
    63/739: $0\flush_abs_pos[47:0] [47:32]
    64/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1751 [15:0]
    65/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1751 [31:16]
    66/739: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in[18:0]$1750
    67/739: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1692
    68/739: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in[18:0]$1691
    69/739: $2\temp_coord[47:0]
    70/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1749
    71/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR[7:0]$1748
    72/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1747
    73/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR[7:0]$1746
    74/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1745
    75/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA[7:0]$1744
    76/739: $2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR[7:0]$1743
    77/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1742
    78/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA[31:0]$1741
    79/739: $2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR[7:0]$1740
    80/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out[31:0]$1739
    81/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in[15:0]$1738
    82/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out[31:0]$1737
    83/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i[47:0]$1736
    84/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out[31:0]$1735
    85/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in[15:0]$1734
    86/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out[31:0]$1733
    87/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i[47:0]$1732
    88/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out[31:0]$1731
    89/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in[15:0]$1730
    90/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out[31:0]$1729
    91/739: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i[47:0]$1728
    92/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out[31:0]$1727
    93/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in[15:0]$1726
    94/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out[31:0]$1725
    95/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in[15:0]$1724
    96/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out[31:0]$1723
    97/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in[15:0]$1722
    98/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx[31:0]$1721
    99/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy[31:0]$1720
   100/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out[31:0]$1719
   101/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i[47:0]$1718
   102/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out[31:0]$1717
   103/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in[15:0]$1716
   104/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out[31:0]$1715
   105/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in[15:0]$1714
   106/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx[31:0]$1713
   107/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy[31:0]$1712
   108/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out[31:0]$1711
   109/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i[47:0]$1710
   110/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out[31:0]$1709
   111/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in[15:0]$1708
   112/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out[31:0]$1707
   113/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in[15:0]$1706
   114/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx[31:0]$1705
   115/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy[31:0]$1704
   116/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out[31:0]$1703
   117/739: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i[47:0]$1702
   118/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out[31:0]$1701
   119/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in[15:0]$1700
   120/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out[31:0]$1699
   121/739: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in[15:0]$1698
   122/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext[31:0]$1697
   123/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext[31:0]$1696
   124/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out[31:0]$1695
   125/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy[15:0]$1694
   126/739: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx[15:0]$1693
   127/739: $2\temp_edge_col_off[31:0]
   128/739: $2\temp_z_col_off[31:0]
   129/739: $2\temp_edge_row_off[31:0]
   130/739: $2\temp_z_row_off[31:0]
   131/739: $0\present_state[1:0]
   132/739: $1$fordecl_block$1.i[31:0]$1119
   133/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1680
   134/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1679
   135/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1678
   136/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1677
   137/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1676
   138/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1675
   139/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1674
   140/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1673
   141/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1672
   142/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1671
   143/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1670
   144/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1669
   145/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1668
   146/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1667
   147/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1666
   148/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1665
   149/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1664
   150/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1663
   151/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1662
   152/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1661
   153/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1660
   154/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1659
   155/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1658
   156/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1657
   157/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1656
   158/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1655
   159/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1654
   160/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1653
   161/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1652
   162/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1651
   163/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1650
   164/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1649
   165/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1648
   166/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1647
   167/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1646
   168/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1645
   169/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1644
   170/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1643
   171/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1642
   172/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1641
   173/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1640
   174/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1639
   175/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1638
   176/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1637
   177/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1636
   178/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1635
   179/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1634
   180/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1633
   181/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1632
   182/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1631
   183/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1630
   184/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1629
   185/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1628
   186/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1627
   187/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1626
   188/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1625
   189/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1624
   190/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1623
   191/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1622
   192/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1621
   193/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1620
   194/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1619
   195/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1618
   196/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1617
   197/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1616
   198/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1615
   199/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1614
   200/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1613
   201/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1612
   202/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1611
   203/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1610
   204/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1609
   205/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1608
   206/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1607
   207/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1606
   208/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1605
   209/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1604
   210/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1603
   211/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1602
   212/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1601
   213/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1600
   214/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1599
   215/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1598
   216/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1597
   217/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1596
   218/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1595
   219/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1594
   220/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1593
   221/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1592
   222/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1591
   223/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1590
   224/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1589
   225/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1588
   226/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1587
   227/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1586
   228/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1585
   229/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1584
   230/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1583
   231/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1582
   232/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1581
   233/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1580
   234/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1579
   235/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1578
   236/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1577
   237/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1576
   238/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1575
   239/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1574
   240/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1573
   241/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$1572
   242/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$1571
   243/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$1570
   244/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$1569
   245/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$1568
   246/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$1567
   247/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$1566
   248/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$1565
   249/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$1564
   250/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$1563
   251/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$1562
   252/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$1561
   253/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$1560
   254/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$1559
   255/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$1558
   256/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$1557
   257/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$1556
   258/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$1555
   259/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$1554
   260/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$1553
   261/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$1552
   262/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$1551
   263/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$1550
   264/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$1549
   265/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$1548
   266/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$1547
   267/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$1546
   268/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$1545
   269/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$1544
   270/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$1543
   271/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$1542
   272/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$1541
   273/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$1540
   274/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$1539
   275/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$1538
   276/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$1537
   277/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$1536
   278/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$1535
   279/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$1534
   280/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$1533
   281/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$1532
   282/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$1531
   283/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$1530
   284/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$1529
   285/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$1528
   286/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$1527
   287/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$1526
   288/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$1525
   289/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$1524
   290/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$1523
   291/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$1522
   292/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$1521
   293/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$1520
   294/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$1519
   295/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$1518
   296/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$1517
   297/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$1516
   298/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$1515
   299/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$1514
   300/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$1513
   301/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$1512
   302/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$1511
   303/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$1510
   304/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$1509
   305/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$1508
   306/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$1507
   307/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$1506
   308/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$1505
   309/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$1504
   310/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$1503
   311/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$1502
   312/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$1501
   313/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$1500
   314/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$1499
   315/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$1498
   316/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$1497
   317/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$1496
   318/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$1495
   319/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$1494
   320/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$1493
   321/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$1492
   322/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$1491
   323/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$1490
   324/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$1489
   325/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$1488
   326/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$1487
   327/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$1486
   328/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$1485
   329/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$1484
   330/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$1483
   331/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$1482
   332/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$1481
   333/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$1480
   334/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$1479
   335/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$1478
   336/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$1477
   337/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$1476
   338/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$1475
   339/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$1474
   340/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$1473
   341/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$1472
   342/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$1471
   343/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$1470
   344/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$1469
   345/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$1468
   346/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$1467
   347/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$1466
   348/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$1465
   349/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$1464
   350/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$1463
   351/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$1462
   352/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$1461
   353/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$1460
   354/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$1459
   355/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$1458
   356/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$1457
   357/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$1456
   358/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$1455
   359/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$1454
   360/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$1453
   361/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$1452
   362/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$1451
   363/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$1450
   364/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$1449
   365/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$1448
   366/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$1447
   367/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$1446
   368/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$1445
   369/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$1444
   370/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$1443
   371/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$1442
   372/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$1441
   373/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$1440
   374/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$1439
   375/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$1438
   376/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$1437
   377/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$1436
   378/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$1435
   379/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$1434
   380/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$1433
   381/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$1432
   382/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$1431
   383/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$1430
   384/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$1429
   385/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$1428
   386/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$1427
   387/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$1426
   388/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$1425
   389/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$1424
   390/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$1423
   391/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$1422
   392/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$1421
   393/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$1420
   394/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$1419
   395/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$1418
   396/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$1417
   397/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$1416
   398/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$1415
   399/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$1414
   400/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$1413
   401/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$1412
   402/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$1411
   403/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$1410
   404/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$1409
   405/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$1408
   406/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$1407
   407/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$1406
   408/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$1405
   409/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$1404
   410/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$1403
   411/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$1402
   412/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$1401
   413/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$1400
   414/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$1399
   415/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$1398
   416/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$1397
   417/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$1396
   418/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$1395
   419/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$1394
   420/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$1393
   421/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$1392
   422/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$1391
   423/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$1390
   424/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$1389
   425/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$1388
   426/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$1387
   427/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$1386
   428/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$1385
   429/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$1384
   430/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$1383
   431/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$1382
   432/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$1381
   433/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$1380
   434/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$1379
   435/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$1378
   436/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$1377
   437/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$1376
   438/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$1375
   439/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$1374
   440/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$1373
   441/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$1372
   442/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$1371
   443/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$1370
   444/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$1369
   445/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$1368
   446/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$1367
   447/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$1366
   448/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$1365
   449/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$1364
   450/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$1363
   451/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$1362
   452/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$1361
   453/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$1360
   454/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$1359
   455/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$1358
   456/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$1357
   457/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$1356
   458/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$1355
   459/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$1354
   460/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$1353
   461/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$1352
   462/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$1351
   463/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$1350
   464/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$1349
   465/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$1348
   466/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$1347
   467/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$1346
   468/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$1345
   469/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$1344
   470/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$1343
   471/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$1342
   472/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$1341
   473/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$1340
   474/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$1339
   475/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$1338
   476/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$1337
   477/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$1336
   478/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$1335
   479/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$1334
   480/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$1333
   481/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$1332
   482/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$1331
   483/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$1330
   484/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$1329
   485/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$1328
   486/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$1327
   487/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$1326
   488/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$1325
   489/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$1324
   490/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$1323
   491/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$1322
   492/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$1321
   493/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$1320
   494/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$1319
   495/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$1318
   496/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$1317
   497/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$1316
   498/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$1315
   499/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$1314
   500/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$1313
   501/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$1312
   502/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$1311
   503/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$1310
   504/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$1309
   505/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$1308
   506/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$1307
   507/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$1306
   508/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$1305
   509/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$1304
   510/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$1303
   511/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$1302
   512/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$1301
   513/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$1300
   514/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$1299
   515/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$1298
   516/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$1297
   517/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$1296
   518/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$1295
   519/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$1294
   520/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$1293
   521/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$1292
   522/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$1291
   523/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$1290
   524/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$1289
   525/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$1288
   526/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$1287
   527/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$1286
   528/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$1285
   529/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$1284
   530/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$1283
   531/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$1282
   532/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$1281
   533/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$1280
   534/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$1279
   535/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$1278
   536/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$1277
   537/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$1276
   538/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$1275
   539/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$1274
   540/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$1273
   541/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$1272
   542/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$1271
   543/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$1270
   544/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$1269
   545/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$1268
   546/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$1267
   547/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$1266
   548/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$1265
   549/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$1264
   550/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$1263
   551/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$1262
   552/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$1261
   553/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$1260
   554/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$1259
   555/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$1258
   556/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$1257
   557/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$1256
   558/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$1255
   559/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$1254
   560/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$1253
   561/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$1252
   562/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$1251
   563/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$1250
   564/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$1249
   565/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$1248
   566/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$1247
   567/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$1246
   568/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$1245
   569/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$1244
   570/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$1243
   571/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$1242
   572/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$1241
   573/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$1240
   574/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$1239
   575/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$1238
   576/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$1237
   577/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$1236
   578/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$1235
   579/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$1234
   580/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$1233
   581/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$1232
   582/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$1231
   583/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$1230
   584/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$1229
   585/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$1228
   586/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$1227
   587/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$1226
   588/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$1225
   589/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$1224
   590/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$1223
   591/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$1222
   592/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$1221
   593/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$1220
   594/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$1219
   595/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$1218
   596/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$1217
   597/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$1216
   598/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$1215
   599/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$1214
   600/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$1213
   601/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$1212
   602/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$1211
   603/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$1210
   604/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$1209
   605/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$1208
   606/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$1207
   607/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$1206
   608/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$1205
   609/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$1204
   610/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$1203
   611/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$1202
   612/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$1201
   613/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$1200
   614/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$1199
   615/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$1198
   616/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$1197
   617/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$1196
   618/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$1195
   619/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$1194
   620/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$1193
   621/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$1192
   622/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$1191
   623/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$1190
   624/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$1189
   625/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$1188
   626/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$1187
   627/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$1186
   628/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$1185
   629/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$1184
   630/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$1183
   631/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$1182
   632/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$1181
   633/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$1180
   634/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$1179
   635/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$1178
   636/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$1177
   637/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$1176
   638/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$1175
   639/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$1174
   640/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$1173
   641/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$1172
   642/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$1171
   643/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$1170
   644/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$1169
   645/739: $0\metadata[18:0] [10:5]
   646/739: $0\metadata[18:0] [4:0]
   647/739: $0\metadata[18:0] [18:11]
   648/739: $0\delta_2[47:0] [15:0]
   649/739: $0\delta_2[47:0] [47:32]
   650/739: $0\delta_1[47:0] [15:0]
   651/739: $0\delta_1[47:0] [47:32]
   652/739: $0\delta_0[47:0] [15:0]
   653/739: $0\delta_0[47:0] [47:32]
   654/739: $3\temp_coord[47:0]
   655/739: $0\flush_abs_pos[47:0] [31:16]
   656/739: $0\abs_pos[47:0] [15:0]
   657/739: $0\abs_pos[47:0] [47:32]
   658/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR[7:0]$1689
   659/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1688
   660/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR[7:0]$1687
   661/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1686
   662/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA[7:0]$1685
   663/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR[7:0]$1684
   664/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1683
   665/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA[31:0]$1682
   666/739: $1$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR[7:0]$1681
   667/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out[31:0]$1168
   668/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in[15:0]$1167
   669/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out[31:0]$1166
   670/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i[47:0]$1165
   671/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out[31:0]$1164
   672/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in[15:0]$1163
   673/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out[31:0]$1162
   674/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i[47:0]$1161
   675/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out[31:0]$1160
   676/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in[15:0]$1159
   677/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out[31:0]$1158
   678/739: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i[47:0]$1157
   679/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out[31:0]$1156
   680/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in[15:0]$1155
   681/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out[31:0]$1154
   682/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in[15:0]$1153
   683/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out[31:0]$1152
   684/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in[15:0]$1151
   685/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx[31:0]$1150
   686/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy[31:0]$1149
   687/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out[31:0]$1148
   688/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i[47:0]$1147
   689/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out[31:0]$1146
   690/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in[15:0]$1145
   691/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out[31:0]$1144
   692/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in[15:0]$1143
   693/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx[31:0]$1142
   694/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy[31:0]$1141
   695/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out[31:0]$1140
   696/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i[47:0]$1139
   697/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out[31:0]$1138
   698/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in[15:0]$1137
   699/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out[31:0]$1136
   700/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in[15:0]$1135
   701/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx[31:0]$1134
   702/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy[31:0]$1133
   703/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out[31:0]$1132
   704/739: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i[47:0]$1131
   705/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out[31:0]$1130
   706/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in[15:0]$1129
   707/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out[31:0]$1128
   708/739: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in[15:0]$1127
   709/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext[31:0]$1126
   710/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext[31:0]$1125
   711/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out[31:0]$1124
   712/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy[15:0]$1123
   713/739: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx[15:0]$1122
   714/739: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out[47:0]$1121
   715/739: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in[18:0]$1120
   716/739: $1\temp_edge_col_off[31:0]
   717/739: $1\temp_z_col_off[31:0]
   718/739: $1\temp_edge_row_off[31:0]
   719/739: $1\temp_z_row_off[31:0]
   720/739: $1\temp_coord[47:0]
   721/739: $0\z_current[31:0]
   722/739: $0\dzdy[15:0]
   723/739: $0\dzdx[15:0]
   724/739: $0\delta_2[47:0] [31:16]
   725/739: $0\edge_2[31:0]
   726/739: $0\edge_1[31:0]
   727/739: $0\edge_0[31:0]
   728/739: $0\delta_1[47:0] [31:16]
   729/739: $0\delta_0[47:0] [31:16]
   730/739: $0\flush_abs_pos[47:0] [15:0]
   731/739: $0\flush_rel_pos[7:0]
   732/739: $0\rel_pos[7:0]
   733/739: $0\abs_pos[47:0] [31:16]
   734/739: $1$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1690
   735/739: $0\pixel_out_y[15:0]
   736/739: $0\pixel_out_x[15:0]
   737/739: $0\color_out[7:0]
   738/739: $0\vld_out[0:0]
   739/739: $0\rdy_in[0:0]
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
     1/5: $5\next_state[1:0]
     2/5: $4\next_state[1:0]
     3/5: $3\next_state[1:0]
     4/5: $2\next_state[1:0]
     5/5: $1\next_state[1:0]
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
     1/171: $2\temp_edge_i[31:0]
     2/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.out[31:0]$2062
     3/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_mult[31:0]$2066
     4/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_mult[31:0]$2065
     5/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_sub[15:0]$2064
     6/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_sub[15:0]$2063
     7/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.delta_i[47:0]$2061
     8/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.v_i[47:0]$2060
     9/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.start[47:0]$2059
    10/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.out[31:0]$2054
    11/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_mult[31:0]$2058
    12/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_mult[31:0]$2057
    13/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_sub[15:0]$2056
    14/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_sub[15:0]$2055
    15/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.delta_i[47:0]$2053
    16/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.v_i[47:0]$2052
    17/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.start[47:0]$2051
    18/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.out[31:0]$2046
    19/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_mult[31:0]$2050
    20/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_mult[31:0]$2049
    21/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_sub[15:0]$2048
    22/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_sub[15:0]$2047
    23/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.delta_i[47:0]$2045
    24/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.v_i[47:0]$2044
    25/171: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.start[47:0]$2043
    26/171: $0\abs_pos[47:0] [47:32]
    27/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.y_component[31:0]$2098
    28/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.x_component[31:0]$2097
    29/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_y[15:0]$2096
    30/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_x[15:0]$2095
    31/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.out[31:0]$2094
    32/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdy[15:0]$2093
    33/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdx[15:0]$2092
    34/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.abs_pos[47:0]$2091
    35/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.v_0[47:0]$2090
    36/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.div_result_dz[31:0]$2089
    37/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.out[15:0]$2088
    38/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.c[31:0]$2087
    39/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.dz_undiv[31:0]$2086
    40/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.div_result_dz[31:0]$2085
    41/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.out[15:0]$2084
    42/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.c[31:0]$2083
    43/171: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.dz_undiv[31:0]$2082
    44/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_y0x2_mult[31:0]$2081
    45/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_x0y2_mult[31:0]$2080
    46/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.out[31:0]$2079
    47/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_2[47:0]$2078
    48/171: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_0[47:0]$2077
    49/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_x0z2_mult[31:0]$2076
    50/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_z0x2_mult[31:0]$2075
    51/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.out[31:0]$2074
    52/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_2[47:0]$2073
    53/171: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_0[47:0]$2072
    54/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_z0y2_mult[31:0]$2071
    55/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_y0z2_mult[31:0]$2070
    56/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.out[31:0]$2069
    57/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_2[47:0]$2068
    58/171: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_0[47:0]$2067
    59/171: $2\temp_dzdy[15:0]
    60/171: $2\temp_dzdx[15:0]
    61/171: $2\temp_z[31:0]
    62/171: $2\temp_coeff_c[31:0]
    63/171: $2\temp_coeff_b[31:0]
    64/171: $2\temp_coeff_a[31:0]
    65/171: $0\present_state[31:0]
    66/171: $0\metadata[18:0] [10:5]
    67/171: $0\metadata[18:0] [4:0]
    68/171: $0\metadata[18:0] [18:11]
    69/171: $0\abs_pos[47:0] [15:0]
    70/171: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.z_component[31:0]$2099
    71/171: $0\abs_pos[47:0] [31:16]
    72/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.y_component[31:0]$2041
    73/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.x_component[31:0]$2040
    74/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_y[15:0]$2039
    75/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_x[15:0]$2038
    76/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.out[31:0]$2037
    77/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdy[15:0]$2036
    78/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdx[15:0]$2035
    79/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.abs_pos[47:0]$2034
    80/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.v_0[47:0]$2033
    81/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.div_result_dz[31:0]$2032
    82/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.out[15:0]$2031
    83/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.c[31:0]$2030
    84/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.dz_undiv[31:0]$2029
    85/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.div_result_dz[31:0]$2028
    86/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.out[15:0]$2027
    87/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.c[31:0]$2026
    88/171: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.dz_undiv[31:0]$2025
    89/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_y0x2_mult[31:0]$2024
    90/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_x0y2_mult[31:0]$2023
    91/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.out[31:0]$2022
    92/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_2[47:0]$2021
    93/171: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_0[47:0]$2020
    94/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_x0z2_mult[31:0]$2019
    95/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_z0x2_mult[31:0]$2018
    96/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.out[31:0]$2017
    97/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_2[47:0]$2016
    98/171: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_0[47:0]$2015
    99/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_z0y2_mult[31:0]$2014
   100/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_y0z2_mult[31:0]$2013
   101/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.out[31:0]$2012
   102/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_2[47:0]$2011
   103/171: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_0[47:0]$2010
   104/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_mult[31:0]$2009
   105/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_mult[31:0]$2008
   106/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_sub[15:0]$2007
   107/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_sub[15:0]$2006
   108/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.out[31:0]$2005
   109/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.delta_i[47:0]$2004
   110/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.v_i[47:0]$2003
   111/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.start[47:0]$2002
   112/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_mult[31:0]$2001
   113/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_mult[31:0]$2000
   114/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_sub[15:0]$1999
   115/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_sub[15:0]$1998
   116/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.out[31:0]$1997
   117/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.delta_i[47:0]$1996
   118/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.v_i[47:0]$1995
   119/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.start[47:0]$1994
   120/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_mult[31:0]$1993
   121/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_mult[31:0]$1992
   122/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_sub[15:0]$1991
   123/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_sub[15:0]$1990
   124/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.out[31:0]$1989
   125/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.delta_i[47:0]$1988
   126/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.v_i[47:0]$1987
   127/171: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.start[47:0]$1986
   128/171: $1\temp_dzdy[15:0]
   129/171: $1\temp_dzdx[15:0]
   130/171: $1\temp_z[31:0]
   131/171: $1\temp_coeff_c[31:0]
   132/171: $1\temp_coeff_b[31:0]
   133/171: $1\temp_coeff_a[31:0]
   134/171: $1\temp_edge_i[31:0]
   135/171: $0\edges[2][31:0]
   136/171: $0\edges[1][31:0]
   137/171: $0\edges[0][31:0]
   138/171: $0\coeff_C[31:0]
   139/171: $0\coeff_B[31:0]
   140/171: $0\coeff_A[31:0]
   141/171: $0\z_current[31:0]
   142/171: $0\dzdy[15:0]
   143/171: $0\dzdx[15:0]
   144/171: $1$fordecl_block$3.i[31:0]$1985
   145/171: $0\delta_2[47:0]
   146/171: $0\delta_1[47:0]
   147/171: $0\delta_0[47:0]
   148/171: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.z_component[31:0]$2042
   149/171: $0\out_z_current[31:0]
   150/171: $0\out_dzdy[15:0]
   151/171: $0\out_dzdx[15:0]
   152/171: $0\out_tile_y[4:0]
   153/171: $0\out_tile_x[5:0]
   154/171: $0\out_color[7:0]
   155/171: $0\out_edge_2[31:0]
   156/171: $0\out_edge_1[31:0]
   157/171: $0\out_edge_0[31:0]
   158/171: $0\out_delta_2_z[15:0]
   159/171: $0\out_delta_2_y[15:0]
   160/171: $0\out_delta_2_x[15:0]
   161/171: $0\out_delta_1_z[15:0]
   162/171: $0\out_delta_1_y[15:0]
   163/171: $0\out_delta_1_x[15:0]
   164/171: $0\out_delta_0_z[15:0]
   165/171: $0\out_delta_0_y[15:0]
   166/171: $0\out_delta_0_x[15:0]
   167/171: $0\out_abs_pos_z[15:0]
   168/171: $0\out_abs_pos_y[15:0]
   169/171: $0\out_abs_pos_x[15:0]
   170/171: $0\vld_out[0:0]
   171/171: $0\rdy_in[0:0]
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
     1/3: $3\next_state[31:0]
     2/3: $2\next_state[31:0]
     3/3: $1\next_state[31:0]

18. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\rdy_in' from process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
No latch inferred for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\vld_out' from process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
No latch inferred for signal `\pixel_processor.\next_state' from process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
No latch inferred for signal `\tile_processor.\next_state' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_start' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_delta_0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_delta_1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\temp_delta_2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\v0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\v1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\v2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\zero' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$1888.tile_x' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$1888.tile_y' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$1888.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:93$1889.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:93$1889.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:93$1889.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:94$1890.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:94$1890.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:94$1890.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$1891.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$1891.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$1891.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.

19. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\data_out' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6679' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\write_ptr' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6680' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\read_ptr' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6681' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\count' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6682' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.\next_read_ptr' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6683' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_ADDR' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6684' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_DATA' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6685' with positive edge clock.
Creating register for signal `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN' using process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
  created $dff cell `$procdff$6686' with positive edge clock.
Creating register for signal `\pixel_processor.\rdy_in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\pixel_processor.\vld_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6688' with positive edge clock.
Creating register for signal `\pixel_processor.\color_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_x' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6690' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_y' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\pixel_processor.\present_state' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6692' with positive edge clock.
Creating register for signal `\pixel_processor.\abs_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\pixel_processor.\flush_abs_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\pixel_processor.\rel_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `\pixel_processor.\flush_rel_pos' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `\pixel_processor.\metadata' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\pixel_processor.\z_current' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_coord' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\pixel_processor.$fordecl_block$1.i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:173$5.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdx_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:213$6.dzdy_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:337$7.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:338$8.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:217$9.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$10.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$11.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:219$12.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$13.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$14.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:221$15.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:309$16.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:310$17.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6747' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6748' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:229$18.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6749' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6750' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:233$19.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6751' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6752' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$20.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6753' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6754' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:235$21.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6755' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6756' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$22.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6757' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6758' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:237$23.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6759' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6760' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:323$24.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6761' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6762' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6763' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6764' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6765' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6766' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6767' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6768' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6769' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6770' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6771' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6772' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6773' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6774' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6775' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6776' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6777' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6778' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6779' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6780' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6781' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6782' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6783' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6784' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6785' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6786' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6787' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6788' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6789' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6790' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6791' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6792' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6793' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6794' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6795' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6796' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6797' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6798' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6799' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6800' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6801' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6802' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6803' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6804' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6805' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6806' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6807' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6808' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6809' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6810' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6811' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6812' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6813' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6814' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6815' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6816' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6817' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6818' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6819' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6820' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6821' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6822' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6823' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6824' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6825' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6826' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6827' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6828' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6829' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6830' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6831' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6832' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6833' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6834' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6835' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6836' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6837' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6838' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6839' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6840' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6841' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6842' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6843' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6844' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6845' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6846' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6847' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6848' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6849' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6850' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6851' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6852' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6853' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6854' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6855' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6856' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6857' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6858' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6859' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6860' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6861' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6862' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6863' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6864' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6865' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6866' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6867' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6868' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6869' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6870' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6871' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6872' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6873' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6874' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6875' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6876' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6877' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6878' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6879' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6880' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6881' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6882' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6883' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6884' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6885' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6886' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6887' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6888' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6889' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6890' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6891' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6892' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6893' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6894' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6895' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6896' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6897' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6898' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6899' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6900' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6901' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6902' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6903' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6904' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6905' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6906' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6907' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6908' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6909' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6910' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6911' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6912' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6913' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6914' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6915' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6916' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6917' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6918' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6919' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6920' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6921' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6922' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6923' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6924' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6925' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6926' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6927' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6928' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6929' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6930' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6931' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6932' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6933' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6934' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6935' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6936' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6937' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6938' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6939' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6940' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6941' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6942' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6943' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6944' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6945' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6946' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6947' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6948' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6949' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6950' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6951' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6952' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6953' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6954' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6955' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6956' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6957' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6958' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6959' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6960' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6961' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6962' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6963' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6964' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6965' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6966' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6967' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6968' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6969' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6970' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6971' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6972' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6973' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6974' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6975' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6976' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6977' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6978' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6979' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6980' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6981' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6982' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6983' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6984' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6985' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6986' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6987' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6988' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6989' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6990' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6991' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6992' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6993' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6994' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6995' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6996' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6997' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6998' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$6999' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7000' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7001' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7002' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7003' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7004' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7005' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7006' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7007' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7008' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7009' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7010' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7011' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7012' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7013' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7014' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7015' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7016' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7017' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7018' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7019' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7020' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7021' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7022' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7023' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7024' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7025' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7026' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7027' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7028' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7029' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7030' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7031' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7032' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7033' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7034' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7035' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7036' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7037' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7038' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7039' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7040' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7041' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7042' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7043' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7044' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7045' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7046' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7047' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7048' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7049' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7050' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7051' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7052' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7053' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7054' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7055' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7056' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7057' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7058' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7059' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7060' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7061' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7062' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7063' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7064' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7065' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7066' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7067' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7068' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7069' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7070' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7071' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7072' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7073' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7074' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7075' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7076' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7077' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7078' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7079' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7080' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7081' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7082' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7083' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7084' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7085' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7086' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7087' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7088' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7089' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7090' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7091' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7092' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7093' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7094' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7095' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7096' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7097' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7098' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7099' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7100' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7101' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7102' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7103' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7104' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7105' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7106' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7107' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7108' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7109' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7110' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7111' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7112' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7113' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7114' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7115' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7116' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7117' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7118' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7119' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7120' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7121' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7122' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7123' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7124' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7125' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7126' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7127' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7128' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7129' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7130' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7131' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7132' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7133' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7134' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7135' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7136' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7137' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7138' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7139' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7140' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7141' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7142' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7143' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7144' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7145' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7146' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7147' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7148' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7149' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7150' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7151' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7152' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7153' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7154' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7155' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7156' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7157' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7158' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7159' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7160' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7161' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7162' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7163' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7164' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7165' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7166' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7167' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7168' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7169' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7170' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7171' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7172' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7173' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7174' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7175' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7176' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7177' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7178' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7179' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7180' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7181' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7182' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7183' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7184' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7185' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7186' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7187' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7188' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7189' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7190' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7191' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7192' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7193' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7194' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7195' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7196' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7197' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7198' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7199' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7200' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7201' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7202' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7203' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7204' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7205' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7206' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7207' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7208' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7209' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7210' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7211' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7212' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7213' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7214' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7215' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7216' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7217' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7218' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7219' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7220' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7221' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7222' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7223' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7224' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7225' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7226' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7227' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7228' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7229' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7230' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7231' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7232' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7233' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7234' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7235' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7236' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7237' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7238' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7239' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7240' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7241' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7242' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7243' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7244' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7245' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7246' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7247' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7248' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7249' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7250' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7251' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7252' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7253' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7254' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7255' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7256' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7257' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7258' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7259' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7260' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7261' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7262' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7263' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7264' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7265' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7266' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7267' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7268' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7269' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7270' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7271' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7272' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7273' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7274' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_DATA' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7275' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7276' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7277' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_DATA' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7278' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7279' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7280' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7281' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_ADDR' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7282' with positive edge clock.
Creating register for signal `\pixel_processor.$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
  created $dff cell `$procdff$7283' with positive edge clock.
Creating register for signal `\tile_processor.\rdy_in' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7284' with positive edge clock.
Creating register for signal `\tile_processor.\vld_out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7285' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7286' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7287' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7288' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7289' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7290' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7291' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7292' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7293' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7294' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7295' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7296' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7297' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7298' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7299' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7300' with positive edge clock.
Creating register for signal `\tile_processor.\out_color' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7301' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7302' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7303' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7304' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7305' with positive edge clock.
Creating register for signal `\tile_processor.\out_z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7306' with positive edge clock.
Creating register for signal `\tile_processor.\present_state' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7307' with positive edge clock.
Creating register for signal `\tile_processor.\abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7308' with positive edge clock.
Creating register for signal `\tile_processor.\delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7309' with positive edge clock.
Creating register for signal `\tile_processor.\delta_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7310' with positive edge clock.
Creating register for signal `\tile_processor.\delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7311' with positive edge clock.
Creating register for signal `\tile_processor.\metadata' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7312' with positive edge clock.
Creating register for signal `\tile_processor.\dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7313' with positive edge clock.
Creating register for signal `\tile_processor.\dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7314' with positive edge clock.
Creating register for signal `\tile_processor.\z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7315' with positive edge clock.
Creating register for signal `\tile_processor.\temp_edge_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7316' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_a' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7317' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_b' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7318' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7319' with positive edge clock.
Creating register for signal `\tile_processor.\temp_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7320' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7321' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7322' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_A' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7323' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_B' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7324' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_C' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7325' with positive edge clock.
Creating register for signal `\tile_processor.$fordecl_block$3.i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7326' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7327' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7328' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7329' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7330' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7331' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7332' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7333' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$1892.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7334' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7335' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7336' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7337' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7338' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7339' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7340' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7341' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:201$1893.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7342' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7343' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7344' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7345' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7346' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7347' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7348' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7349' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:203$1894.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7350' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7351' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7352' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7353' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_y0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7354' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$1895.temp_z0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7355' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7356' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7357' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7358' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_z0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7359' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:210$1896.temp_x0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7360' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7361' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7362' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7363' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_x0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7364' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:212$1897.temp_y0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7365' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7366' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7367' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7368' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:218$1898.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7369' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7370' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7371' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7372' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:220$1899.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7373' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.v_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7374' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7375' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7376' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7377' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7378' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7379' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.delta_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7380' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.x_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7381' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.y_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7382' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:225$1900.z_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7383' with positive edge clock.
Creating register for signal `\tile_processor.\edges[0]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7384' with positive edge clock.
Creating register for signal `\tile_processor.\edges[1]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7385' with positive edge clock.
Creating register for signal `\tile_processor.\edges[2]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
  created $dff cell `$procdff$7386' with positive edge clock.

20. Executing PROC_MEMWR pass (convert process memory writes to cells).

21. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1887'.
Found and cleaned up 9 empty switches in `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
Removing empty process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$1860'.
Removing empty process `$paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$1856'.
Found and cleaned up 9 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:127$545'.
Found and cleaned up 5 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$541'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:138$1925'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$1901'.
Cleaned up 29 empty switches.

22. Executing CHECK pass (checking for obvious problems).
Checking module raster...
Checking module $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo...
Checking module pixel_processor...
Checking module tile_processor...
Found and reported 0 problems.

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
Optimizing module $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.
<suppressed ~15 debug messages>
Optimizing module pixel_processor.
<suppressed ~784 debug messages>
Optimizing module tile_processor.
<suppressed ~214 debug messages>

24. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$957dfb21c3f5d0cced99b0b402cf5507bb277cbf\axi_fifo.
Deleting now unused module pixel_processor.
Deleting now unused module tile_processor.
<suppressed ~3 debug messages>

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~34 debug messages>

26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 1371 unused cells and 4051 unused wires.
<suppressed ~1492 debug messages>

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~339 debug messages>
Removed a total of 113 cells.

29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2223.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2226.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2232.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2235.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2241.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2244.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2250.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2253.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2770.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2773.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2780.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2783.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2790.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2793.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2800.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2803.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2810.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2813.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2820.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2823.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2913.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2919.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2925.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2931.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2938.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2945.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2952.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2959.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2966.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2973.
    dead port 2/2 on $mux $flatten\axel_f.$procmux$2156.
    dead port 2/2 on $mux $flatten\axel_f.$procmux$2162.
    dead port 2/2 on $mux $flatten\axel_f.$procmux$2168.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$5437.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$5444.
    dead port 1/2 on $mux $flatten\pixel_proc.$procmux$5453.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$5455.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$5463.
    dead port 2/2 on $mux $flatten\tile_proc.$procmux$6658.
    dead port 2/2 on $mux $flatten\tile_proc.$procmux$6669.
Removed 40 multiplexer ports.
<suppressed ~601 debug messages>

30. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2221:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\pixel_proc.$procmux$2221_Y
      New ports: A=1'0, B=1'1, Y=$flatten\pixel_proc.$procmux$2221_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2221_Y [7:1] = { $flatten\pixel_proc.$procmux$2221_Y [0] $flatten\pixel_proc.$procmux$2221_Y [0] $flatten\pixel_proc.$procmux$2221_Y [0] $flatten\pixel_proc.$procmux$2221_Y [0] $flatten\pixel_proc.$procmux$2221_Y [0] $flatten\pixel_proc.$procmux$2221_Y [0] $flatten\pixel_proc.$procmux$2221_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2239:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\pixel_proc.$procmux$2239_Y
      New ports: A=1'0, B=1'1, Y=$flatten\pixel_proc.$procmux$2239_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2239_Y [31:1] = { $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] $flatten\pixel_proc.$procmux$2239_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2768:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\pixel_proc.$procmux$2768_Y
      New ports: A=1'0, B=1'1, Y=$flatten\pixel_proc.$procmux$2768_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2768_Y [7:1] = { $flatten\pixel_proc.$procmux$2768_Y [0] $flatten\pixel_proc.$procmux$2768_Y [0] $flatten\pixel_proc.$procmux$2768_Y [0] $flatten\pixel_proc.$procmux$2768_Y [0] $flatten\pixel_proc.$procmux$2768_Y [0] $flatten\pixel_proc.$procmux$2768_Y [0] $flatten\pixel_proc.$procmux$2768_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2798:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\pixel_proc.$procmux$2798_Y
      New ports: A=1'0, B=1'1, Y=$flatten\pixel_proc.$procmux$2798_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2798_Y [31:1] = { $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] $flatten\pixel_proc.$procmux$2798_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3339:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$536_EN[7:0]$1107 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3342:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$535_EN[31:0]$1106 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3345:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$534_EN[7:0]$1105 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3348:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$533_EN[31:0]$1104 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3351:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$532_EN[7:0]$1103 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3354:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$531_EN[31:0]$1102 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3357:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$530_EN[7:0]$1101 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3360:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$529_EN[31:0]$1100 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3363:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$528_EN[7:0]$1099 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3366:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$527_EN[31:0]$1098 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3369:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$526_EN[7:0]$1097 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3372:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$525_EN[31:0]$1096 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3375:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$524_EN[7:0]$1095 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3378:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$523_EN[31:0]$1094 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3381:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$522_EN[7:0]$1093 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3384:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$521_EN[31:0]$1092 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3387:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$520_EN[7:0]$1091 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3390:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$519_EN[31:0]$1090 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3393:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$518_EN[7:0]$1089 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3396:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$517_EN[31:0]$1088 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3399:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$516_EN[7:0]$1087 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3402:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$515_EN[31:0]$1086 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3405:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$514_EN[7:0]$1085 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3408:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$513_EN[31:0]$1084 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3411:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$512_EN[7:0]$1083 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3414:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$511_EN[31:0]$1082 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3417:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$510_EN[7:0]$1081 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3420:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$509_EN[31:0]$1080 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3423:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$508_EN[7:0]$1079 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3426:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$507_EN[31:0]$1078 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3429:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$506_EN[7:0]$1077 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3432:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$505_EN[31:0]$1076 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3435:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$504_EN[7:0]$1075 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3438:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$503_EN[31:0]$1074 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3441:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$502_EN[7:0]$1073 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3444:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$501_EN[31:0]$1072 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3447:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$500_EN[7:0]$1071 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3450:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$499_EN[31:0]$1070 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3453:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$498_EN[7:0]$1069 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3456:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$497_EN[31:0]$1068 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3459:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$496_EN[7:0]$1067 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3462:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$495_EN[31:0]$1066 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3465:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$494_EN[7:0]$1065 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3468:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$493_EN[31:0]$1064 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3471:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$492_EN[7:0]$1063 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3474:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$491_EN[31:0]$1062 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3477:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$490_EN[7:0]$1061 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3480:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$489_EN[31:0]$1060 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3483:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$488_EN[7:0]$1059 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3486:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$487_EN[31:0]$1058 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3489:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$486_EN[7:0]$1057 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3492:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$485_EN[31:0]$1056 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3495:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$484_EN[7:0]$1055 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3498:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$483_EN[31:0]$1054 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3501:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$482_EN[7:0]$1053 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3504:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$481_EN[31:0]$1052 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3507:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$480_EN[7:0]$1051 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3510:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$479_EN[31:0]$1050 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3513:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$478_EN[7:0]$1049 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3516:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$477_EN[31:0]$1048 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3519:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$476_EN[7:0]$1047 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3522:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$475_EN[31:0]$1046 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3525:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$474_EN[7:0]$1045 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3528:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$473_EN[31:0]$1044 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3531:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$472_EN[7:0]$1043 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3534:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$471_EN[31:0]$1042 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3537:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$470_EN[7:0]$1041 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3540:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$469_EN[31:0]$1040 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3543:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$468_EN[7:0]$1039 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3546:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$467_EN[31:0]$1038 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3549:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$466_EN[7:0]$1037 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3552:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$465_EN[31:0]$1036 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3555:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$464_EN[7:0]$1035 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3558:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$463_EN[31:0]$1034 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3561:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$462_EN[7:0]$1033 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3564:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$461_EN[31:0]$1032 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3567:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$460_EN[7:0]$1031 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3570:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$459_EN[31:0]$1030 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3573:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$458_EN[7:0]$1029 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3576:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$457_EN[31:0]$1028 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3579:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$456_EN[7:0]$1027 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3582:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$455_EN[31:0]$1026 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3585:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$454_EN[7:0]$1025 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3588:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$453_EN[31:0]$1024 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3591:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$452_EN[7:0]$1023 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3594:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$451_EN[31:0]$1022 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3597:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$450_EN[7:0]$1021 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3600:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$449_EN[31:0]$1020 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3603:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$448_EN[7:0]$1019 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3606:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$447_EN[31:0]$1018 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3609:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$446_EN[7:0]$1017 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3612:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$445_EN[31:0]$1016 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3615:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$444_EN[7:0]$1015 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3618:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$443_EN[31:0]$1014 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3621:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$442_EN[7:0]$1013 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3624:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$441_EN[31:0]$1012 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3627:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$440_EN[7:0]$1011 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3630:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$439_EN[31:0]$1010 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3633:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$438_EN[7:0]$1009 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3636:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$437_EN[31:0]$1008 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3639:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$436_EN[7:0]$1007 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3642:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$435_EN[31:0]$1006 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3645:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$434_EN[7:0]$1005 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3648:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$433_EN[31:0]$1004 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3651:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$432_EN[7:0]$1003 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3654:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$431_EN[31:0]$1002 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3657:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$430_EN[7:0]$1001 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3660:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$429_EN[31:0]$1000 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3663:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$428_EN[7:0]$999 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3666:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$427_EN[31:0]$998 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3669:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$426_EN[7:0]$997 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3672:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$425_EN[31:0]$996 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3675:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$424_EN[7:0]$995 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3678:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$423_EN[31:0]$994 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3681:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$422_EN[7:0]$993 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3684:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$421_EN[31:0]$992 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3687:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$420_EN[7:0]$991 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3690:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$419_EN[31:0]$990 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3693:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$418_EN[7:0]$989 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3696:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$417_EN[31:0]$988 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3699:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$416_EN[7:0]$987 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3702:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$415_EN[31:0]$986 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3705:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$414_EN[7:0]$985 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3708:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$413_EN[31:0]$984 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3711:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$412_EN[7:0]$983 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3714:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$411_EN[31:0]$982 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3717:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$410_EN[7:0]$981 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3720:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$409_EN[31:0]$980 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3723:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$408_EN[7:0]$979 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3726:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$407_EN[31:0]$978 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3729:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$406_EN[7:0]$977 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3732:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$405_EN[31:0]$976 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3735:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$404_EN[7:0]$975 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3738:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$403_EN[31:0]$974 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3741:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$402_EN[7:0]$973 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3744:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$401_EN[31:0]$972 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3747:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$400_EN[7:0]$971 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3750:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$399_EN[31:0]$970 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3753:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$398_EN[7:0]$969 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3756:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$397_EN[31:0]$968 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3759:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$396_EN[7:0]$967 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3762:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$395_EN[31:0]$966 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3765:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$394_EN[7:0]$965 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3768:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$393_EN[31:0]$964 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3771:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$392_EN[7:0]$963 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3774:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$391_EN[31:0]$962 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3777:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$390_EN[7:0]$961 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3780:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$389_EN[31:0]$960 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3783:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$388_EN[7:0]$959 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3786:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$387_EN[31:0]$958 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3789:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$386_EN[7:0]$957 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3792:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$385_EN[31:0]$956 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3795:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$384_EN[7:0]$955 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3798:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$383_EN[31:0]$954 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3801:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$382_EN[7:0]$953 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3804:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$381_EN[31:0]$952 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3807:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$380_EN[7:0]$951 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3810:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$379_EN[31:0]$950 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3813:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$378_EN[7:0]$949 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3816:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$377_EN[31:0]$948 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3819:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$376_EN[7:0]$947 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3822:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$375_EN[31:0]$946 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3825:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$374_EN[7:0]$945 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3828:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$373_EN[31:0]$944 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3831:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$372_EN[7:0]$943 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3834:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$371_EN[31:0]$942 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3837:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$370_EN[7:0]$941 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3840:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$369_EN[31:0]$940 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3843:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$368_EN[7:0]$939 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3846:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$367_EN[31:0]$938 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3849:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$366_EN[7:0]$937 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3852:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$365_EN[31:0]$936 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3855:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$364_EN[7:0]$935 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3858:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$363_EN[31:0]$934 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3861:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$362_EN[7:0]$933 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3864:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$361_EN[31:0]$932 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3867:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$360_EN[7:0]$931 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3870:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$359_EN[31:0]$930 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3873:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$358_EN[7:0]$929 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3876:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$357_EN[31:0]$928 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3879:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$356_EN[7:0]$927 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3882:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$355_EN[31:0]$926 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3885:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$354_EN[7:0]$925 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3888:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$353_EN[31:0]$924 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3891:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$352_EN[7:0]$923 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3894:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$351_EN[31:0]$922 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3897:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$350_EN[7:0]$921 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3900:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$349_EN[31:0]$920 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3903:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$348_EN[7:0]$919 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3906:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$347_EN[31:0]$918 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3909:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$346_EN[7:0]$917 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3912:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$345_EN[31:0]$916 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3915:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$344_EN[7:0]$915 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3918:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$343_EN[31:0]$914 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3921:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$342_EN[7:0]$913 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3924:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$341_EN[31:0]$912 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3927:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$340_EN[7:0]$911 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3930:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$339_EN[31:0]$910 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3933:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$338_EN[7:0]$909 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3936:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$337_EN[31:0]$908 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3939:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$336_EN[7:0]$907 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3942:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$335_EN[31:0]$906 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3945:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$334_EN[7:0]$905 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3948:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$333_EN[31:0]$904 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3951:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$332_EN[7:0]$903 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3954:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$331_EN[31:0]$902 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3957:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$330_EN[7:0]$901 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3960:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$329_EN[31:0]$900 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3963:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$328_EN[7:0]$899 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3966:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$327_EN[31:0]$898 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3969:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$326_EN[7:0]$897 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3972:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$325_EN[31:0]$896 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3975:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$324_EN[7:0]$895 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3978:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$323_EN[31:0]$894 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3981:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$322_EN[7:0]$893 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3984:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$321_EN[31:0]$892 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3987:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$320_EN[7:0]$891 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3990:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$319_EN[31:0]$890 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3993:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$318_EN[7:0]$889 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3996:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$317_EN[31:0]$888 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$3999:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$316_EN[7:0]$887 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4002:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$315_EN[31:0]$886 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4005:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$314_EN[7:0]$885 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4008:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$313_EN[31:0]$884 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4011:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$312_EN[7:0]$883 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4014:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$311_EN[31:0]$882 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4017:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$310_EN[7:0]$881 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4020:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$309_EN[31:0]$880 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4023:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$308_EN[7:0]$879 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4026:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$307_EN[31:0]$878 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4029:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$306_EN[7:0]$877 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4032:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$305_EN[31:0]$876 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4035:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$304_EN[7:0]$875 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4038:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$303_EN[31:0]$874 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4041:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$302_EN[7:0]$873 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4044:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$301_EN[31:0]$872 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4047:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$300_EN[7:0]$871 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4050:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$299_EN[31:0]$870 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4053:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$298_EN[7:0]$869 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4056:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$297_EN[31:0]$868 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4059:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$296_EN[7:0]$867 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4062:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$295_EN[31:0]$866 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4065:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$294_EN[7:0]$865 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4068:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$293_EN[31:0]$864 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4071:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$292_EN[7:0]$863 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4074:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$291_EN[31:0]$862 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4077:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$290_EN[7:0]$861 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4080:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$289_EN[31:0]$860 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4083:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$288_EN[7:0]$859 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4086:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$287_EN[31:0]$858 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4089:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$286_EN[7:0]$857 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4092:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$285_EN[31:0]$856 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4095:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$284_EN[7:0]$855 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4098:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$283_EN[31:0]$854 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4101:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$282_EN[7:0]$853 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4104:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$281_EN[31:0]$852 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4107:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$280_EN[7:0]$851 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4110:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$279_EN[31:0]$850 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4113:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$278_EN[7:0]$849 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4116:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$277_EN[31:0]$848 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4119:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$276_EN[7:0]$847 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4122:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$275_EN[31:0]$846 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4125:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$274_EN[7:0]$845 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4128:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$273_EN[31:0]$844 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4131:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$272_EN[7:0]$843 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4134:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$271_EN[31:0]$842 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4137:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$270_EN[7:0]$841 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4140:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$269_EN[31:0]$840 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4143:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$268_EN[7:0]$839 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4146:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$267_EN[31:0]$838 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4149:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$266_EN[7:0]$837 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4152:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$265_EN[31:0]$836 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4155:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$264_EN[7:0]$835 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4158:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$263_EN[31:0]$834 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4161:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$262_EN[7:0]$833 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4164:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$261_EN[31:0]$832 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4167:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$260_EN[7:0]$831 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4170:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$259_EN[31:0]$830 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4173:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$258_EN[7:0]$829 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4176:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$257_EN[31:0]$828 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4179:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$256_EN[7:0]$827 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4182:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$255_EN[31:0]$826 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4185:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$254_EN[7:0]$825 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4188:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$253_EN[31:0]$824 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4191:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$252_EN[7:0]$823 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4194:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$251_EN[31:0]$822 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4197:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$250_EN[7:0]$821 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4200:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$249_EN[31:0]$820 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4203:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$248_EN[7:0]$819 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4206:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$247_EN[31:0]$818 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4209:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$246_EN[7:0]$817 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4212:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$245_EN[31:0]$816 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4215:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$244_EN[7:0]$815 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4218:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$243_EN[31:0]$814 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4221:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$242_EN[7:0]$813 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4224:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$241_EN[31:0]$812 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4227:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$240_EN[7:0]$811 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4230:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$239_EN[31:0]$810 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4233:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$238_EN[7:0]$809 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4236:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$237_EN[31:0]$808 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4239:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$236_EN[7:0]$807 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4242:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$235_EN[31:0]$806 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4245:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$234_EN[7:0]$805 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4248:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$233_EN[31:0]$804 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4251:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$232_EN[7:0]$803 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4254:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$231_EN[31:0]$802 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4257:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$230_EN[7:0]$801 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4260:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$229_EN[31:0]$800 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4263:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$228_EN[7:0]$799 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4266:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$227_EN[31:0]$798 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4269:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$226_EN[7:0]$797 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4272:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$225_EN[31:0]$796 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4275:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$224_EN[7:0]$795 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4278:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$223_EN[31:0]$794 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4281:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$222_EN[7:0]$793 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4284:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$221_EN[31:0]$792 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4287:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$220_EN[7:0]$791 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4290:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$219_EN[31:0]$790 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4293:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$218_EN[7:0]$789 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4296:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$217_EN[31:0]$788 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4299:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$216_EN[7:0]$787 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4302:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$215_EN[31:0]$786 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4305:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$214_EN[7:0]$785 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4308:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$213_EN[31:0]$784 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4311:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$212_EN[7:0]$783 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4314:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$211_EN[31:0]$782 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4317:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$210_EN[7:0]$781 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4320:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$209_EN[31:0]$780 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4323:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$208_EN[7:0]$779 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4326:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$207_EN[31:0]$778 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4329:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$206_EN[7:0]$777 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4332:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$205_EN[31:0]$776 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4335:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$204_EN[7:0]$775 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4338:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$203_EN[31:0]$774 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4341:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$202_EN[7:0]$773 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4344:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$201_EN[31:0]$772 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4347:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$200_EN[7:0]$771 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4350:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$199_EN[31:0]$770 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4353:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$198_EN[7:0]$769 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4356:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$197_EN[31:0]$768 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4359:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$196_EN[7:0]$767 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4362:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$195_EN[31:0]$766 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4365:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$194_EN[7:0]$765 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4368:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$193_EN[31:0]$764 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4371:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$192_EN[7:0]$763 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4374:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$191_EN[31:0]$762 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4377:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$190_EN[7:0]$761 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4380:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$189_EN[31:0]$760 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4383:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$188_EN[7:0]$759 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4386:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$187_EN[31:0]$758 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4389:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$186_EN[7:0]$757 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4392:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$185_EN[31:0]$756 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4395:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$184_EN[7:0]$755 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4398:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$183_EN[31:0]$754 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4401:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$182_EN[7:0]$753 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4404:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$181_EN[31:0]$752 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4407:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$180_EN[7:0]$751 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4410:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$179_EN[31:0]$750 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4413:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$178_EN[7:0]$749 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4416:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$177_EN[31:0]$748 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4419:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$176_EN[7:0]$747 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4422:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$175_EN[31:0]$746 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4425:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$174_EN[7:0]$745 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4428:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$173_EN[31:0]$744 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4431:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$172_EN[7:0]$743 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4434:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$171_EN[31:0]$742 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4437:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$170_EN[7:0]$741 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4440:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$169_EN[31:0]$740 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4443:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$168_EN[7:0]$739 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4446:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$167_EN[31:0]$738 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4449:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$166_EN[7:0]$737 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4452:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$165_EN[31:0]$736 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4455:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$164_EN[7:0]$735 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4458:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$163_EN[31:0]$734 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4461:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$162_EN[7:0]$733 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4464:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$161_EN[31:0]$732 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4467:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$160_EN[7:0]$731 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4470:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$159_EN[31:0]$730 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4473:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$158_EN[7:0]$729 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4476:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$157_EN[31:0]$728 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4479:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$156_EN[7:0]$727 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4482:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$155_EN[31:0]$726 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4485:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$154_EN[7:0]$725 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4488:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$153_EN[31:0]$724 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4491:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$152_EN[7:0]$723 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4494:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$151_EN[31:0]$722 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4497:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$150_EN[7:0]$721 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4500:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$149_EN[31:0]$720 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4503:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$148_EN[7:0]$719 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4506:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$147_EN[31:0]$718 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4509:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$146_EN[7:0]$717 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4512:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$145_EN[31:0]$716 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4515:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$144_EN[7:0]$715 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4518:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$143_EN[31:0]$714 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4521:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$142_EN[7:0]$713 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4524:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$141_EN[31:0]$712 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4527:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$140_EN[7:0]$711 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4530:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$139_EN[31:0]$710 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4533:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$138_EN[7:0]$709 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4536:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$137_EN[31:0]$708 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4539:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$136_EN[7:0]$707 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4542:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$135_EN[31:0]$706 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4545:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$134_EN[7:0]$705 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4548:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$133_EN[31:0]$704 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4551:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$132_EN[7:0]$703 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4554:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$131_EN[31:0]$702 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4557:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$130_EN[7:0]$701 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4560:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$129_EN[31:0]$700 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4563:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$128_EN[7:0]$699 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4566:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$127_EN[31:0]$698 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4569:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$126_EN[7:0]$697 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4572:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$125_EN[31:0]$696 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4575:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$124_EN[7:0]$695 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4578:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$123_EN[31:0]$694 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4581:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$122_EN[7:0]$693 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4584:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$121_EN[31:0]$692 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4587:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$120_EN[7:0]$691 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4590:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$119_EN[31:0]$690 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4593:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$118_EN[7:0]$689 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4596:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$117_EN[31:0]$688 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4599:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$116_EN[7:0]$687 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4602:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$115_EN[31:0]$686 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4605:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$114_EN[7:0]$685 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4608:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$113_EN[31:0]$684 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4611:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$112_EN[7:0]$683 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4614:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$111_EN[31:0]$682 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4617:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$110_EN[7:0]$681 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4620:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$109_EN[31:0]$680 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4623:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$108_EN[7:0]$679 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4626:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$107_EN[31:0]$678 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4629:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$106_EN[7:0]$677 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4632:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$105_EN[31:0]$676 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4635:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$104_EN[7:0]$675 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4638:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$103_EN[31:0]$674 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4641:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$102_EN[7:0]$673 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4644:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$101_EN[31:0]$672 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4647:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$100_EN[7:0]$671 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4650:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$99_EN[31:0]$670 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4653:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$98_EN[7:0]$669 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4656:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$97_EN[31:0]$668 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4659:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$96_EN[7:0]$667 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4662:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$95_EN[31:0]$666 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4665:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$94_EN[7:0]$665 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4668:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$93_EN[31:0]$664 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4671:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$92_EN[7:0]$663 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4674:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$91_EN[31:0]$662 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4677:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$90_EN[7:0]$661 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4680:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$89_EN[31:0]$660 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4683:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$88_EN[7:0]$659 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4686:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$87_EN[31:0]$658 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4689:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$86_EN[7:0]$657 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4692:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$85_EN[31:0]$656 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4695:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$84_EN[7:0]$655 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4698:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$83_EN[31:0]$654 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4701:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$82_EN[7:0]$653 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4704:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$81_EN[31:0]$652 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4707:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$80_EN[7:0]$651 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4710:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$79_EN[31:0]$650 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4713:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$78_EN[7:0]$649 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4716:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$77_EN[31:0]$648 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4719:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$76_EN[7:0]$647 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4722:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$75_EN[31:0]$646 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4725:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$74_EN[7:0]$645 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4728:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$73_EN[31:0]$644 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4731:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$72_EN[7:0]$643 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4734:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$71_EN[31:0]$642 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4737:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$70_EN[7:0]$641 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4740:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$69_EN[31:0]$640 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4743:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$68_EN[7:0]$639 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4746:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$67_EN[31:0]$638 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4749:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$66_EN[7:0]$637 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4752:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$65_EN[31:0]$636 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4755:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$64_EN[7:0]$635 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4758:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$63_EN[31:0]$634 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4761:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$62_EN[7:0]$633 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4764:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$61_EN[31:0]$632 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4767:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$60_EN[7:0]$631 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4770:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$59_EN[31:0]$630 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4773:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$58_EN[7:0]$629 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4776:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$57_EN[31:0]$628 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4779:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$56_EN[7:0]$627 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4782:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$55_EN[31:0]$626 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4785:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$54_EN[7:0]$625 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4788:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$53_EN[31:0]$624 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4791:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$52_EN[7:0]$623 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4794:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$51_EN[31:0]$622 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4797:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$50_EN[7:0]$621 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4800:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$49_EN[31:0]$620 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4803:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$48_EN[7:0]$619 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4806:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$47_EN[31:0]$618 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4809:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$46_EN[7:0]$617 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4812:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$45_EN[31:0]$616 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4815:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$44_EN[7:0]$615 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4818:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$43_EN[31:0]$614 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4821:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$42_EN[7:0]$613 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4824:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$41_EN[31:0]$612 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4827:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$40_EN[7:0]$611 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4830:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$39_EN[31:0]$610 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4833:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$38_EN[7:0]$609 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4836:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$37_EN[31:0]$608 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4839:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$36_EN[7:0]$607 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4842:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$35_EN[31:0]$606 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4845:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$34_EN[7:0]$605 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4848:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$33_EN[31:0]$604 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4851:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$32_EN[7:0]$603 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4854:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$31_EN[31:0]$602 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4857:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$30_EN[7:0]$601 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4860:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$29_EN[31:0]$600 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4863:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$28_EN[7:0]$599 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4866:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$27_EN[31:0]$598 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4869:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:151$26_EN[7:0]$597 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4872:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:150$25_EN[31:0]$596 [0] }
    Consolidated identical input bits for $mux cell $flatten\axel_f.$procmux$2153:
      Old ports: A=371'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=371'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\axel_f.$procmux$2153_Y
      New ports: A=1'0, B=1'1, Y=$flatten\axel_f.$procmux$2153_Y [0]
      New connections: $flatten\axel_f.$procmux$2153_Y [370:1] = { $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] $flatten\axel_f.$procmux$2153_Y [0] }
    New ctrl vector for $pmux cell $flatten\pixel_proc.$procmux$5408: { $auto$opt_reduce.cc:137:opt_pmux$7908 $flatten\pixel_proc.$procmux$2224_CMP }
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2910:
      Old ports: A=8'00000000, B=$flatten\pixel_proc.$3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1846, Y=$flatten\pixel_proc.$procmux$2910_Y
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2221_Y [0], Y=$flatten\pixel_proc.$procmux$2910_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2910_Y [7:1] = { $flatten\pixel_proc.$procmux$2910_Y [0] $flatten\pixel_proc.$procmux$2910_Y [0] $flatten\pixel_proc.$procmux$2910_Y [0] $flatten\pixel_proc.$procmux$2910_Y [0] $flatten\pixel_proc.$procmux$2910_Y [0] $flatten\pixel_proc.$procmux$2910_Y [0] $flatten\pixel_proc.$procmux$2910_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2922:
      Old ports: A=0, B=$flatten\pixel_proc.$3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1844, Y=$flatten\pixel_proc.$procmux$2922_Y
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2239_Y [0], Y=$flatten\pixel_proc.$procmux$2922_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2922_Y [31:1] = { $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] $flatten\pixel_proc.$procmux$2922_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2935:
      Old ports: A=8'00000000, B=$flatten\pixel_proc.$3$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1765, Y=$flatten\pixel_proc.$procmux$2935_Y
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2768_Y [0], Y=$flatten\pixel_proc.$procmux$2935_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2935_Y [7:1] = { $flatten\pixel_proc.$procmux$2935_Y [0] $flatten\pixel_proc.$procmux$2935_Y [0] $flatten\pixel_proc.$procmux$2935_Y [0] $flatten\pixel_proc.$procmux$2935_Y [0] $flatten\pixel_proc.$procmux$2935_Y [0] $flatten\pixel_proc.$procmux$2935_Y [0] $flatten\pixel_proc.$procmux$2935_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2956:
      Old ports: A=0, B=$flatten\pixel_proc.$3$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1762, Y=$flatten\pixel_proc.$procmux$2956_Y
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2798_Y [0], Y=$flatten\pixel_proc.$procmux$2956_Y [0]
      New connections: $flatten\pixel_proc.$procmux$2956_Y [31:1] = { $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] $flatten\pixel_proc.$procmux$2956_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\axel_f.$procmux$2171:
      Old ports: A=371'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=$flatten\axel_f.$2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1872, Y=$flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863
      New ports: A=1'0, B=$flatten\axel_f.$procmux$2153_Y [0], Y=$flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0]
      New connections: $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [370:1] = { $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$1855_EN[370:0]$1863 [0] }
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$5029:
      Old ports: A=0, B=$flatten\pixel_proc.$2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1747, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2922_Y [0], Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:262$539_EN[31:0]$1115 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$5035:
      Old ports: A=8'00000000, B=$flatten\pixel_proc.$2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1745, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2935_Y [0], Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:204$538_EN[7:0]$1113 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$5044:
      Old ports: A=0, B=$flatten\pixel_proc.$2$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1742, Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2956_Y [0], Y=$flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [31:1] = { $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] $flatten\pixel_proc.$0$memwr$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:203$537_EN[31:0]$1110 [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$5375:
      Old ports: A=8'00000000, B=$flatten\pixel_proc.$2$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1749, Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117
      New ports: A=1'0, B=$flatten\pixel_proc.$procmux$2910_Y [0], Y=$flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0]
      New connections: $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [7:1] = { $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0] $flatten\pixel_proc.$0$memwr$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:263$540_EN[7:0]$1117 [0] }
  Optimizing cells in module \raster.
Performed a total of 527 changes.

31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~1572 debug messages>
Removed a total of 524 cells.

32. Executing OPT_DFF pass (perform DFF optimizations).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 677 unused wires.
<suppressed ~1 debug messages>

34. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

35. Rerunning OPT passes. (Maybe there is more to doâ€¦)

36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~87 debug messages>

37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

38. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

39. Executing OPT_DFF pass (perform DFF optimizations).

40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

42. Executing FSM pass (extract and optimize FSM).

42.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register raster.pixel_proc.present_state.
Found FSM state register raster.tile_proc.present_state.

42.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\pixel_proc.present_state' from module `\raster'.
  found $dff cell for state register: $flatten\pixel_proc.$procdff$6692
  root of input selection tree: $flatten\pixel_proc.$0\present_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst_n
  found state code: 2'00
  found ctrl input: $flatten\pixel_proc.$procmux$2771_CMP
  found ctrl input: $flatten\pixel_proc.$procmux$2224_CMP
  found ctrl input: $flatten\pixel_proc.$procmux$2848_CMP
  found ctrl input: $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$544_Y
  found state code: 2'10
  found ctrl input: $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:107$543_Y
  found state code: 2'01
  found ctrl input: $flatten\axel_f.$eq$/home/asic/workspace/lab3/rtl/axi_fifo.sv:46$1857_Y
  found ctrl input: $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:97$542_Y
  found ctrl output: $flatten\pixel_proc.$procmux$2848_CMP
  found ctrl output: $flatten\pixel_proc.$procmux$2771_CMP
  found ctrl output: $flatten\pixel_proc.$procmux$2224_CMP
  ctrl inputs: { $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:97$542_Y $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:107$543_Y $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$544_Y $flatten\axel_f.$eq$/home/asic/workspace/lab3/rtl/axi_fifo.sv:46$1857_Y \rst_n }
  ctrl outputs: { $flatten\pixel_proc.$0\present_state[1:0] $flatten\pixel_proc.$procmux$2224_CMP $flatten\pixel_proc.$procmux$2771_CMP $flatten\pixel_proc.$procmux$2848_CMP }
  transition:       2'00 5'----0 ->       2'00 5'00001
  transition:       2'00 5'0--01 ->       2'01 5'01001
  transition:       2'00 5'1--01 ->       2'10 5'10001
  transition:       2'00 5'---11 ->       2'00 5'00001
  transition:       2'10 5'----0 ->       2'00 5'00010
  transition:       2'10 5'--0-1 ->       2'00 5'00010
  transition:       2'10 5'--1-1 ->       2'10 5'10010
  transition:       2'01 5'----0 ->       2'00 5'00100
  transition:       2'01 5'-0--1 ->       2'10 5'10100
  transition:       2'01 5'-1--1 ->       2'01 5'01100
Extracting FSM `\tile_proc.present_state' from module `\raster'.
  found $dff cell for state register: $flatten\tile_proc.$procdff$7307
  root of input selection tree: $flatten\tile_proc.$0\present_state[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \rst_n
  found state code: 0
  found ctrl input: $flatten\tile_proc.$procmux$6640_CMP
  found ctrl input: $flatten\tile_proc.$procmux$6492_CMP
  found ctrl input: $flatten\tile_proc.$procmux$6428_CMP
  found ctrl input: $flatten\tile_proc.$procmux$6437_CMP
  found ctrl input: $flatten\tile_proc.$procmux$6400_CMP
  found ctrl input: $flatten\tile_proc.$procmux$5752_CMP
  found ctrl input: \axel_f.rdy_in
  found state code: 5
  found state code: 4
  found state code: 3
  found state code: 2
  found ctrl input: $flatten\tile_proc.$logic_and$/home/asic/workspace/lab3/rtl/tile_processor.sv:99$1923_Y
  found state code: 1
  found ctrl output: $flatten\tile_proc.$procmux$6640_CMP
  found ctrl output: $flatten\tile_proc.$procmux$6492_CMP
  found ctrl output: $flatten\tile_proc.$procmux$6437_CMP
  found ctrl output: $flatten\tile_proc.$procmux$6428_CMP
  found ctrl output: $flatten\tile_proc.$procmux$6400_CMP
  found ctrl output: $flatten\tile_proc.$procmux$5752_CMP
  ctrl inputs: { \axel_f.rdy_in $flatten\tile_proc.$logic_and$/home/asic/workspace/lab3/rtl/tile_processor.sv:99$1923_Y \rst_n }
  ctrl outputs: { $flatten\tile_proc.$0\present_state[31:0] $flatten\tile_proc.$procmux$5752_CMP $flatten\tile_proc.$procmux$6400_CMP $flatten\tile_proc.$procmux$6428_CMP $flatten\tile_proc.$procmux$6437_CMP $flatten\tile_proc.$procmux$6492_CMP $flatten\tile_proc.$procmux$6640_CMP }
  transition:          0 3'--0 ->          0 38'00000000000000000000000000000000100000
  transition:          0 3'-01 ->          0 38'00000000000000000000000000000000100000
  transition:          0 3'-11 ->          1 38'00000000000000000000000000000001100000
  transition:          4 3'--0 ->          0 38'00000000000000000000000000000000000010
  transition:          4 3'--1 ->          5 38'00000000000000000000000000000101000010
  transition:          2 3'--0 ->          0 38'00000000000000000000000000000000000100
  transition:          2 3'--1 ->          3 38'00000000000000000000000000000011000100
  transition:          1 3'--0 ->          0 38'00000000000000000000000000000000010000
  transition:          1 3'--1 ->          2 38'00000000000000000000000000000010010000
  transition:          5 3'--0 ->          0 38'00000000000000000000000000000000000001
  transition:          5 3'0-1 ->          5 38'00000000000000000000000000000101000001
  transition:          5 3'1-1 ->          0 38'00000000000000000000000000000000000001
  transition:          3 3'--0 ->          0 38'00000000000000000000000000000000001000
  transition:          3 3'--1 ->          4 38'00000000000000000000000000000100001000

42.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\tile_proc.present_state$7914' from module `\raster'.
Optimizing FSM `$fsm$\pixel_proc.present_state$7909' from module `\raster'.

42.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 21 unused cells and 21 unused wires.
<suppressed ~24 debug messages>

42.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pixel_proc.present_state$7909' from module `\raster'.
  Removing unused output signal $flatten\pixel_proc.$0\present_state[1:0] [0].
  Removing unused output signal $flatten\pixel_proc.$0\present_state[1:0] [1].
Optimizing FSM `$fsm$\tile_proc.present_state$7914' from module `\raster'.
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [0].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [1].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [2].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [3].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [4].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [5].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [6].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [7].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [8].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [9].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [10].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [11].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [12].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [13].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [14].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [15].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [16].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [17].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [18].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [19].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [20].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [21].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [22].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [23].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [24].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [25].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [26].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [27].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [28].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [29].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [30].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [31].

42.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\pixel_proc.present_state$7909' from module `\raster' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\tile_proc.present_state$7914' from module `\raster' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -----1
  00000000000000000000000000000100 -> ----1-
  00000000000000000000000000000010 -> ---1--
  00000000000000000000000000000001 -> --1---
  00000000000000000000000000000101 -> -1----
  00000000000000000000000000000011 -> 1-----

42.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\pixel_proc.present_state$7909' from module `raster':
-------------------------------------

  Information on FSM $fsm$\pixel_proc.present_state$7909 (\pixel_proc.present_state):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rst_n
    1: $flatten\axel_f.$eq$/home/asic/workspace/lab3/rtl/axi_fifo.sv:46$1857_Y
    2: $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$544_Y
    3: $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:107$543_Y
    4: $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:97$542_Y

  Output signals:
    0: $flatten\pixel_proc.$procmux$2848_CMP
    1: $flatten\pixel_proc.$procmux$2771_CMP
    2: $flatten\pixel_proc.$procmux$2224_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'001
      1:     0 5'---11   ->     0 3'001
      2:     0 5'1--01   ->     1 3'001
      3:     0 5'0--01   ->     2 3'001
      4:     1 5'----0   ->     0 3'010
      5:     1 5'--0-1   ->     0 3'010
      6:     1 5'--1-1   ->     1 3'010
      7:     2 5'----0   ->     0 3'100
      8:     2 5'-0--1   ->     1 3'100
      9:     2 5'-1--1   ->     2 3'100

-------------------------------------

FSM `$fsm$\tile_proc.present_state$7914' from module `raster':
-------------------------------------

  Information on FSM $fsm$\tile_proc.present_state$7914 (\tile_proc.present_state):

  Number of input signals:    3
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \rst_n
    1: $flatten\tile_proc.$logic_and$/home/asic/workspace/lab3/rtl/tile_processor.sv:99$1923_Y
    2: \axel_f.rdy_in

  Output signals:
    0: $flatten\tile_proc.$procmux$6640_CMP
    1: $flatten\tile_proc.$procmux$6492_CMP
    2: $flatten\tile_proc.$procmux$6437_CMP
    3: $flatten\tile_proc.$procmux$6428_CMP
    4: $flatten\tile_proc.$procmux$6400_CMP
    5: $flatten\tile_proc.$procmux$5752_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 6'100000
      1:     0 3'-01   ->     0 6'100000
      2:     0 3'-11   ->     3 6'100000
      3:     1 3'--0   ->     0 6'000010
      4:     1 3'--1   ->     4 6'000010
      5:     2 3'--0   ->     0 6'000100
      6:     2 3'--1   ->     5 6'000100
      7:     3 3'--0   ->     0 6'010000
      8:     3 3'--1   ->     2 6'010000
      9:     4 3'--0   ->     0 6'000001
     10:     4 3'1-1   ->     0 6'000001
     11:     4 3'0-1   ->     4 6'000001
     12:     5 3'--0   ->     0 6'001000
     13:     5 3'--1   ->     1 6'001000

-------------------------------------

42.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\pixel_proc.present_state$7909' from module `\raster'.
Mapping FSM `$fsm$\tile_proc.present_state$7914' from module `\raster'.

43. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~6 debug messages>

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

48. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\tile_proc.$procdff$7386 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6367_Y, Q = \tile_proc.edges[2], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7999 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2115_Y, Q = \tile_proc.edges[2]).
Adding SRST signal on $flatten\tile_proc.$procdff$7385 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6378_Y, Q = \tile_proc.edges[1], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8001 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2110_Y, Q = \tile_proc.edges[1]).
Adding SRST signal on $flatten\tile_proc.$procdff$7384 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6389_Y, Q = \tile_proc.edges[0], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8003 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2105_Y, Q = \tile_proc.edges[0]).
Adding SRST signal on $flatten\tile_proc.$procdff$7325 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6399_Y, Q = \tile_proc.coeff_C, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8005 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:350$2124_Y, Q = \tile_proc.coeff_C).
Adding SRST signal on $flatten\tile_proc.$procdff$7324 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6409_Y, Q = \tile_proc.coeff_B, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8007 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121_Y, Q = \tile_proc.coeff_B).
Adding SRST signal on $flatten\tile_proc.$procdff$7323 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6419_Y, Q = \tile_proc.coeff_A, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8009 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118_Y, Q = \tile_proc.coeff_A).
Adding SRST signal on $flatten\tile_proc.$procdff$7315 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6427_Y, Q = \tile_proc.z_current, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8011 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2136_Y, Q = \tile_proc.z_current).
Adding SRST signal on $flatten\tile_proc.$procdff$7314 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6436_Y, Q = \tile_proc.dzdy, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8013 ($sdff) from module raster (D = $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2130_Y [19:4], Q = \tile_proc.dzdy).
Adding SRST signal on $flatten\tile_proc.$procdff$7313 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6445_Y, Q = \tile_proc.dzdx, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8015 ($sdff) from module raster (D = $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2127_Y [19:4], Q = \tile_proc.dzdx).
Adding SRST signal on $flatten\tile_proc.$procdff$7312 ($dff) from module raster (D = { $flatten\tile_proc.$procmux$6137_Y $flatten\tile_proc.$procmux$6115_Y $flatten\tile_proc.$procmux$6126_Y }, Q = \tile_proc.metadata, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8017 ($sdff) from module raster (D = { \color \tile_x \tile_y }, Q = \tile_proc.metadata).
Adding SRST signal on $flatten\tile_proc.$procdff$7311 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6459_Y, Q = \tile_proc.delta_2, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8019 ($sdff) from module raster (D = \tile_proc.temp_delta_2, Q = \tile_proc.delta_2).
Adding SRST signal on $flatten\tile_proc.$procdff$7310 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6470_Y, Q = \tile_proc.delta_1, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8021 ($sdff) from module raster (D = \tile_proc.temp_delta_1, Q = \tile_proc.delta_1).
Adding SRST signal on $flatten\tile_proc.$procdff$7309 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6481_Y, Q = \tile_proc.delta_0, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8023 ($sdff) from module raster (D = \tile_proc.temp_delta_0, Q = \tile_proc.delta_0).
Adding SRST signal on $flatten\tile_proc.$procdff$7308 ($dff) from module raster (D = { $flatten\tile_proc.$procmux$5751_Y $flatten\tile_proc.$procmux$6167_Y $flatten\tile_proc.$procmux$6148_Y }, Q = \tile_proc.abs_pos, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8025 ($sdff) from module raster (D = { 2'00 \tile_x 11'00000000000 \tile_y 24'000000000000000000000000 }, Q = \tile_proc.abs_pos).
Adding SRST signal on $flatten\tile_proc.$procdff$7306 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6491_Y, Q = \tile_proc.out_z_current, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8027 ($sdff) from module raster (D = \tile_proc.z_current, Q = \tile_proc.out_z_current).
Adding SRST signal on $flatten\tile_proc.$procdff$7305 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6498_Y, Q = \tile_proc.out_dzdy, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8029 ($sdff) from module raster (D = \tile_proc.dzdy, Q = \tile_proc.out_dzdy).
Adding SRST signal on $flatten\tile_proc.$procdff$7304 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6505_Y, Q = \tile_proc.out_dzdx, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8031 ($sdff) from module raster (D = \tile_proc.dzdx, Q = \tile_proc.out_dzdx).
Adding SRST signal on $flatten\tile_proc.$procdff$7303 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6512_Y, Q = \tile_proc.out_tile_y, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8033 ($sdff) from module raster (D = \tile_proc.metadata [4:0], Q = \tile_proc.out_tile_y).
Adding SRST signal on $flatten\tile_proc.$procdff$7302 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6519_Y, Q = \tile_proc.out_tile_x, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$8035 ($sdff) from module raster (D = \tile_proc.metadata [10:5], Q = \tile_proc.out_tile_x).
Adding SRST signal on $flatten\tile_proc.$procdff$7301 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6526_Y, Q = \tile_proc.out_color, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$8037 ($sdff) from module raster (D = \tile_proc.metadata [18:11], Q = \tile_proc.out_color).
Adding SRST signal on $flatten\tile_proc.$procdff$7300 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6533_Y, Q = \tile_proc.out_edge_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8039 ($sdff) from module raster (D = \tile_proc.edges[2], Q = \tile_proc.out_edge_2).
Adding SRST signal on $flatten\tile_proc.$procdff$7299 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6540_Y, Q = \tile_proc.out_edge_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8041 ($sdff) from module raster (D = \tile_proc.edges[1], Q = \tile_proc.out_edge_1).
Adding SRST signal on $flatten\tile_proc.$procdff$7298 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6547_Y, Q = \tile_proc.out_edge_0, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8043 ($sdff) from module raster (D = \tile_proc.edges[0], Q = \tile_proc.out_edge_0).
Adding SRST signal on $flatten\tile_proc.$procdff$7297 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6554_Y, Q = \tile_proc.out_delta_2_z, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8045 ($sdff) from module raster (D = \tile_proc.delta_2 [15:0], Q = \tile_proc.out_delta_2_z).
Adding SRST signal on $flatten\tile_proc.$procdff$7296 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6561_Y, Q = \tile_proc.out_delta_2_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8047 ($sdff) from module raster (D = \tile_proc.delta_2 [31:16], Q = \tile_proc.out_delta_2_y).
Adding SRST signal on $flatten\tile_proc.$procdff$7295 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6568_Y, Q = \tile_proc.out_delta_2_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8049 ($sdff) from module raster (D = \tile_proc.delta_2 [47:32], Q = \tile_proc.out_delta_2_x).
Adding SRST signal on $flatten\tile_proc.$procdff$7294 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6575_Y, Q = \tile_proc.out_delta_1_z, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8051 ($sdff) from module raster (D = \tile_proc.delta_1 [15:0], Q = \tile_proc.out_delta_1_z).
Adding SRST signal on $flatten\tile_proc.$procdff$7293 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6582_Y, Q = \tile_proc.out_delta_1_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8053 ($sdff) from module raster (D = \tile_proc.delta_1 [31:16], Q = \tile_proc.out_delta_1_y).
Adding SRST signal on $flatten\tile_proc.$procdff$7292 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6589_Y, Q = \tile_proc.out_delta_1_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8055 ($sdff) from module raster (D = \tile_proc.delta_1 [47:32], Q = \tile_proc.out_delta_1_x).
Adding SRST signal on $flatten\tile_proc.$procdff$7291 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6596_Y, Q = \tile_proc.out_delta_0_z, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8057 ($sdff) from module raster (D = \tile_proc.delta_0 [15:0], Q = \tile_proc.out_delta_0_z).
Adding SRST signal on $flatten\tile_proc.$procdff$7290 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6603_Y, Q = \tile_proc.out_delta_0_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8059 ($sdff) from module raster (D = \tile_proc.delta_0 [31:16], Q = \tile_proc.out_delta_0_y).
Adding SRST signal on $flatten\tile_proc.$procdff$7289 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6610_Y, Q = \tile_proc.out_delta_0_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8061 ($sdff) from module raster (D = \tile_proc.delta_0 [47:32], Q = \tile_proc.out_delta_0_x).
Adding SRST signal on $flatten\tile_proc.$procdff$7288 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6617_Y, Q = \tile_proc.out_abs_pos_z, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8063 ($sdff) from module raster (D = \tile_proc.abs_pos [15:0], Q = \tile_proc.out_abs_pos_z).
Adding SRST signal on $flatten\tile_proc.$procdff$7287 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6624_Y, Q = \tile_proc.out_abs_pos_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8065 ($sdff) from module raster (D = \tile_proc.abs_pos [31:16], Q = \tile_proc.out_abs_pos_y).
Adding SRST signal on $flatten\tile_proc.$procdff$7286 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6631_Y, Q = \tile_proc.out_abs_pos_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8067 ($sdff) from module raster (D = \tile_proc.abs_pos [47:32], Q = \tile_proc.out_abs_pos_x).
Adding SRST signal on $flatten\tile_proc.$procdff$7285 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6639_Y, Q = \tile_proc.vld_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8069 ($sdff) from module raster (D = $flatten\tile_proc.$procmux$6639_Y, Q = \tile_proc.vld_out).
Adding SRST signal on $flatten\tile_proc.$procdff$7284 ($dff) from module raster (D = $flatten\tile_proc.$procmux$6648_Y, Q = \tile_proc.rdy_in, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8077 ($sdff) from module raster (D = $flatten\tile_proc.$procmux$6648_Y, Q = \tile_proc.rdy_in).
Adding SRST signal on $flatten\pixel_proc.$procdff$6706 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5219_Y, Q = \pixel_proc.z_current, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8087 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$5219_Y, Q = \pixel_proc.z_current).
Adding SRST signal on $flatten\pixel_proc.$procdff$6705 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5234_Y, Q = \pixel_proc.dzdy, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8095 ($sdff) from module raster (D = \axel_f.data_out [47:32], Q = \pixel_proc.dzdy).
Adding SRST signal on $flatten\pixel_proc.$procdff$6704 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5245_Y, Q = \pixel_proc.dzdx, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8101 ($sdff) from module raster (D = \axel_f.data_out [63:48], Q = \pixel_proc.dzdx).
Adding SRST signal on $flatten\pixel_proc.$procdff$6703 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$4902_Y $flatten\pixel_proc.$procmux$4880_Y $flatten\pixel_proc.$procmux$4891_Y }, Q = \pixel_proc.metadata, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8107 ($sdff) from module raster (D = \axel_f.data_out [82:64], Q = \pixel_proc.metadata).
Adding SRST signal on $flatten\pixel_proc.$procdff$6702 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5266_Y, Q = \pixel_proc.edge_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8113 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$5266_Y, Q = \pixel_proc.edge_2).
Adding SRST signal on $flatten\pixel_proc.$procdff$6701 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5280_Y, Q = \pixel_proc.edge_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8121 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$5280_Y, Q = \pixel_proc.edge_1).
Adding SRST signal on $flatten\pixel_proc.$procdff$6700 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5294_Y, Q = \pixel_proc.edge_0, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8129 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$5294_Y, Q = \pixel_proc.edge_0).
Adding SRST signal on $flatten\pixel_proc.$procdff$6699 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$4924_Y $flatten\pixel_proc.$procmux$5256_Y $flatten\pixel_proc.$procmux$4913_Y }, Q = \pixel_proc.delta_2, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8137 ($sdff) from module raster (D = \axel_f.data_out [226:179], Q = \pixel_proc.delta_2).
Adding SRST signal on $flatten\pixel_proc.$procdff$6698 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$4946_Y $flatten\pixel_proc.$procmux$5309_Y $flatten\pixel_proc.$procmux$4935_Y }, Q = \pixel_proc.delta_1, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8143 ($sdff) from module raster (D = \axel_f.data_out [274:227], Q = \pixel_proc.delta_1).
Adding SRST signal on $flatten\pixel_proc.$procdff$6697 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$4968_Y $flatten\pixel_proc.$procmux$5320_Y $flatten\pixel_proc.$procmux$4957_Y }, Q = \pixel_proc.delta_0, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8149 ($sdff) from module raster (D = \axel_f.data_out [322:275], Q = \pixel_proc.delta_0).
Adding SRST signal on $flatten\pixel_proc.$procdff$6696 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5340_Y, Q = \pixel_proc.flush_rel_pos, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$8155 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$5340_Y, Q = \pixel_proc.flush_rel_pos).
Adding SRST signal on $flatten\pixel_proc.$procdff$6695 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5351_Y, Q = \pixel_proc.rel_pos, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$8165 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$5351_Y, Q = \pixel_proc.rel_pos).
Adding SRST signal on $flatten\pixel_proc.$procdff$6694 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$2843_Y $flatten\pixel_proc.$procmux$4991_Y $flatten\pixel_proc.$procmux$5331_Y }, Q = \pixel_proc.flush_abs_pos, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8173 ($sdff) from module raster (D = 16'0000000000000000, Q = \pixel_proc.flush_abs_pos [15:0]).
Adding EN signal on $auto$ff.cc:266:slice$8173 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$4991_Y, Q = \pixel_proc.flush_abs_pos [31:16]).
Adding EN signal on $auto$ff.cc:266:slice$8173 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$2843_Y, Q = \pixel_proc.flush_abs_pos [47:32]).
Adding EN signal on $flatten\pixel_proc.$procdff$6691 ($dff) from module raster (D = \pixel_proc.flush_abs_pos [31:16], Q = \pixel_proc.pixel_out_y).
Adding EN signal on $flatten\pixel_proc.$procdff$6690 ($dff) from module raster (D = \pixel_proc.flush_abs_pos [47:32], Q = \pixel_proc.pixel_out_x).
Adding EN signal on $flatten\pixel_proc.$procdff$6689 ($dff) from module raster (D = $flatten\pixel_proc.$memrd$\color_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:257$1847_DATA, Q = \pixel_proc.color_out).
Adding EN signal on $flatten\pixel_proc.$procdff$6688 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5408_Y, Q = \pixel_proc.vld_out).
Adding SRST signal on $flatten\pixel_proc.$procdff$6687 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$5421_Y, Q = \pixel_proc.rdy_in, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8213 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$5421_Y, Q = \pixel_proc.rdy_in).
Adding SRST signal on $flatten\axel_f.$procdff$6682 ($dff) from module raster (D = $flatten\axel_f.$procmux$2188_Y, Q = \axel_f.count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$8221 ($sdff) from module raster (D = $flatten\axel_f.$procmux$2185_Y, Q = \axel_f.count).
Adding SRST signal on $flatten\axel_f.$procdff$6681 ($dff) from module raster (D = $flatten\axel_f.$procmux$2194_Y, Q = \axel_f.read_ptr, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$8229 ($sdff) from module raster (D = $flatten\axel_f.$3\next_read_ptr[2:0], Q = \axel_f.read_ptr).
Adding SRST signal on $flatten\axel_f.$procdff$6680 ($dff) from module raster (D = $flatten\axel_f.$procmux$2203_Y, Q = \axel_f.write_ptr, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$8231 ($sdff) from module raster (D = $flatten\axel_f.$procmux$2201_Y, Q = \axel_f.write_ptr).
Adding EN signal on $flatten\axel_f.$procdff$6679 ($dff) from module raster (D = $flatten\axel_f.$0\data_out[370:0], Q = \axel_f.data_out).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$8174 ($sdffe) from module raster.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$8026 ($sdffe) from module raster.

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 152 unused cells and 158 unused wires.
<suppressed ~153 debug messages>

50. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~13 debug messages>

51. Rerunning OPT passes. (Maybe there is more to doâ€¦)

52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$8064 ($sdffe) from module raster.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$8066 ($sdffe) from module raster.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$8068 ($sdffe) from module raster.

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

57. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

58. Rerunning OPT passes. (Maybe there is more to doâ€¦)

59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

62. Executing OPT_DFF pass (perform DFF optimizations).

63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

64. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

65. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory read port raster.$flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:57$1868 (axel_f.buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7388 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7389 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7390 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7391 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7392 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7393 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7394 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7395 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7396 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7397 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7398 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7399 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7400 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7401 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7402 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7403 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7404 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7405 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7406 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7407 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7408 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7409 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7410 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7411 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7412 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7413 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7414 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7415 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7416 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7417 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7418 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7419 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7420 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7421 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7422 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7423 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7424 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7425 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7426 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7427 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7428 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7429 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7430 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7431 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7432 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7433 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7434 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7435 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7436 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7437 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7438 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7439 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7440 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7441 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7442 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7443 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7444 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7445 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7446 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7447 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7448 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7449 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7450 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7451 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7452 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7453 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7454 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7455 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7456 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7457 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7458 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7459 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7460 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7461 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7462 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7463 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7464 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7465 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7466 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7467 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7468 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7469 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7470 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7471 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7472 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7473 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7474 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7475 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7476 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7477 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7478 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7479 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7480 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7481 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7482 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7483 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7484 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7485 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7486 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7487 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7488 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7489 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7490 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7491 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7492 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7493 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7494 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7495 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7496 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7497 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7498 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7499 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7500 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7501 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7502 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7503 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7504 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7505 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7506 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7507 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7508 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7509 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7510 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7511 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7512 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7513 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7514 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7515 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7516 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7517 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7518 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7519 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7520 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7521 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7522 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7523 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7524 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7525 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7526 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7527 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7528 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7529 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7530 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7531 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7532 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7533 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7534 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7535 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7536 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7537 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7538 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7539 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7540 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7541 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7542 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7543 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7544 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7545 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7546 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7547 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7548 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7549 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7550 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7551 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7552 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7553 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7554 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7555 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7556 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7557 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7558 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7559 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7560 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7561 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7562 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7563 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7564 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7565 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7566 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7567 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7568 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7569 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7570 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7571 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7572 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7573 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7574 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7575 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7576 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7577 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7578 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7579 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7580 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7581 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7582 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7583 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7584 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7585 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7586 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7587 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7588 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7589 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7590 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7591 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7592 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7593 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7594 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7595 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7596 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7597 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7598 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7599 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7600 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7601 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7602 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7603 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7604 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7605 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7606 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7607 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7608 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7609 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7610 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7611 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7612 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7613 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7614 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7615 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7616 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7617 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7618 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7619 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7620 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7621 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7622 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7623 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7624 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7625 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7626 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7627 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7628 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7629 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7630 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7631 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7632 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7633 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7634 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7635 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7636 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7637 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7638 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7639 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7640 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7641 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7642 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7643 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7644 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7645 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7646 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7647 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7648 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7649 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7650 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7651 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7652 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7653 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7654 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7655 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7656 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7657 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7658 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7659 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7660 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7661 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7662 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7663 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7664 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7665 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7666 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7667 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7668 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7669 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7670 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7671 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7672 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7673 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7674 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7675 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7676 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7677 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7678 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7679 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7680 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7681 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7682 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7683 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7684 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7685 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7686 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7687 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7688 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7689 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7690 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7691 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7692 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7693 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7694 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7695 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7696 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7697 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7698 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7699 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7700 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7701 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7702 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7703 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7704 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7705 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7706 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7707 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7708 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7709 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7710 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7711 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7712 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7713 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7714 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7715 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7716 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7717 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7718 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7719 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7720 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7721 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7722 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7723 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7724 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7725 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7726 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7727 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7728 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7729 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7730 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7731 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7732 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7733 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7734 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7735 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7736 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7737 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7738 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7739 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7740 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7741 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7742 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7743 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7744 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7745 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7746 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7747 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7748 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7749 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7750 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7751 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7752 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7753 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7754 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7755 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7756 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7757 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7758 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7759 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7760 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7761 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7762 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7763 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7764 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7765 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7766 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7767 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7768 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7769 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7770 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7771 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7772 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7773 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7774 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7775 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7776 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7777 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7778 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7779 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7780 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7781 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7782 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7783 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7784 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7785 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7786 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7787 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7788 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7789 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7790 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7791 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7792 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7793 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7794 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7795 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7796 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7797 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7798 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7799 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7800 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7801 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7802 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7803 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7804 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7805 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7806 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7807 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7808 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7809 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7810 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7811 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7812 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7813 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7814 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7815 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7816 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7817 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7818 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7819 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7820 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7821 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7822 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7823 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7824 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7825 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7826 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7827 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7828 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7829 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7830 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7831 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7832 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7833 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7834 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7835 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7836 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7837 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7838 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7839 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7840 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7841 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7842 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7843 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7844 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7845 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7846 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7847 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7848 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7849 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7850 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7851 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7852 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7853 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7854 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7855 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7856 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7857 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7858 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7859 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7860 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7861 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7862 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7863 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7864 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7865 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7866 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7867 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7868 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7869 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7870 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7871 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7872 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7873 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7874 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7875 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7876 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7877 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7878 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7879 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7880 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7881 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7882 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7883 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7884 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7885 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7886 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7887 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7888 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7889 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7890 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7891 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7892 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7893 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7894 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7895 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7896 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7897 (pixel_proc.color_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7898 (pixel_proc.z_buffer).
Removed top 24 address bits (of 32) from memory init port raster.$flatten\pixel_proc.$auto$proc_memwr.cc:45:proc_memwr$7899 (pixel_proc.color_buffer).
Removed top 8 bits (of 32) from FF cell raster.$auto$ff.cc:266:slice$8008 ($sdffe).
Removed top 8 bits (of 32) from FF cell raster.$auto$ff.cc:266:slice$8010 ($sdffe).
Removed top 12 bits (of 32) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2135 ($sub).
Removed top 2 bits (of 16) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:383$2132 ($sub).
Removed top 1 bits (of 16) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:382$2131 ($sub).
Removed top 12 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2130 ($neg).
Removed top 12 bits (of 32) from port A of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2130 ($neg).
Removed top 12 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2127 ($neg).
Removed top 12 bits (of 32) from port A of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2127 ($neg).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123 ($mul).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121 ($sub).
Removed top 8 bits (of 32) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121 ($sub).
Removed top 8 bits (of 32) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121 ($sub).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 ($mul).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118 ($sub).
Removed top 8 bits (of 32) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118 ($sub).
Removed top 8 bits (of 32) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118 ($sub).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 ($mul).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2114 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2113 ($mul).
Removed top 2 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2112 ($sub).
Removed top 1 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2111 ($sub).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2109 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2108 ($mul).
Removed top 2 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2107 ($sub).
Removed top 1 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2106 ($sub).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2104 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2103 ($mul).
Removed top 2 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2102 ($sub).
Removed top 1 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2101 ($sub).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\axel_f.$sub$/home/asic/workspace/lab3/rtl/axi_fifo.sv:84$1886 ($sub).
Removed top 28 bits (of 32) from port Y of cell raster.$flatten\axel_f.$sub$/home/asic/workspace/lab3/rtl/axi_fifo.sv:84$1886 ($sub).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:82$1884 ($add).
Removed top 28 bits (of 32) from port Y of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:82$1884 ($add).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:74$1878 ($add).
Removed top 29 bits (of 32) from port Y of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:74$1878 ($add).
Removed top 30 bits (of 32) from port B of cell raster.$flatten\axel_f.$ge$/home/asic/workspace/lab3/rtl/axi_fifo.sv:71$1877 ($ge).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:67$1875 ($add).
Removed top 29 bits (of 32) from port Y of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:67$1875 ($add).
Removed top 30 bits (of 32) from port B of cell raster.$flatten\axel_f.$ge$/home/asic/workspace/lab3/rtl/axi_fifo.sv:64$1874 ($ge).
Removed top 29 bits (of 32) from port B of cell raster.$flatten\axel_f.$lt$/home/asic/workspace/lab3/rtl/axi_fifo.sv:47$1859 ($lt).
Removed top 1 bits (of 4) from port B of cell raster.$auto$opt_dff.cc:195:make_patterns_logic$8237 ($ne).
Removed top 2 bits (of 3) from port B of cell raster.$auto$opt_dff.cc:195:make_patterns_logic$8235 ($ne).
Removed top 1 bits (of 2) from port B of cell raster.$auto$opt_dff.cc:195:make_patterns_logic$8074 ($ne).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$7987 ($eq).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$7966 ($eq).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$7933 ($eq).
Removed top 2 bits (of 3) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$7951 ($eq).
Removed top 48 bits (of 371) from FF cell raster.$auto$ff.cc:266:slice$8233 ($dffe).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$7946 ($eq).
Removed top 24 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:275$1854 ($ge).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:274$1853 ($add).
Removed top 24 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:274$1853 ($add).
Converting cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852 ($add) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852 ($add).
Removed top 26 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852 ($add).
Removed top 16 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852 ($add).
Converting cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851 ($add) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851 ($add).
Removed top 26 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851 ($add).
Removed top 16 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851 ($add).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850 ($sub) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850 ($sub).
Removed top 23 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850 ($sub).
Removed top 16 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850 ($sub).
Removed top 24 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:243$1842 ($ge).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:242$1841 ($add).
Removed top 24 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:242$1841 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:238$1840 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:236$1839 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:234$1838 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:230$1837 ($add).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832 ($sub) from unsigned to signed.
Removed top 8 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832 ($sub).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827 ($sub) from unsigned to signed.
Removed top 8 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827 ($sub).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822 ($sub) from unsigned to signed.
Removed top 8 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1819 ($add).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1818 ($sub) from unsigned to signed.
Removed top 12 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1818 ($sub).
Removed top 8 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1818 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1818 ($sub).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1755 ($ge).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1753 ($ge).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1752 ($ge).
Removed top 24 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$544 ($lt).
Removed top 24 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:107$543 ($lt).
Removed top 48 bits (of 371) from mux cell raster.$flatten\axel_f.$procmux$2217 ($mux).
Removed top 7 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1819 ($add).
Removed top 6 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1819 ($add).
Removed top 48 bits (of 371) from mux cell raster.$flatten\axel_f.$procmux$2214 ($mux).
Removed top 48 bits (of 371) from mux cell raster.$flatten\axel_f.$procmux$2211 ($mux).
Removed top 48 bits (of 371) from mux cell raster.$flatten\axel_f.$procmux$2209 ($mux).
Removed top 48 bits (of 371) from wire raster.$flatten\axel_f.$0\data_out[370:0].
Removed top 29 bits (of 32) from wire raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:67$1875_Y.
Removed top 29 bits (of 32) from wire raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:74$1878_Y.
Removed top 28 bits (of 32) from wire raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:82$1884_Y.
Removed top 48 bits (of 371) from wire raster.$flatten\axel_f.$procmux$2209_Y.
Removed top 48 bits (of 371) from wire raster.$flatten\axel_f.$procmux$2211_Y.
Removed top 24 bits (of 32) from wire raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:242$1841_Y.
Removed top 16 bits (of 32) from wire raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851_Y.
Removed top 16 bits (of 32) from wire raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852_Y.
Removed top 24 bits (of 32) from wire raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:274$1853_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120_Y.
Removed top 12 bits (of 32) from wire raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2127_Y.
Removed top 12 bits (of 32) from wire raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2130_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121_Y.
Removed top 2 bits (of 16) from wire raster.inter_abs_pos_0_x.
Removed top 3 bits (of 16) from wire raster.inter_abs_pos_0_y.

66. Executing PEEPOPT pass (run peephole optimizers).

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

68. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module raster:
  creating $macc model for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:67$1875 ($add).
  creating $macc model for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:74$1878 ($add).
  creating $macc model for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:82$1884 ($add).
  creating $macc model for $flatten\axel_f.$sub$/home/asic/workspace/lab3/rtl/axi_fifo.sv:84$1886 ($sub).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:214$1820 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:218$1825 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:220$1830 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:222$1835 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:230$1837 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:234$1838 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:236$1839 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:238$1840 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:242$1841 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:274$1853 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1823 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1828 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1833 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1819 ($add).
  creating $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1824 ($neg).
  creating $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1829 ($neg).
  creating $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1834 ($neg).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1818 ($sub).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2103 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2108 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2113 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2104 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2109 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2114 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$2133 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:385$2134 ($mul).
  creating $macc model for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2127 ($neg).
  creating $macc model for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2130 ($neg).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1914 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1917 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1920 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1915 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1918 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1921 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1916 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1919 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1922 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2101 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2106 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2111 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2102 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2107 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2112 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2105 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2110 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2115 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:350$2124 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:382$2131 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:383$2132 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2135 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2136 ($sub).
  merging $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2135 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2136.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:385$2134 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2136.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$2133 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2136.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:350$2124.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:350$2124.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2113 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2115.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2114 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2115.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2108 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2110.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2109 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2110.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2103 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2105.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2104 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2105.
  merging $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1833 into $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1834.
  merging $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1828 into $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1829.
  merging $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1823 into $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1824.
  merging $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1818 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1819.
  merging $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1834 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:222$1835.
  merging $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1829 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:220$1830.
  merging $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1824 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:218$1825.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1920.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1917.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1914.
  creating $alu model for $macc $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2130.
  creating $alu model for $macc $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2127.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1918.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1921.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1916.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1919.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1922.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2101.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2106.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2111.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2107.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2102.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2112.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:382$2131.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:383$2132.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1915.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:274$1853.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:242$1841.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:238$1840.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:236$1839.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:234$1838.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:230$1837.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:214$1820.
  creating $alu model for $macc $flatten\axel_f.$sub$/home/asic/workspace/lab3/rtl/axi_fifo.sv:84$1886.
  creating $alu model for $macc $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:82$1884.
  creating $alu model for $macc $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:74$1878.
  creating $alu model for $macc $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:67$1875.
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:318$2118: $auto$alumacc.cc:365:replace_macc$8263
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:333$2121: $auto$alumacc.cc:365:replace_macc$8264
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:350$2124: $auto$alumacc.cc:365:replace_macc$8265
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:222$1835: $auto$alumacc.cc:365:replace_macc$8266
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:220$1830: $auto$alumacc.cc:365:replace_macc$8267
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:218$1825: $auto$alumacc.cc:365:replace_macc$8268
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2115: $auto$alumacc.cc:365:replace_macc$8269
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2105: $auto$alumacc.cc:365:replace_macc$8270
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:301$2110: $auto$alumacc.cc:365:replace_macc$8271
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2136: $auto$alumacc.cc:365:replace_macc$8272
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:340$1819: $auto$alumacc.cc:365:replace_macc$8273
  creating $alu model for $flatten\axel_f.$ge$/home/asic/workspace/lab3/rtl/axi_fifo.sv:64$1874 ($ge): new $alu
  creating $alu model for $flatten\axel_f.$ge$/home/asic/workspace/lab3/rtl/axi_fifo.sv:71$1877 ($ge): new $alu
  creating $alu model for $flatten\axel_f.$lt$/home/asic/workspace/lab3/rtl/axi_fifo.sv:47$1859 ($lt): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1752 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1753 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1755 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:243$1842 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:275$1854 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:97$542 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:107$543 ($lt): merged with $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:275$1854.
  creating $alu model for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$544 ($lt): merged with $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:243$1842.
  creating $alu model for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1758 ($lt): new $alu
  creating $alu cell for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1758: $auto$alumacc.cc:495:replace_alu$8284
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:97$542: $auto$alumacc.cc:495:replace_alu$8291
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:275$1854, $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:107$543: $auto$alumacc.cc:495:replace_alu$8304
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:243$1842, $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$544: $auto$alumacc.cc:495:replace_alu$8317
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1755: $auto$alumacc.cc:495:replace_alu$8330
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1753: $auto$alumacc.cc:495:replace_alu$8345
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1752: $auto$alumacc.cc:495:replace_alu$8360
  creating $alu cell for $flatten\axel_f.$lt$/home/asic/workspace/lab3/rtl/axi_fifo.sv:47$1859: $auto$alumacc.cc:495:replace_alu$8375
  creating $alu cell for $flatten\axel_f.$ge$/home/asic/workspace/lab3/rtl/axi_fifo.sv:71$1877: $auto$alumacc.cc:495:replace_alu$8380
  creating $alu cell for $flatten\axel_f.$ge$/home/asic/workspace/lab3/rtl/axi_fifo.sv:64$1874: $auto$alumacc.cc:495:replace_alu$8393
  creating $alu cell for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:67$1875: $auto$alumacc.cc:495:replace_alu$8406
  creating $alu cell for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:74$1878: $auto$alumacc.cc:495:replace_alu$8409
  creating $alu cell for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:82$1884: $auto$alumacc.cc:495:replace_alu$8412
  creating $alu cell for $flatten\axel_f.$sub$/home/asic/workspace/lab3/rtl/axi_fifo.sv:84$1886: $auto$alumacc.cc:495:replace_alu$8415
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:214$1820: $auto$alumacc.cc:495:replace_alu$8418
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:230$1837: $auto$alumacc.cc:495:replace_alu$8421
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:234$1838: $auto$alumacc.cc:495:replace_alu$8424
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:236$1839: $auto$alumacc.cc:495:replace_alu$8427
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:238$1840: $auto$alumacc.cc:495:replace_alu$8430
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:242$1841: $auto$alumacc.cc:495:replace_alu$8433
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$1851: $auto$alumacc.cc:495:replace_alu$8436
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:270$1852: $auto$alumacc.cc:495:replace_alu$8439
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:274$1853: $auto$alumacc.cc:495:replace_alu$8442
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1915: $auto$alumacc.cc:495:replace_alu$8445
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:383$2132: $auto$alumacc.cc:495:replace_alu$8448
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850: $auto$alumacc.cc:495:replace_alu$8451
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822: $auto$alumacc.cc:495:replace_alu$8454
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827: $auto$alumacc.cc:495:replace_alu$8457
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832: $auto$alumacc.cc:495:replace_alu$8460
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:382$2131: $auto$alumacc.cc:495:replace_alu$8463
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2112: $auto$alumacc.cc:495:replace_alu$8466
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2102: $auto$alumacc.cc:495:replace_alu$8469
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2107: $auto$alumacc.cc:495:replace_alu$8472
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2111: $auto$alumacc.cc:495:replace_alu$8475
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2106: $auto$alumacc.cc:495:replace_alu$8478
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2101: $auto$alumacc.cc:495:replace_alu$8481
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1922: $auto$alumacc.cc:495:replace_alu$8484
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1919: $auto$alumacc.cc:495:replace_alu$8487
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:282$1916: $auto$alumacc.cc:495:replace_alu$8490
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1921: $auto$alumacc.cc:495:replace_alu$8493
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:281$1918: $auto$alumacc.cc:495:replace_alu$8496
  creating $alu cell for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2127: $auto$alumacc.cc:495:replace_alu$8499
  creating $alu cell for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:364$2130: $auto$alumacc.cc:495:replace_alu$8502
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1914: $auto$alumacc.cc:495:replace_alu$8505
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1917: $auto$alumacc.cc:495:replace_alu$8508
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:280$1920: $auto$alumacc.cc:495:replace_alu$8511
  created 46 $alu and 11 $macc cells.

69. Executing SHARE pass (SAT-based resource sharing).
Found 16 cells in module raster that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:385$2134 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:385$2134
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$2133 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2135
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$2133
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2114 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2114
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2109 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2109
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2104 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2104
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2113 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2113
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2108 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2108
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2103 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2103
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\pixel_proc.$memrd$\z_buffer$/home/asic/workspace/lab3/rtl/pixel_processor.sv:202$1757 ($memrd):
    Found 1 activation_patterns using ctrl signal { \pixel_proc.present_state [1] \rst_n }.
    No candidates found.
  Analyzing resource sharing options for $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\axel_f.$logic_and$/home/asic/workspace/lab3/rtl/axi_fifo.sv:70$1876_Y \rst_n }.
    No candidates found.
Removing 15 cells in module raster:
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2103 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2108 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:299$2113 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2104 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2109 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:300$2114 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$2116 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:315$2117 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:330$2119 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:331$2120 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$2122 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:347$2123 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$2133 ($mul).
  Removing cell $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:388$2135 ($sub).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:385$2134 ($mul).

70. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~11 debug messages>

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

72. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

73. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

75. Executing OPT_DFF pass (perform DFF optimizations).

76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 7 unused cells and 49 unused wires.
<suppressed ~11 debug messages>

77. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

78. Rerunning OPT passes. (Maybe there is more to doâ€¦)

79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

82. Executing OPT_DFF pass (perform DFF optimizations).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

84. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

85. Executing MEMORY pass.

85.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

85.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 65280 transformations.

85.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing raster.axel_f.buffer write port 0.
  Analyzing raster.pixel_proc.color_buffer write port 0.
  Analyzing raster.pixel_proc.color_buffer write port 1.
  Analyzing raster.pixel_proc.color_buffer write port 2.
  Analyzing raster.pixel_proc.color_buffer write port 3.
  Analyzing raster.pixel_proc.color_buffer write port 4.
  Analyzing raster.pixel_proc.color_buffer write port 5.
  Analyzing raster.pixel_proc.color_buffer write port 6.
  Analyzing raster.pixel_proc.color_buffer write port 7.
  Analyzing raster.pixel_proc.color_buffer write port 8.
  Analyzing raster.pixel_proc.color_buffer write port 9.
  Analyzing raster.pixel_proc.color_buffer write port 10.
  Analyzing raster.pixel_proc.color_buffer write port 11.
  Analyzing raster.pixel_proc.color_buffer write port 12.
  Analyzing raster.pixel_proc.color_buffer write port 13.
  Analyzing raster.pixel_proc.color_buffer write port 14.
  Analyzing raster.pixel_proc.color_buffer write port 15.
  Analyzing raster.pixel_proc.color_buffer write port 16.
  Analyzing raster.pixel_proc.color_buffer write port 17.
  Analyzing raster.pixel_proc.color_buffer write port 18.
  Analyzing raster.pixel_proc.color_buffer write port 19.
  Analyzing raster.pixel_proc.color_buffer write port 20.
  Analyzing raster.pixel_proc.color_buffer write port 21.
  Analyzing raster.pixel_proc.color_buffer write port 22.
  Analyzing raster.pixel_proc.color_buffer write port 23.
  Analyzing raster.pixel_proc.color_buffer write port 24.
  Analyzing raster.pixel_proc.color_buffer write port 25.
  Analyzing raster.pixel_proc.color_buffer write port 26.
  Analyzing raster.pixel_proc.color_buffer write port 27.
  Analyzing raster.pixel_proc.color_buffer write port 28.
  Analyzing raster.pixel_proc.color_buffer write port 29.
  Analyzing raster.pixel_proc.color_buffer write port 30.
  Analyzing raster.pixel_proc.color_buffer write port 31.
  Analyzing raster.pixel_proc.color_buffer write port 32.
  Analyzing raster.pixel_proc.color_buffer write port 33.
  Analyzing raster.pixel_proc.color_buffer write port 34.
  Analyzing raster.pixel_proc.color_buffer write port 35.
  Analyzing raster.pixel_proc.color_buffer write port 36.
  Analyzing raster.pixel_proc.color_buffer write port 37.
  Analyzing raster.pixel_proc.color_buffer write port 38.
  Analyzing raster.pixel_proc.color_buffer write port 39.
  Analyzing raster.pixel_proc.color_buffer write port 40.
  Analyzing raster.pixel_proc.color_buffer write port 41.
  Analyzing raster.pixel_proc.color_buffer write port 42.
  Analyzing raster.pixel_proc.color_buffer write port 43.
  Analyzing raster.pixel_proc.color_buffer write port 44.
  Analyzing raster.pixel_proc.color_buffer write port 45.
  Analyzing raster.pixel_proc.color_buffer write port 46.
  Analyzing raster.pixel_proc.color_buffer write port 47.
  Analyzing raster.pixel_proc.color_buffer write port 48.
  Analyzing raster.pixel_proc.color_buffer write port 49.
  Analyzing raster.pixel_proc.color_buffer write port 50.
  Analyzing raster.pixel_proc.color_buffer write port 51.
  Analyzing raster.pixel_proc.color_buffer write port 52.
  Analyzing raster.pixel_proc.color_buffer write port 53.
  Analyzing raster.pixel_proc.color_buffer write port 54.
  Analyzing raster.pixel_proc.color_buffer write port 55.
  Analyzing raster.pixel_proc.color_buffer write port 56.
  Analyzing raster.pixel_proc.color_buffer write port 57.
  Analyzing raster.pixel_proc.color_buffer write port 58.
  Analyzing raster.pixel_proc.color_buffer write port 59.
  Analyzing raster.pixel_proc.color_buffer write port 60.
  Analyzing raster.pixel_proc.color_buffer write port 61.
  Analyzing raster.pixel_proc.color_buffer write port 62.
  Analyzing raster.pixel_proc.color_buffer write port 63.
  Analyzing raster.pixel_proc.color_buffer write port 64.
  Analyzing raster.pixel_proc.color_buffer write port 65.
  Analyzing raster.pixel_proc.color_buffer write port 66.
  Analyzing raster.pixel_proc.color_buffer write port 67.
  Analyzing raster.pixel_proc.color_buffer write port 68.
  Analyzing raster.pixel_proc.color_buffer write port 69.
  Analyzing raster.pixel_proc.color_buffer write port 70.
  Analyzing raster.pixel_proc.color_buffer write port 71.
  Analyzing raster.pixel_proc.color_buffer write port 72.
  Analyzing raster.pixel_proc.color_buffer write port 73.
  Analyzing raster.pixel_proc.color_buffer write port 74.
  Analyzing raster.pixel_proc.color_buffer write port 75.
  Analyzing raster.pixel_proc.color_buffer write port 76.
  Analyzing raster.pixel_proc.color_buffer write port 77.
  Analyzing raster.pixel_proc.color_buffer write port 78.
  Analyzing raster.pixel_proc.color_buffer write port 79.
  Analyzing raster.pixel_proc.color_buffer write port 80.
  Analyzing raster.pixel_proc.color_buffer write port 81.
  Analyzing raster.pixel_proc.color_buffer write port 82.
  Analyzing raster.pixel_proc.color_buffer write port 83.
  Analyzing raster.pixel_proc.color_buffer write port 84.
  Analyzing raster.pixel_proc.color_buffer write port 85.
  Analyzing raster.pixel_proc.color_buffer write port 86.
  Analyzing raster.pixel_proc.color_buffer write port 87.
  Analyzing raster.pixel_proc.color_buffer write port 88.
  Analyzing raster.pixel_proc.color_buffer write port 89.
  Analyzing raster.pixel_proc.color_buffer write port 90.
  Analyzing raster.pixel_proc.color_buffer write port 91.
  Analyzing raster.pixel_proc.color_buffer write port 92.
  Analyzing raster.pixel_proc.color_buffer write port 93.
  Analyzing raster.pixel_proc.color_buffer write port 94.
  Analyzing raster.pixel_proc.color_buffer write port 95.
  Analyzing raster.pixel_proc.color_buffer write port 96.
  Analyzing raster.pixel_proc.color_buffer write port 97.
  Analyzing raster.pixel_proc.color_buffer write port 98.
  Analyzing raster.pixel_proc.color_buffer write port 99.
  Analyzing raster.pixel_proc.color_buffer write port 100.
  Analyzing raster.pixel_proc.color_buffer write port 101.
  Analyzing raster.pixel_proc.color_buffer write port 102.
  Analyzing raster.pixel_proc.color_buffer write port 103.
  Analyzing raster.pixel_proc.color_buffer write port 104.
  Analyzing raster.pixel_proc.color_buffer write port 105.
  Analyzing raster.pixel_proc.color_buffer write port 106.
  Analyzing raster.pixel_proc.color_buffer write port 107.
  Analyzing raster.pixel_proc.color_buffer write port 108.
  Analyzing raster.pixel_proc.color_buffer write port 109.
  Analyzing raster.pixel_proc.color_buffer write port 110.
  Analyzing raster.pixel_proc.color_buffer write port 111.
  Analyzing raster.pixel_proc.color_buffer write port 112.
  Analyzing raster.pixel_proc.color_buffer write port 113.
  Analyzing raster.pixel_proc.color_buffer write port 114.
  Analyzing raster.pixel_proc.color_buffer write port 115.
  Analyzing raster.pixel_proc.color_buffer write port 116.
  Analyzing raster.pixel_proc.color_buffer write port 117.
  Analyzing raster.pixel_proc.color_buffer write port 118.
  Analyzing raster.pixel_proc.color_buffer write port 119.
  Analyzing raster.pixel_proc.color_buffer write port 120.
  Analyzing raster.pixel_proc.color_buffer write port 121.
  Analyzing raster.pixel_proc.color_buffer write port 122.
  Analyzing raster.pixel_proc.color_buffer write port 123.
  Analyzing raster.pixel_proc.color_buffer write port 124.
  Analyzing raster.pixel_proc.color_buffer write port 125.
  Analyzing raster.pixel_proc.color_buffer write port 126.
  Analyzing raster.pixel_proc.color_buffer write port 127.
  Analyzing raster.pixel_proc.color_buffer write port 128.
  Analyzing raster.pixel_proc.color_buffer write port 129.
  Analyzing raster.pixel_proc.color_buffer write port 130.
  Analyzing raster.pixel_proc.color_buffer write port 131.
  Analyzing raster.pixel_proc.color_buffer write port 132.
  Analyzing raster.pixel_proc.color_buffer write port 133.
  Analyzing raster.pixel_proc.color_buffer write port 134.
  Analyzing raster.pixel_proc.color_buffer write port 135.
  Analyzing raster.pixel_proc.color_buffer write port 136.
  Analyzing raster.pixel_proc.color_buffer write port 137.
  Analyzing raster.pixel_proc.color_buffer write port 138.
  Analyzing raster.pixel_proc.color_buffer write port 139.
  Analyzing raster.pixel_proc.color_buffer write port 140.
  Analyzing raster.pixel_proc.color_buffer write port 141.
  Analyzing raster.pixel_proc.color_buffer write port 142.
  Analyzing raster.pixel_proc.color_buffer write port 143.
  Analyzing raster.pixel_proc.color_buffer write port 144.
  Analyzing raster.pixel_proc.color_buffer write port 145.
  Analyzing raster.pixel_proc.color_buffer write port 146.
  Analyzing raster.pixel_proc.color_buffer write port 147.
  Analyzing raster.pixel_proc.color_buffer write port 148.
  Analyzing raster.pixel_proc.color_buffer write port 149.
  Analyzing raster.pixel_proc.color_buffer write port 150.
  Analyzing raster.pixel_proc.color_buffer write port 151.
  Analyzing raster.pixel_proc.color_buffer write port 152.
  Analyzing raster.pixel_proc.color_buffer write port 153.
  Analyzing raster.pixel_proc.color_buffer write port 154.
  Analyzing raster.pixel_proc.color_buffer write port 155.
  Analyzing raster.pixel_proc.color_buffer write port 156.
  Analyzing raster.pixel_proc.color_buffer write port 157.
  Analyzing raster.pixel_proc.color_buffer write port 158.
  Analyzing raster.pixel_proc.color_buffer write port 159.
  Analyzing raster.pixel_proc.color_buffer write port 160.
  Analyzing raster.pixel_proc.color_buffer write port 161.
  Analyzing raster.pixel_proc.color_buffer write port 162.
  Analyzing raster.pixel_proc.color_buffer write port 163.
  Analyzing raster.pixel_proc.color_buffer write port 164.
  Analyzing raster.pixel_proc.color_buffer write port 165.
  Analyzing raster.pixel_proc.color_buffer write port 166.
  Analyzing raster.pixel_proc.color_buffer write port 167.
  Analyzing raster.pixel_proc.color_buffer write port 168.
  Analyzing raster.pixel_proc.color_buffer write port 169.
  Analyzing raster.pixel_proc.color_buffer write port 170.
  Analyzing raster.pixel_proc.color_buffer write port 171.
  Analyzing raster.pixel_proc.color_buffer write port 172.
  Analyzing raster.pixel_proc.color_buffer write port 173.
  Analyzing raster.pixel_proc.color_buffer write port 174.
  Analyzing raster.pixel_proc.color_buffer write port 175.
  Analyzing raster.pixel_proc.color_buffer write port 176.
  Analyzing raster.pixel_proc.color_buffer write port 177.
  Analyzing raster.pixel_proc.color_buffer write port 178.
  Analyzing raster.pixel_proc.color_buffer write port 179.
  Analyzing raster.pixel_proc.color_buffer write port 180.
  Analyzing raster.pixel_proc.color_buffer write port 181.
  Analyzing raster.pixel_proc.color_buffer write port 182.
  Analyzing raster.pixel_proc.color_buffer write port 183.
  Analyzing raster.pixel_proc.color_buffer write port 184.
  Analyzing raster.pixel_proc.color_buffer write port 185.
  Analyzing raster.pixel_proc.color_buffer write port 186.
  Analyzing raster.pixel_proc.color_buffer write port 187.
  Analyzing raster.pixel_proc.color_buffer write port 188.
  Analyzing raster.pixel_proc.color_buffer write port 189.
  Analyzing raster.pixel_proc.color_buffer write port 190.
  Analyzing raster.pixel_proc.color_buffer write port 191.
  Analyzing raster.pixel_proc.color_buffer write port 192.
  Analyzing raster.pixel_proc.color_buffer write port 193.
  Analyzing raster.pixel_proc.color_buffer write port 194.
  Analyzing raster.pixel_proc.color_buffer write port 195.
  Analyzing raster.pixel_proc.color_buffer write port 196.
  Analyzing raster.pixel_proc.color_buffer write port 197.
  Analyzing raster.pixel_proc.color_buffer write port 198.
  Analyzing raster.pixel_proc.color_buffer write port 199.
  Analyzing raster.pixel_proc.color_buffer write port 200.
  Analyzing raster.pixel_proc.color_buffer write port 201.
  Analyzing raster.pixel_proc.color_buffer write port 202.
  Analyzing raster.pixel_proc.color_buffer write port 203.
  Analyzing raster.pixel_proc.color_buffer write port 204.
  Analyzing raster.pixel_proc.color_buffer write port 205.
  Analyzing raster.pixel_proc.color_buffer write port 206.
  Analyzing raster.pixel_proc.color_buffer write port 207.
  Analyzing raster.pixel_proc.color_buffer write port 208.
  Analyzing raster.pixel_proc.color_buffer write port 209.
  Analyzing raster.pixel_proc.color_buffer write port 210.
  Analyzing raster.pixel_proc.color_buffer write port 211.
  Analyzing raster.pixel_proc.color_buffer write port 212.
  Analyzing raster.pixel_proc.color_buffer write port 213.
  Analyzing raster.pixel_proc.color_buffer write port 214.
  Analyzing raster.pixel_proc.color_buffer write port 215.
  Analyzing raster.pixel_proc.color_buffer write port 216.
  Analyzing raster.pixel_proc.color_buffer write port 217.
  Analyzing raster.pixel_proc.color_buffer write port 218.
  Analyzing raster.pixel_proc.color_buffer write port 219.
  Analyzing raster.pixel_proc.color_buffer write port 220.
  Analyzing raster.pixel_proc.color_buffer write port 221.
  Analyzing raster.pixel_proc.color_buffer write port 222.
  Analyzing raster.pixel_proc.color_buffer write port 223.
  Analyzing raster.pixel_proc.color_buffer write port 224.
  Analyzing raster.pixel_proc.color_buffer write port 225.
  Analyzing raster.pixel_proc.color_buffer write port 226.
  Analyzing raster.pixel_proc.color_buffer write port 227.
  Analyzing raster.pixel_proc.color_buffer write port 228.
  Analyzing raster.pixel_proc.color_buffer write port 229.
  Analyzing raster.pixel_proc.color_buffer write port 230.
  Analyzing raster.pixel_proc.color_buffer write port 231.
  Analyzing raster.pixel_proc.color_buffer write port 232.
  Analyzing raster.pixel_proc.color_buffer write port 233.
  Analyzing raster.pixel_proc.color_buffer write port 234.
  Analyzing raster.pixel_proc.color_buffer write port 235.
  Analyzing raster.pixel_proc.color_buffer write port 236.
  Analyzing raster.pixel_proc.color_buffer write port 237.
  Analyzing raster.pixel_proc.color_buffer write port 238.
  Analyzing raster.pixel_proc.color_buffer write port 239.
  Analyzing raster.pixel_proc.color_buffer write port 240.
  Analyzing raster.pixel_proc.color_buffer write port 241.
  Analyzing raster.pixel_proc.color_buffer write port 242.
  Analyzing raster.pixel_proc.color_buffer write port 243.
  Analyzing raster.pixel_proc.color_buffer write port 244.
  Analyzing raster.pixel_proc.color_buffer write port 245.
  Analyzing raster.pixel_proc.color_buffer write port 246.
  Analyzing raster.pixel_proc.color_buffer write port 247.
  Analyzing raster.pixel_proc.color_buffer write port 248.
  Analyzing raster.pixel_proc.color_buffer write port 249.
  Analyzing raster.pixel_proc.color_buffer write port 250.
  Analyzing raster.pixel_proc.color_buffer write port 251.
  Analyzing raster.pixel_proc.color_buffer write port 252.
  Analyzing raster.pixel_proc.color_buffer write port 253.
  Analyzing raster.pixel_proc.color_buffer write port 254.
  Analyzing raster.pixel_proc.color_buffer write port 255.
  Analyzing raster.pixel_proc.color_buffer write port 256.
  Analyzing raster.pixel_proc.color_buffer write port 257.
  Analyzing raster.pixel_proc.z_buffer write port 0.
  Analyzing raster.pixel_proc.z_buffer write port 1.
  Analyzing raster.pixel_proc.z_buffer write port 2.
  Analyzing raster.pixel_proc.z_buffer write port 3.
  Analyzing raster.pixel_proc.z_buffer write port 4.
  Analyzing raster.pixel_proc.z_buffer write port 5.
  Analyzing raster.pixel_proc.z_buffer write port 6.
  Analyzing raster.pixel_proc.z_buffer write port 7.
  Analyzing raster.pixel_proc.z_buffer write port 8.
  Analyzing raster.pixel_proc.z_buffer write port 9.
  Analyzing raster.pixel_proc.z_buffer write port 10.
  Analyzing raster.pixel_proc.z_buffer write port 11.
  Analyzing raster.pixel_proc.z_buffer write port 12.
  Analyzing raster.pixel_proc.z_buffer write port 13.
  Analyzing raster.pixel_proc.z_buffer write port 14.
  Analyzing raster.pixel_proc.z_buffer write port 15.
  Analyzing raster.pixel_proc.z_buffer write port 16.
  Analyzing raster.pixel_proc.z_buffer write port 17.
  Analyzing raster.pixel_proc.z_buffer write port 18.
  Analyzing raster.pixel_proc.z_buffer write port 19.
  Analyzing raster.pixel_proc.z_buffer write port 20.
  Analyzing raster.pixel_proc.z_buffer write port 21.
  Analyzing raster.pixel_proc.z_buffer write port 22.
  Analyzing raster.pixel_proc.z_buffer write port 23.
  Analyzing raster.pixel_proc.z_buffer write port 24.
  Analyzing raster.pixel_proc.z_buffer write port 25.
  Analyzing raster.pixel_proc.z_buffer write port 26.
  Analyzing raster.pixel_proc.z_buffer write port 27.
  Analyzing raster.pixel_proc.z_buffer write port 28.
  Analyzing raster.pixel_proc.z_buffer write port 29.
  Analyzing raster.pixel_proc.z_buffer write port 30.
  Analyzing raster.pixel_proc.z_buffer write port 31.
  Analyzing raster.pixel_proc.z_buffer write port 32.
  Analyzing raster.pixel_proc.z_buffer write port 33.
  Analyzing raster.pixel_proc.z_buffer write port 34.
  Analyzing raster.pixel_proc.z_buffer write port 35.
  Analyzing raster.pixel_proc.z_buffer write port 36.
  Analyzing raster.pixel_proc.z_buffer write port 37.
  Analyzing raster.pixel_proc.z_buffer write port 38.
  Analyzing raster.pixel_proc.z_buffer write port 39.
  Analyzing raster.pixel_proc.z_buffer write port 40.
  Analyzing raster.pixel_proc.z_buffer write port 41.
  Analyzing raster.pixel_proc.z_buffer write port 42.
  Analyzing raster.pixel_proc.z_buffer write port 43.
  Analyzing raster.pixel_proc.z_buffer write port 44.
  Analyzing raster.pixel_proc.z_buffer write port 45.
  Analyzing raster.pixel_proc.z_buffer write port 46.
  Analyzing raster.pixel_proc.z_buffer write port 47.
  Analyzing raster.pixel_proc.z_buffer write port 48.
  Analyzing raster.pixel_proc.z_buffer write port 49.
  Analyzing raster.pixel_proc.z_buffer write port 50.
  Analyzing raster.pixel_proc.z_buffer write port 51.
  Analyzing raster.pixel_proc.z_buffer write port 52.
  Analyzing raster.pixel_proc.z_buffer write port 53.
  Analyzing raster.pixel_proc.z_buffer write port 54.
  Analyzing raster.pixel_proc.z_buffer write port 55.
  Analyzing raster.pixel_proc.z_buffer write port 56.
  Analyzing raster.pixel_proc.z_buffer write port 57.
  Analyzing raster.pixel_proc.z_buffer write port 58.
  Analyzing raster.pixel_proc.z_buffer write port 59.
  Analyzing raster.pixel_proc.z_buffer write port 60.
  Analyzing raster.pixel_proc.z_buffer write port 61.
  Analyzing raster.pixel_proc.z_buffer write port 62.
  Analyzing raster.pixel_proc.z_buffer write port 63.
  Analyzing raster.pixel_proc.z_buffer write port 64.
  Analyzing raster.pixel_proc.z_buffer write port 65.
  Analyzing raster.pixel_proc.z_buffer write port 66.
  Analyzing raster.pixel_proc.z_buffer write port 67.
  Analyzing raster.pixel_proc.z_buffer write port 68.
  Analyzing raster.pixel_proc.z_buffer write port 69.
  Analyzing raster.pixel_proc.z_buffer write port 70.
  Analyzing raster.pixel_proc.z_buffer write port 71.
  Analyzing raster.pixel_proc.z_buffer write port 72.
  Analyzing raster.pixel_proc.z_buffer write port 73.
  Analyzing raster.pixel_proc.z_buffer write port 74.
  Analyzing raster.pixel_proc.z_buffer write port 75.
  Analyzing raster.pixel_proc.z_buffer write port 76.
  Analyzing raster.pixel_proc.z_buffer write port 77.
  Analyzing raster.pixel_proc.z_buffer write port 78.
  Analyzing raster.pixel_proc.z_buffer write port 79.
  Analyzing raster.pixel_proc.z_buffer write port 80.
  Analyzing raster.pixel_proc.z_buffer write port 81.
  Analyzing raster.pixel_proc.z_buffer write port 82.
  Analyzing raster.pixel_proc.z_buffer write port 83.
  Analyzing raster.pixel_proc.z_buffer write port 84.
  Analyzing raster.pixel_proc.z_buffer write port 85.
  Analyzing raster.pixel_proc.z_buffer write port 86.
  Analyzing raster.pixel_proc.z_buffer write port 87.
  Analyzing raster.pixel_proc.z_buffer write port 88.
  Analyzing raster.pixel_proc.z_buffer write port 89.
  Analyzing raster.pixel_proc.z_buffer write port 90.
  Analyzing raster.pixel_proc.z_buffer write port 91.
  Analyzing raster.pixel_proc.z_buffer write port 92.
  Analyzing raster.pixel_proc.z_buffer write port 93.
  Analyzing raster.pixel_proc.z_buffer write port 94.
  Analyzing raster.pixel_proc.z_buffer write port 95.
  Analyzing raster.pixel_proc.z_buffer write port 96.
  Analyzing raster.pixel_proc.z_buffer write port 97.
  Analyzing raster.pixel_proc.z_buffer write port 98.
  Analyzing raster.pixel_proc.z_buffer write port 99.
  Analyzing raster.pixel_proc.z_buffer write port 100.
  Analyzing raster.pixel_proc.z_buffer write port 101.
  Analyzing raster.pixel_proc.z_buffer write port 102.
  Analyzing raster.pixel_proc.z_buffer write port 103.
  Analyzing raster.pixel_proc.z_buffer write port 104.
  Analyzing raster.pixel_proc.z_buffer write port 105.
  Analyzing raster.pixel_proc.z_buffer write port 106.
  Analyzing raster.pixel_proc.z_buffer write port 107.
  Analyzing raster.pixel_proc.z_buffer write port 108.
  Analyzing raster.pixel_proc.z_buffer write port 109.
  Analyzing raster.pixel_proc.z_buffer write port 110.
  Analyzing raster.pixel_proc.z_buffer write port 111.
  Analyzing raster.pixel_proc.z_buffer write port 112.
  Analyzing raster.pixel_proc.z_buffer write port 113.
  Analyzing raster.pixel_proc.z_buffer write port 114.
  Analyzing raster.pixel_proc.z_buffer write port 115.
  Analyzing raster.pixel_proc.z_buffer write port 116.
  Analyzing raster.pixel_proc.z_buffer write port 117.
  Analyzing raster.pixel_proc.z_buffer write port 118.
  Analyzing raster.pixel_proc.z_buffer write port 119.
  Analyzing raster.pixel_proc.z_buffer write port 120.
  Analyzing raster.pixel_proc.z_buffer write port 121.
  Analyzing raster.pixel_proc.z_buffer write port 122.
  Analyzing raster.pixel_proc.z_buffer write port 123.
  Analyzing raster.pixel_proc.z_buffer write port 124.
  Analyzing raster.pixel_proc.z_buffer write port 125.
  Analyzing raster.pixel_proc.z_buffer write port 126.
  Analyzing raster.pixel_proc.z_buffer write port 127.
  Analyzing raster.pixel_proc.z_buffer write port 128.
  Analyzing raster.pixel_proc.z_buffer write port 129.
  Analyzing raster.pixel_proc.z_buffer write port 130.
  Analyzing raster.pixel_proc.z_buffer write port 131.
  Analyzing raster.pixel_proc.z_buffer write port 132.
  Analyzing raster.pixel_proc.z_buffer write port 133.
  Analyzing raster.pixel_proc.z_buffer write port 134.
  Analyzing raster.pixel_proc.z_buffer write port 135.
  Analyzing raster.pixel_proc.z_buffer write port 136.
  Analyzing raster.pixel_proc.z_buffer write port 137.
  Analyzing raster.pixel_proc.z_buffer write port 138.
  Analyzing raster.pixel_proc.z_buffer write port 139.
  Analyzing raster.pixel_proc.z_buffer write port 140.
  Analyzing raster.pixel_proc.z_buffer write port 141.
  Analyzing raster.pixel_proc.z_buffer write port 142.
  Analyzing raster.pixel_proc.z_buffer write port 143.
  Analyzing raster.pixel_proc.z_buffer write port 144.
  Analyzing raster.pixel_proc.z_buffer write port 145.
  Analyzing raster.pixel_proc.z_buffer write port 146.
  Analyzing raster.pixel_proc.z_buffer write port 147.
  Analyzing raster.pixel_proc.z_buffer write port 148.
  Analyzing raster.pixel_proc.z_buffer write port 149.
  Analyzing raster.pixel_proc.z_buffer write port 150.
  Analyzing raster.pixel_proc.z_buffer write port 151.
  Analyzing raster.pixel_proc.z_buffer write port 152.
  Analyzing raster.pixel_proc.z_buffer write port 153.
  Analyzing raster.pixel_proc.z_buffer write port 154.
  Analyzing raster.pixel_proc.z_buffer write port 155.
  Analyzing raster.pixel_proc.z_buffer write port 156.
  Analyzing raster.pixel_proc.z_buffer write port 157.
  Analyzing raster.pixel_proc.z_buffer write port 158.
  Analyzing raster.pixel_proc.z_buffer write port 159.
  Analyzing raster.pixel_proc.z_buffer write port 160.
  Analyzing raster.pixel_proc.z_buffer write port 161.
  Analyzing raster.pixel_proc.z_buffer write port 162.
  Analyzing raster.pixel_proc.z_buffer write port 163.
  Analyzing raster.pixel_proc.z_buffer write port 164.
  Analyzing raster.pixel_proc.z_buffer write port 165.
  Analyzing raster.pixel_proc.z_buffer write port 166.
  Analyzing raster.pixel_proc.z_buffer write port 167.
  Analyzing raster.pixel_proc.z_buffer write port 168.
  Analyzing raster.pixel_proc.z_buffer write port 169.
  Analyzing raster.pixel_proc.z_buffer write port 170.
  Analyzing raster.pixel_proc.z_buffer write port 171.
  Analyzing raster.pixel_proc.z_buffer write port 172.
  Analyzing raster.pixel_proc.z_buffer write port 173.
  Analyzing raster.pixel_proc.z_buffer write port 174.
  Analyzing raster.pixel_proc.z_buffer write port 175.
  Analyzing raster.pixel_proc.z_buffer write port 176.
  Analyzing raster.pixel_proc.z_buffer write port 177.
  Analyzing raster.pixel_proc.z_buffer write port 178.
  Analyzing raster.pixel_proc.z_buffer write port 179.
  Analyzing raster.pixel_proc.z_buffer write port 180.
  Analyzing raster.pixel_proc.z_buffer write port 181.
  Analyzing raster.pixel_proc.z_buffer write port 182.
  Analyzing raster.pixel_proc.z_buffer write port 183.
  Analyzing raster.pixel_proc.z_buffer write port 184.
  Analyzing raster.pixel_proc.z_buffer write port 185.
  Analyzing raster.pixel_proc.z_buffer write port 186.
  Analyzing raster.pixel_proc.z_buffer write port 187.
  Analyzing raster.pixel_proc.z_buffer write port 188.
  Analyzing raster.pixel_proc.z_buffer write port 189.
  Analyzing raster.pixel_proc.z_buffer write port 190.
  Analyzing raster.pixel_proc.z_buffer write port 191.
  Analyzing raster.pixel_proc.z_buffer write port 192.
  Analyzing raster.pixel_proc.z_buffer write port 193.
  Analyzing raster.pixel_proc.z_buffer write port 194.
  Analyzing raster.pixel_proc.z_buffer write port 195.
  Analyzing raster.pixel_proc.z_buffer write port 196.
  Analyzing raster.pixel_proc.z_buffer write port 197.
  Analyzing raster.pixel_proc.z_buffer write port 198.
  Analyzing raster.pixel_proc.z_buffer write port 199.
  Analyzing raster.pixel_proc.z_buffer write port 200.
  Analyzing raster.pixel_proc.z_buffer write port 201.
  Analyzing raster.pixel_proc.z_buffer write port 202.
  Analyzing raster.pixel_proc.z_buffer write port 203.
  Analyzing raster.pixel_proc.z_buffer write port 204.
  Analyzing raster.pixel_proc.z_buffer write port 205.
  Analyzing raster.pixel_proc.z_buffer write port 206.
  Analyzing raster.pixel_proc.z_buffer write port 207.
  Analyzing raster.pixel_proc.z_buffer write port 208.
  Analyzing raster.pixel_proc.z_buffer write port 209.
  Analyzing raster.pixel_proc.z_buffer write port 210.
  Analyzing raster.pixel_proc.z_buffer write port 211.
  Analyzing raster.pixel_proc.z_buffer write port 212.
  Analyzing raster.pixel_proc.z_buffer write port 213.
  Analyzing raster.pixel_proc.z_buffer write port 214.
  Analyzing raster.pixel_proc.z_buffer write port 215.
  Analyzing raster.pixel_proc.z_buffer write port 216.
  Analyzing raster.pixel_proc.z_buffer write port 217.
  Analyzing raster.pixel_proc.z_buffer write port 218.
  Analyzing raster.pixel_proc.z_buffer write port 219.
  Analyzing raster.pixel_proc.z_buffer write port 220.
  Analyzing raster.pixel_proc.z_buffer write port 221.
  Analyzing raster.pixel_proc.z_buffer write port 222.
  Analyzing raster.pixel_proc.z_buffer write port 223.
  Analyzing raster.pixel_proc.z_buffer write port 224.
  Analyzing raster.pixel_proc.z_buffer write port 225.
  Analyzing raster.pixel_proc.z_buffer write port 226.
  Analyzing raster.pixel_proc.z_buffer write port 227.
  Analyzing raster.pixel_proc.z_buffer write port 228.
  Analyzing raster.pixel_proc.z_buffer write port 229.
  Analyzing raster.pixel_proc.z_buffer write port 230.
  Analyzing raster.pixel_proc.z_buffer write port 231.
  Analyzing raster.pixel_proc.z_buffer write port 232.
  Analyzing raster.pixel_proc.z_buffer write port 233.
  Analyzing raster.pixel_proc.z_buffer write port 234.
  Analyzing raster.pixel_proc.z_buffer write port 235.
  Analyzing raster.pixel_proc.z_buffer write port 236.
  Analyzing raster.pixel_proc.z_buffer write port 237.
  Analyzing raster.pixel_proc.z_buffer write port 238.
  Analyzing raster.pixel_proc.z_buffer write port 239.
  Analyzing raster.pixel_proc.z_buffer write port 240.
  Analyzing raster.pixel_proc.z_buffer write port 241.
  Analyzing raster.pixel_proc.z_buffer write port 242.
  Analyzing raster.pixel_proc.z_buffer write port 243.
  Analyzing raster.pixel_proc.z_buffer write port 244.
  Analyzing raster.pixel_proc.z_buffer write port 245.
  Analyzing raster.pixel_proc.z_buffer write port 246.
  Analyzing raster.pixel_proc.z_buffer write port 247.
  Analyzing raster.pixel_proc.z_buffer write port 248.
  Analyzing raster.pixel_proc.z_buffer write port 249.
  Analyzing raster.pixel_proc.z_buffer write port 250.
  Analyzing raster.pixel_proc.z_buffer write port 251.
  Analyzing raster.pixel_proc.z_buffer write port 252.
  Analyzing raster.pixel_proc.z_buffer write port 253.
  Analyzing raster.pixel_proc.z_buffer write port 254.
  Analyzing raster.pixel_proc.z_buffer write port 255.
  Analyzing raster.pixel_proc.z_buffer write port 256.
  Analyzing raster.pixel_proc.z_buffer write port 257.

85.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

85.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\axel_f.buffer'[0] in module `\raster': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\axel_f.buffer'[1] in module `\raster': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\pixel_proc.color_buffer'[0] in module `\raster': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: don't care on collision.
    Write port 2: don't care on collision.
    Write port 3: don't care on collision.
    Write port 4: don't care on collision.
    Write port 5: don't care on collision.
    Write port 6: don't care on collision.
    Write port 7: don't care on collision.
    Write port 8: don't care on collision.
    Write port 9: don't care on collision.
    Write port 10: don't care on collision.
    Write port 11: don't care on collision.
    Write port 12: don't care on collision.
    Write port 13: don't care on collision.
    Write port 14: don't care on collision.
    Write port 15: don't care on collision.
    Write port 16: don't care on collision.
    Write port 17: don't care on collision.
    Write port 18: don't care on collision.
    Write port 19: don't care on collision.
    Write port 20: don't care on collision.
    Write port 21: don't care on collision.
    Write port 22: don't care on collision.
    Write port 23: don't care on collision.
    Write port 24: don't care on collision.
    Write port 25: don't care on collision.
    Write port 26: don't care on collision.
    Write port 27: don't care on collision.
    Write port 28: don't care on collision.
    Write port 29: don't care on collision.
    Write port 30: don't care on collision.
    Write port 31: don't care on collision.
    Write port 32: don't care on collision.
    Write port 33: don't care on collision.
    Write port 34: don't care on collision.
    Write port 35: don't care on collision.
    Write port 36: don't care on collision.
    Write port 37: don't care on collision.
    Write port 38: don't care on collision.
    Write port 39: don't care on collision.
    Write port 40: don't care on collision.
    Write port 41: don't care on collision.
    Write port 42: don't care on collision.
    Write port 43: don't care on collision.
    Write port 44: don't care on collision.
    Write port 45: don't care on collision.
    Write port 46: don't care on collision.
    Write port 47: don't care on collision.
    Write port 48: don't care on collision.
    Write port 49: don't care on collision.
    Write port 50: don't care on collision.
    Write port 51: don't care on collision.
    Write port 52: don't care on collision.
    Write port 53: don't care on collision.
    Write port 54: don't care on collision.
    Write port 55: don't care on collision.
    Write port 56: don't care on collision.
    Write port 57: don't care on collision.
    Write port 58: don't care on collision.
    Write port 59: don't care on collision.
    Write port 60: don't care on collision.
    Write port 61: don't care on collision.
    Write port 62: don't care on collision.
    Write port 63: don't care on collision.
    Write port 64: don't care on collision.
    Write port 65: don't care on collision.
    Write port 66: don't care on collision.
    Write port 67: don't care on collision.
    Write port 68: don't care on collision.
    Write port 69: don't care on collision.
    Write port 70: don't care on collision.
    Write port 71: don't care on collision.
    Write port 72: don't care on collision.
    Write port 73: don't care on collision.
    Write port 74: don't care on collision.
    Write port 75: don't care on collision.
    Write port 76: don't care on collision.
    Write port 77: don't care on collision.
    Write port 78: don't care on collision.
    Write port 79: don't care on collision.
    Write port 80: don't care on collision.
    Write port 81: don't care on collision.
    Write port 82: don't care on collision.
    Write port 83: don't care on collision.
    Write port 84: don't care on collision.
    Write port 85: don't care on collision.
    Write port 86: don't care on collision.
    Write port 87: don't care on collision.
    Write port 88: don't care on collision.
    Write port 89: don't care on collision.
    Write port 90: don't care on collision.
    Write port 91: don't care on collision.
    Write port 92: don't care on collision.
    Write port 93: don't care on collision.
    Write port 94: don't care on collision.
    Write port 95: don't care on collision.
    Write port 96: don't care on collision.
    Write port 97: don't care on collision.
    Write port 98: don't care on collision.
    Write port 99: don't care on collision.
    Write port 100: don't care on collision.
    Write port 101: don't care on collision.
    Write port 102: don't care on collision.
    Write port 103: don't care on collision.
    Write port 104: don't care on collision.
    Write port 105: don't care on collision.
    Write port 106: don't care on collision.
    Write port 107: don't care on collision.
    Write port 108: don't care on collision.
    Write port 109: don't care on collision.
    Write port 110: don't care on collision.
    Write port 111: don't care on collision.
    Write port 112: don't care on collision.
    Write port 113: don't care on collision.
    Write port 114: don't care on collision.
    Write port 115: don't care on collision.
    Write port 116: don't care on collision.
    Write port 117: don't care on collision.
    Write port 118: don't care on collision.
    Write port 119: don't care on collision.
    Write port 120: don't care on collision.
    Write port 121: don't care on collision.
    Write port 122: don't care on collision.
    Write port 123: don't care on collision.
    Write port 124: don't care on collision.
    Write port 125: don't care on collision.
    Write port 126: don't care on collision.
    Write port 127: don't care on collision.
    Write port 128: don't care on collision.
    Write port 129: don't care on collision.
    Write port 130: don't care on collision.
    Write port 131: don't care on collision.
    Write port 132: don't care on collision.
    Write port 133: don't care on collision.
    Write port 134: don't care on collision.
    Write port 135: don't care on collision.
    Write port 136: don't care on collision.
    Write port 137: don't care on collision.
    Write port 138: don't care on collision.
    Write port 139: don't care on collision.
    Write port 140: don't care on collision.
    Write port 141: don't care on collision.
    Write port 142: don't care on collision.
    Write port 143: don't care on collision.
    Write port 144: don't care on collision.
    Write port 145: don't care on collision.
    Write port 146: don't care on collision.
    Write port 147: don't care on collision.
    Write port 148: don't care on collision.
    Write port 149: don't care on collision.
    Write port 150: don't care on collision.
    Write port 151: don't care on collision.
    Write port 152: don't care on collision.
    Write port 153: don't care on collision.
    Write port 154: don't care on collision.
    Write port 155: don't care on collision.
    Write port 156: don't care on collision.
    Write port 157: don't care on collision.
    Write port 158: don't care on collision.
    Write port 159: don't care on collision.
    Write port 160: don't care on collision.
    Write port 161: don't care on collision.
    Write port 162: don't care on collision.
    Write port 163: don't care on collision.
    Write port 164: don't care on collision.
    Write port 165: don't care on collision.
    Write port 166: don't care on collision.
    Write port 167: don't care on collision.
    Write port 168: don't care on collision.
    Write port 169: don't care on collision.
    Write port 170: don't care on collision.
    Write port 171: don't care on collision.
    Write port 172: don't care on collision.
    Write port 173: don't care on collision.
    Write port 174: don't care on collision.
    Write port 175: don't care on collision.
    Write port 176: don't care on collision.
    Write port 177: don't care on collision.
    Write port 178: don't care on collision.
    Write port 179: don't care on collision.
    Write port 180: don't care on collision.
    Write port 181: don't care on collision.
    Write port 182: don't care on collision.
    Write port 183: don't care on collision.
    Write port 184: don't care on collision.
    Write port 185: don't care on collision.
    Write port 186: don't care on collision.
    Write port 187: don't care on collision.
    Write port 188: don't care on collision.
    Write port 189: don't care on collision.
    Write port 190: don't care on collision.
    Write port 191: don't care on collision.
    Write port 192: don't care on collision.
    Write port 193: don't care on collision.
    Write port 194: don't care on collision.
    Write port 195: don't care on collision.
    Write port 196: don't care on collision.
    Write port 197: don't care on collision.
    Write port 198: don't care on collision.
    Write port 199: don't care on collision.
    Write port 200: don't care on collision.
    Write port 201: don't care on collision.
    Write port 202: don't care on collision.
    Write port 203: don't care on collision.
    Write port 204: don't care on collision.
    Write port 205: don't care on collision.
    Write port 206: don't care on collision.
    Write port 207: don't care on collision.
    Write port 208: don't care on collision.
    Write port 209: don't care on collision.
    Write port 210: don't care on collision.
    Write port 211: don't care on collision.
    Write port 212: don't care on collision.
    Write port 213: don't care on collision.
    Write port 214: don't care on collision.
    Write port 215: don't care on collision.
    Write port 216: don't care on collision.
    Write port 217: don't care on collision.
    Write port 218: don't care on collision.
    Write port 219: don't care on collision.
    Write port 220: don't care on collision.
    Write port 221: don't care on collision.
    Write port 222: don't care on collision.
    Write port 223: don't care on collision.
    Write port 224: don't care on collision.
    Write port 225: don't care on collision.
    Write port 226: don't care on collision.
    Write port 227: don't care on collision.
    Write port 228: don't care on collision.
    Write port 229: don't care on collision.
    Write port 230: don't care on collision.
    Write port 231: don't care on collision.
    Write port 232: don't care on collision.
    Write port 233: don't care on collision.
    Write port 234: don't care on collision.
    Write port 235: don't care on collision.
    Write port 236: don't care on collision.
    Write port 237: don't care on collision.
    Write port 238: don't care on collision.
    Write port 239: don't care on collision.
    Write port 240: don't care on collision.
    Write port 241: don't care on collision.
    Write port 242: don't care on collision.
    Write port 243: don't care on collision.
    Write port 244: don't care on collision.
    Write port 245: don't care on collision.
    Write port 246: don't care on collision.
    Write port 247: don't care on collision.
    Write port 248: don't care on collision.
    Write port 249: don't care on collision.
    Write port 250: don't care on collision.
    Write port 251: don't care on collision.
    Write port 252: don't care on collision.
    Write port 253: don't care on collision.
    Write port 254: don't care on collision.
    Write port 255: don't care on collision.
    Write port 256: don't care on collision.
    Write port 257: non-transparent.
Checking read port `\pixel_proc.z_buffer'[0] in module `\raster': no output FF found.
Checking read port address `\axel_f.buffer'[0] in module `\raster': no address FF found.
Checking read port address `\axel_f.buffer'[1] in module `\raster': no address FF found.
Checking read port address `\pixel_proc.z_buffer'[0] in module `\raster': merged address FF to cell.

85.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 1 unused cells and 9 unused wires.
<suppressed ~2 debug messages>

85.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory raster.axel_f.buffer by address:
Consolidating write ports of memory raster.pixel_proc.color_buffer by address:
  Merging ports 0, 1 (address 8'00000000).
  Merging ports 0, 2 (address 8'00000000).
  Merging ports 0, 3 (address 8'00000000).
  Merging ports 0, 4 (address 8'00000000).
  Merging ports 0, 5 (address 8'00000000).
  Merging ports 0, 6 (address 8'00000000).
  Merging ports 0, 7 (address 8'00000000).
  Merging ports 0, 8 (address 8'00000000).
  Merging ports 0, 9 (address 8'00000000).
  Merging ports 0, 10 (address 8'00000000).
  Merging ports 0, 11 (address 8'00000000).
  Merging ports 0, 12 (address 8'00000000).
  Merging ports 0, 13 (address 8'00000000).
  Merging ports 0, 14 (address 8'00000000).
  Merging ports 0, 15 (address 8'00000000).
  Merging ports 0, 16 (address 8'00000000).
  Merging ports 0, 17 (address 8'00000000).
  Merging ports 0, 18 (address 8'00000000).
  Merging ports 0, 19 (address 8'00000000).
  Merging ports 0, 20 (address 8'00000000).
  Merging ports 0, 21 (address 8'00000000).
  Merging ports 0, 22 (address 8'00000000).
  Merging ports 0, 23 (address 8'00000000).
  Merging ports 0, 24 (address 8'00000000).
  Merging ports 0, 25 (address 8'00000000).
  Merging ports 0, 26 (address 8'00000000).
  Merging ports 0, 27 (address 8'00000000).
  Merging ports 0, 28 (address 8'00000000).
  Merging ports 0, 29 (address 8'00000000).
  Merging ports 0, 30 (address 8'00000000).
  Merging ports 0, 31 (address 8'00000000).
  Merging ports 0, 32 (address 8'00000000).
  Merging ports 0, 33 (address 8'00000000).
  Merging ports 0, 34 (address 8'00000000).
  Merging ports 0, 35 (address 8'00000000).
  Merging ports 0, 36 (address 8'00000000).
  Merging ports 0, 37 (address 8'00000000).
  Merging ports 0, 38 (address 8'00000000).
  Merging ports 0, 39 (address 8'00000000).
  Merging ports 0, 40 (address 8'00000000).
  Merging ports 0, 41 (address 8'00000000).
  Merging ports 0, 42 (address 8'00000000).
  Merging ports 0, 43 (address 8'00000000).
  Merging ports 0, 44 (address 8'00000000).
  Merging ports 0, 45 (address 8'00000000).
  Merging ports 0, 46 (address 8'00000000).
  Merging ports 0, 47 (address 8'00000000).
  Merging ports 0, 48 (address 8'00000000).
  Merging ports 0, 49 (address 8'00000000).
  Merging ports 0, 50 (address 8'00000000).
  Merging ports 0, 51 (address 8'00000000).
  Merging ports 0, 52 (address 8'00000000).
  Merging ports 0, 53 (address 8'00000000).
  Merging ports 0, 54 (address 8'00000000).
  Merging ports 0, 55 (address 8'00000000).
  Merging ports 0, 56 (address 8'00000000).
  Merging ports 0, 57 (address 8'00000000).
  Merging ports 0, 58 (address 8'00000000).
  Merging ports 0, 59 (address 8'00000000).
  Merging ports 0, 60 (address 8'00000000).
  Merging ports 0, 61 (address 8'00000000).
  Merging ports 0, 62 (address 8'00000000).
  Merging ports 0, 63 (address 8'00000000).
  Merging ports 0, 64 (address 8'00000000).
  Merging ports 0, 65 (address 8'00000000).
  Merging ports 0, 66 (address 8'00000000).
  Merging ports 0, 67 (address 8'00000000).
  Merging ports 0, 68 (address 8'00000000).
  Merging ports 0, 69 (address 8'00000000).
  Merging ports 0, 70 (address 8'00000000).
  Merging ports 0, 71 (address 8'00000000).
  Merging ports 0, 72 (address 8'00000000).
  Merging ports 0, 73 (address 8'00000000).
  Merging ports 0, 74 (address 8'00000000).
  Merging ports 0, 75 (address 8'00000000).
  Merging ports 0, 76 (address 8'00000000).
  Merging ports 0, 77 (address 8'00000000).
  Merging ports 0, 78 (address 8'00000000).
  Merging ports 0, 79 (address 8'00000000).
  Merging ports 0, 80 (address 8'00000000).
  Merging ports 0, 81 (address 8'00000000).
  Merging ports 0, 82 (address 8'00000000).
  Merging ports 0, 83 (address 8'00000000).
  Merging ports 0, 84 (address 8'00000000).
  Merging ports 0, 85 (address 8'00000000).
  Merging ports 0, 86 (address 8'00000000).
  Merging ports 0, 87 (address 8'00000000).
  Merging ports 0, 88 (address 8'00000000).
  Merging ports 0, 89 (address 8'00000000).
  Merging ports 0, 90 (address 8'00000000).
  Merging ports 0, 91 (address 8'00000000).
  Merging ports 0, 92 (address 8'00000000).
  Merging ports 0, 93 (address 8'00000000).
  Merging ports 0, 94 (address 8'00000000).
  Merging ports 0, 95 (address 8'00000000).
  Merging ports 0, 96 (address 8'00000000).
  Merging ports 0, 97 (address 8'00000000).
  Merging ports 0, 98 (address 8'00000000).
  Merging ports 0, 99 (address 8'00000000).
  Merging ports 0, 100 (address 8'00000000).
  Merging ports 0, 101 (address 8'00000000).
  Merging ports 0, 102 (address 8'00000000).
  Merging ports 0, 103 (address 8'00000000).
  Merging ports 0, 104 (address 8'00000000).
  Merging ports 0, 105 (address 8'00000000).
  Merging ports 0, 106 (address 8'00000000).
  Merging ports 0, 107 (address 8'00000000).
  Merging ports 0, 108 (address 8'00000000).
  Merging ports 0, 109 (address 8'00000000).
  Merging ports 0, 110 (address 8'00000000).
  Merging ports 0, 111 (address 8'00000000).
  Merging ports 0, 112 (address 8'00000000).
  Merging ports 0, 113 (address 8'00000000).
  Merging ports 0, 114 (address 8'00000000).
  Merging ports 0, 115 (address 8'00000000).
  Merging ports 0, 116 (address 8'00000000).
  Merging ports 0, 117 (address 8'00000000).
  Merging ports 0, 118 (address 8'00000000).
  Merging ports 0, 119 (address 8'00000000).
  Merging ports 0, 120 (address 8'00000000).
  Merging ports 0, 121 (address 8'00000000).
  Merging ports 0, 122 (address 8'00000000).
  Merging ports 0, 123 (address 8'00000000).
  Merging ports 0, 124 (address 8'00000000).
  Merging ports 0, 125 (address 8'00000000).
  Merging ports 0, 126 (address 8'00000000).
  Merging ports 0, 127 (address 8'00000000).
  Merging ports 0, 128 (address 8'00000000).
  Merging ports 130, 131 (address 8'10000010).
  Merging ports 132, 133 (address 8'10000100).
  Merging ports 132, 134 (address 8'10000100).
  Merging ports 132, 135 (address 8'10000100).
  Merging ports 136, 137 (address 8'10001000).
  Merging ports 136, 138 (address 8'10001000).
  Merging ports 136, 139 (address 8'10001000).
  Merging ports 136, 140 (address 8'10001000).
  Merging ports 136, 141 (address 8'10001000).
  Merging ports 136, 142 (address 8'10001000).
  Merging ports 136, 143 (address 8'10001000).
  Merging ports 144, 145 (address 8'10010000).
  Merging ports 144, 146 (address 8'10010000).
  Merging ports 144, 147 (address 8'10010000).
  Merging ports 144, 148 (address 8'10010000).
  Merging ports 144, 149 (address 8'10010000).
  Merging ports 144, 150 (address 8'10010000).
  Merging ports 144, 151 (address 8'10010000).
  Merging ports 144, 152 (address 8'10010000).
  Merging ports 144, 153 (address 8'10010000).
  Merging ports 144, 154 (address 8'10010000).
  Merging ports 144, 155 (address 8'10010000).
  Merging ports 144, 156 (address 8'10010000).
  Merging ports 144, 157 (address 8'10010000).
  Merging ports 144, 158 (address 8'10010000).
  Merging ports 144, 159 (address 8'10010000).
  Merging ports 160, 161 (address 8'10100000).
  Merging ports 160, 162 (address 8'10100000).
  Merging ports 160, 163 (address 8'10100000).
  Merging ports 160, 164 (address 8'10100000).
  Merging ports 160, 165 (address 8'10100000).
  Merging ports 160, 166 (address 8'10100000).
  Merging ports 160, 167 (address 8'10100000).
  Merging ports 160, 168 (address 8'10100000).
  Merging ports 160, 169 (address 8'10100000).
  Merging ports 160, 170 (address 8'10100000).
  Merging ports 160, 171 (address 8'10100000).
  Merging ports 160, 172 (address 8'10100000).
  Merging ports 160, 173 (address 8'10100000).
  Merging ports 160, 174 (address 8'10100000).
  Merging ports 160, 175 (address 8'10100000).
  Merging ports 160, 176 (address 8'10100000).
  Merging ports 160, 177 (address 8'10100000).
  Merging ports 160, 178 (address 8'10100000).
  Merging ports 160, 179 (address 8'10100000).
  Merging ports 160, 180 (address 8'10100000).
  Merging ports 160, 181 (address 8'10100000).
  Merging ports 160, 182 (address 8'10100000).
  Merging ports 160, 183 (address 8'10100000).
  Merging ports 160, 184 (address 8'10100000).
  Merging ports 160, 185 (address 8'10100000).
  Merging ports 160, 186 (address 8'10100000).
  Merging ports 160, 187 (address 8'10100000).
  Merging ports 160, 188 (address 8'10100000).
  Merging ports 160, 189 (address 8'10100000).
  Merging ports 160, 190 (address 8'10100000).
  Merging ports 160, 191 (address 8'10100000).
  Merging ports 192, 193 (address 8'11000000).
  Merging ports 192, 194 (address 8'11000000).
  Merging ports 192, 195 (address 8'11000000).
  Merging ports 192, 196 (address 8'11000000).
  Merging ports 192, 197 (address 8'11000000).
  Merging ports 192, 198 (address 8'11000000).
  Merging ports 192, 199 (address 8'11000000).
  Merging ports 192, 200 (address 8'11000000).
  Merging ports 192, 201 (address 8'11000000).
  Merging ports 192, 202 (address 8'11000000).
  Merging ports 192, 203 (address 8'11000000).
  Merging ports 192, 204 (address 8'11000000).
  Merging ports 192, 205 (address 8'11000000).
  Merging ports 192, 206 (address 8'11000000).
  Merging ports 192, 207 (address 8'11000000).
  Merging ports 192, 208 (address 8'11000000).
  Merging ports 192, 209 (address 8'11000000).
  Merging ports 192, 210 (address 8'11000000).
  Merging ports 192, 211 (address 8'11000000).
  Merging ports 192, 212 (address 8'11000000).
  Merging ports 192, 213 (address 8'11000000).
  Merging ports 192, 214 (address 8'11000000).
  Merging ports 192, 215 (address 8'11000000).
  Merging ports 192, 216 (address 8'11000000).
  Merging ports 192, 217 (address 8'11000000).
  Merging ports 192, 218 (address 8'11000000).
  Merging ports 192, 219 (address 8'11000000).
  Merging ports 192, 220 (address 8'11000000).
  Merging ports 192, 221 (address 8'11000000).
  Merging ports 192, 222 (address 8'11000000).
  Merging ports 192, 223 (address 8'11000000).
  Merging ports 192, 224 (address 8'11000000).
  Merging ports 192, 225 (address 8'11000000).
  Merging ports 192, 226 (address 8'11000000).
  Merging ports 192, 227 (address 8'11000000).
  Merging ports 192, 228 (address 8'11000000).
  Merging ports 192, 229 (address 8'11000000).
  Merging ports 192, 230 (address 8'11000000).
  Merging ports 192, 231 (address 8'11000000).
  Merging ports 192, 232 (address 8'11000000).
  Merging ports 192, 233 (address 8'11000000).
  Merging ports 192, 234 (address 8'11000000).
  Merging ports 192, 235 (address 8'11000000).
  Merging ports 192, 236 (address 8'11000000).
  Merging ports 192, 237 (address 8'11000000).
  Merging ports 192, 238 (address 8'11000000).
  Merging ports 192, 239 (address 8'11000000).
  Merging ports 192, 240 (address 8'11000000).
  Merging ports 192, 241 (address 8'11000000).
  Merging ports 192, 242 (address 8'11000000).
  Merging ports 192, 243 (address 8'11000000).
  Merging ports 192, 244 (address 8'11000000).
  Merging ports 192, 245 (address 8'11000000).
  Merging ports 192, 246 (address 8'11000000).
  Merging ports 192, 247 (address 8'11000000).
  Merging ports 192, 248 (address 8'11000000).
  Merging ports 192, 249 (address 8'11000000).
  Merging ports 192, 250 (address 8'11000000).
  Merging ports 192, 251 (address 8'11000000).
  Merging ports 192, 252 (address 8'11000000).
  Merging ports 192, 253 (address 8'11000000).
  Merging ports 192, 254 (address 8'11000000).
  Merging ports 192, 255 (address 8'11000000).
Consolidating write ports of memory raster.pixel_proc.color_buffer by address:
  Merging ports 1, 2 (address 8'10000001).
  Merging ports 1, 3 (address 8'10000000).
  Merging ports 1, 4 (address 8'10000000).
  Merging ports 1, 5 (address 8'10000000).
  Merging ports 1, 6 (address 8'10000000).
  Merging ports 1, 7 (address 8'10000000).
Consolidating write ports of memory raster.pixel_proc.color_buffer by address:
Consolidating write ports of memory raster.pixel_proc.z_buffer by address:
  Merging ports 0, 1 (address 8'00000000).
  Merging ports 0, 2 (address 8'00000000).
  Merging ports 0, 3 (address 8'00000000).
  Merging ports 0, 4 (address 8'00000000).
  Merging ports 0, 5 (address 8'00000000).
  Merging ports 0, 6 (address 8'00000000).
  Merging ports 0, 7 (address 8'00000000).
  Merging ports 0, 8 (address 8'00000000).
  Merging ports 0, 9 (address 8'00000000).
  Merging ports 0, 10 (address 8'00000000).
  Merging ports 0, 11 (address 8'00000000).
  Merging ports 0, 12 (address 8'00000000).
  Merging ports 0, 13 (address 8'00000000).
  Merging ports 0, 14 (address 8'00000000).
  Merging ports 0, 15 (address 8'00000000).
  Merging ports 0, 16 (address 8'00000000).
  Merging ports 0, 17 (address 8'00000000).
  Merging ports 0, 18 (address 8'00000000).
  Merging ports 0, 19 (address 8'00000000).
  Merging ports 0, 20 (address 8'00000000).
  Merging ports 0, 21 (address 8'00000000).
  Merging ports 0, 22 (address 8'00000000).
  Merging ports 0, 23 (address 8'00000000).
  Merging ports 0, 24 (address 8'00000000).
  Merging ports 0, 25 (address 8'00000000).
  Merging ports 0, 26 (address 8'00000000).
  Merging ports 0, 27 (address 8'00000000).
  Merging ports 0, 28 (address 8'00000000).
  Merging ports 0, 29 (address 8'00000000).
  Merging ports 0, 30 (address 8'00000000).
  Merging ports 0, 31 (address 8'00000000).
  Merging ports 0, 32 (address 8'00000000).
  Merging ports 0, 33 (address 8'00000000).
  Merging ports 0, 34 (address 8'00000000).
  Merging ports 0, 35 (address 8'00000000).
  Merging ports 0, 36 (address 8'00000000).
  Merging ports 0, 37 (address 8'00000000).
  Merging ports 0, 38 (address 8'00000000).
  Merging ports 0, 39 (address 8'00000000).
  Merging ports 0, 40 (address 8'00000000).
  Merging ports 0, 41 (address 8'00000000).
  Merging ports 0, 42 (address 8'00000000).
  Merging ports 0, 43 (address 8'00000000).
  Merging ports 0, 44 (address 8'00000000).
  Merging ports 0, 45 (address 8'00000000).
  Merging ports 0, 46 (address 8'00000000).
  Merging ports 0, 47 (address 8'00000000).
  Merging ports 0, 48 (address 8'00000000).
  Merging ports 0, 49 (address 8'00000000).
  Merging ports 0, 50 (address 8'00000000).
  Merging ports 0, 51 (address 8'00000000).
  Merging ports 0, 52 (address 8'00000000).
  Merging ports 0, 53 (address 8'00000000).
  Merging ports 0, 54 (address 8'00000000).
  Merging ports 0, 55 (address 8'00000000).
  Merging ports 0, 56 (address 8'00000000).
  Merging ports 0, 57 (address 8'00000000).
  Merging ports 0, 58 (address 8'00000000).
  Merging ports 0, 59 (address 8'00000000).
  Merging ports 0, 60 (address 8'00000000).
  Merging ports 0, 61 (address 8'00000000).
  Merging ports 0, 62 (address 8'00000000).
  Merging ports 0, 63 (address 8'00000000).
  Merging ports 0, 64 (address 8'00000000).
  Merging ports 0, 65 (address 8'00000000).
  Merging ports 0, 66 (address 8'00000000).
  Merging ports 0, 67 (address 8'00000000).
  Merging ports 0, 68 (address 8'00000000).
  Merging ports 0, 69 (address 8'00000000).
  Merging ports 0, 70 (address 8'00000000).
  Merging ports 0, 71 (address 8'00000000).
  Merging ports 0, 72 (address 8'00000000).
  Merging ports 0, 73 (address 8'00000000).
  Merging ports 0, 74 (address 8'00000000).
  Merging ports 0, 75 (address 8'00000000).
  Merging ports 0, 76 (address 8'00000000).
  Merging ports 0, 77 (address 8'00000000).
  Merging ports 0, 78 (address 8'00000000).
  Merging ports 0, 79 (address 8'00000000).
  Merging ports 0, 80 (address 8'00000000).
  Merging ports 0, 81 (address 8'00000000).
  Merging ports 0, 82 (address 8'00000000).
  Merging ports 0, 83 (address 8'00000000).
  Merging ports 0, 84 (address 8'00000000).
  Merging ports 0, 85 (address 8'00000000).
  Merging ports 0, 86 (address 8'00000000).
  Merging ports 0, 87 (address 8'00000000).
  Merging ports 0, 88 (address 8'00000000).
  Merging ports 0, 89 (address 8'00000000).
  Merging ports 0, 90 (address 8'00000000).
  Merging ports 0, 91 (address 8'00000000).
  Merging ports 0, 92 (address 8'00000000).
  Merging ports 0, 93 (address 8'00000000).
  Merging ports 0, 94 (address 8'00000000).
  Merging ports 0, 95 (address 8'00000000).
  Merging ports 0, 96 (address 8'00000000).
  Merging ports 0, 97 (address 8'00000000).
  Merging ports 0, 98 (address 8'00000000).
  Merging ports 0, 99 (address 8'00000000).
  Merging ports 0, 100 (address 8'00000000).
  Merging ports 0, 101 (address 8'00000000).
  Merging ports 0, 102 (address 8'00000000).
  Merging ports 0, 103 (address 8'00000000).
  Merging ports 0, 104 (address 8'00000000).
  Merging ports 0, 105 (address 8'00000000).
  Merging ports 0, 106 (address 8'00000000).
  Merging ports 0, 107 (address 8'00000000).
  Merging ports 0, 108 (address 8'00000000).
  Merging ports 0, 109 (address 8'00000000).
  Merging ports 0, 110 (address 8'00000000).
  Merging ports 0, 111 (address 8'00000000).
  Merging ports 0, 112 (address 8'00000000).
  Merging ports 0, 113 (address 8'00000000).
  Merging ports 0, 114 (address 8'00000000).
  Merging ports 0, 115 (address 8'00000000).
  Merging ports 0, 116 (address 8'00000000).
  Merging ports 0, 117 (address 8'00000000).
  Merging ports 0, 118 (address 8'00000000).
  Merging ports 0, 119 (address 8'00000000).
  Merging ports 0, 120 (address 8'00000000).
  Merging ports 0, 121 (address 8'00000000).
  Merging ports 0, 122 (address 8'00000000).
  Merging ports 0, 123 (address 8'00000000).
  Merging ports 0, 124 (address 8'00000000).
  Merging ports 0, 125 (address 8'00000000).
  Merging ports 0, 126 (address 8'00000000).
  Merging ports 0, 127 (address 8'00000000).
  Merging ports 0, 128 (address 8'00000000).
  Merging ports 130, 131 (address 8'10000010).
  Merging ports 132, 133 (address 8'10000100).
  Merging ports 132, 134 (address 8'10000100).
  Merging ports 132, 135 (address 8'10000100).
  Merging ports 136, 137 (address 8'10001000).
  Merging ports 136, 138 (address 8'10001000).
  Merging ports 136, 139 (address 8'10001000).
  Merging ports 136, 140 (address 8'10001000).
  Merging ports 136, 141 (address 8'10001000).
  Merging ports 136, 142 (address 8'10001000).
  Merging ports 136, 143 (address 8'10001000).
  Merging ports 144, 145 (address 8'10010000).
  Merging ports 144, 146 (address 8'10010000).
  Merging ports 144, 147 (address 8'10010000).
  Merging ports 144, 148 (address 8'10010000).
  Merging ports 144, 149 (address 8'10010000).
  Merging ports 144, 150 (address 8'10010000).
  Merging ports 144, 151 (address 8'10010000).
  Merging ports 144, 152 (address 8'10010000).
  Merging ports 144, 153 (address 8'10010000).
  Merging ports 144, 154 (address 8'10010000).
  Merging ports 144, 155 (address 8'10010000).
  Merging ports 144, 156 (address 8'10010000).
  Merging ports 144, 157 (address 8'10010000).
  Merging ports 144, 158 (address 8'10010000).
  Merging ports 144, 159 (address 8'10010000).
  Merging ports 160, 161 (address 8'10100000).
  Merging ports 160, 162 (address 8'10100000).
  Merging ports 160, 163 (address 8'10100000).
  Merging ports 160, 164 (address 8'10100000).
  Merging ports 160, 165 (address 8'10100000).
  Merging ports 160, 166 (address 8'10100000).
  Merging ports 160, 167 (address 8'10100000).
  Merging ports 160, 168 (address 8'10100000).
  Merging ports 160, 169 (address 8'10100000).
  Merging ports 160, 170 (address 8'10100000).
  Merging ports 160, 171 (address 8'10100000).
  Merging ports 160, 172 (address 8'10100000).
  Merging ports 160, 173 (address 8'10100000).
  Merging ports 160, 174 (address 8'10100000).
  Merging ports 160, 175 (address 8'10100000).
  Merging ports 160, 176 (address 8'10100000).
  Merging ports 160, 177 (address 8'10100000).
  Merging ports 160, 178 (address 8'10100000).
  Merging ports 160, 179 (address 8'10100000).
  Merging ports 160, 180 (address 8'10100000).
  Merging ports 160, 181 (address 8'10100000).
  Merging ports 160, 182 (address 8'10100000).
  Merging ports 160, 183 (address 8'10100000).
  Merging ports 160, 184 (address 8'10100000).
  Merging ports 160, 185 (address 8'10100000).
  Merging ports 160, 186 (address 8'10100000).
  Merging ports 160, 187 (address 8'10100000).
  Merging ports 160, 188 (address 8'10100000).
  Merging ports 160, 189 (address 8'10100000).
  Merging ports 160, 190 (address 8'10100000).
  Merging ports 160, 191 (address 8'10100000).
  Merging ports 192, 193 (address 8'11000000).
  Merging ports 192, 194 (address 8'11000000).
  Merging ports 192, 195 (address 8'11000000).
  Merging ports 192, 196 (address 8'11000000).
  Merging ports 192, 197 (address 8'11000000).
  Merging ports 192, 198 (address 8'11000000).
  Merging ports 192, 199 (address 8'11000000).
  Merging ports 192, 200 (address 8'11000000).
  Merging ports 192, 201 (address 8'11000000).
  Merging ports 192, 202 (address 8'11000000).
  Merging ports 192, 203 (address 8'11000000).
  Merging ports 192, 204 (address 8'11000000).
  Merging ports 192, 205 (address 8'11000000).
  Merging ports 192, 206 (address 8'11000000).
  Merging ports 192, 207 (address 8'11000000).
  Merging ports 192, 208 (address 8'11000000).
  Merging ports 192, 209 (address 8'11000000).
  Merging ports 192, 210 (address 8'11000000).
  Merging ports 192, 211 (address 8'11000000).
  Merging ports 192, 212 (address 8'11000000).
  Merging ports 192, 213 (address 8'11000000).
  Merging ports 192, 214 (address 8'11000000).
  Merging ports 192, 215 (address 8'11000000).
  Merging ports 192, 216 (address 8'11000000).
  Merging ports 192, 217 (address 8'11000000).
  Merging ports 192, 218 (address 8'11000000).
  Merging ports 192, 219 (address 8'11000000).
  Merging ports 192, 220 (address 8'11000000).
  Merging ports 192, 221 (address 8'11000000).
  Merging ports 192, 222 (address 8'11000000).
  Merging ports 192, 223 (address 8'11000000).
  Merging ports 192, 224 (address 8'11000000).
  Merging ports 192, 225 (address 8'11000000).
  Merging ports 192, 226 (address 8'11000000).
  Merging ports 192, 227 (address 8'11000000).
  Merging ports 192, 228 (address 8'11000000).
  Merging ports 192, 229 (address 8'11000000).
  Merging ports 192, 230 (address 8'11000000).
  Merging ports 192, 231 (address 8'11000000).
  Merging ports 192, 232 (address 8'11000000).
  Merging ports 192, 233 (address 8'11000000).
  Merging ports 192, 234 (address 8'11000000).
  Merging ports 192, 235 (address 8'11000000).
  Merging ports 192, 236 (address 8'11000000).
  Merging ports 192, 237 (address 8'11000000).
  Merging ports 192, 238 (address 8'11000000).
  Merging ports 192, 239 (address 8'11000000).
  Merging ports 192, 240 (address 8'11000000).
  Merging ports 192, 241 (address 8'11000000).
  Merging ports 192, 242 (address 8'11000000).
  Merging ports 192, 243 (address 8'11000000).
  Merging ports 192, 244 (address 8'11000000).
  Merging ports 192, 245 (address 8'11000000).
  Merging ports 192, 246 (address 8'11000000).
  Merging ports 192, 247 (address 8'11000000).
  Merging ports 192, 248 (address 8'11000000).
  Merging ports 192, 249 (address 8'11000000).
  Merging ports 192, 250 (address 8'11000000).
  Merging ports 192, 251 (address 8'11000000).
  Merging ports 192, 252 (address 8'11000000).
  Merging ports 192, 253 (address 8'11000000).
  Merging ports 192, 254 (address 8'11000000).
  Merging ports 192, 255 (address 8'11000000).
Consolidating write ports of memory raster.pixel_proc.z_buffer by address:
  Merging ports 1, 2 (address 8'10000001).
  Merging ports 1, 3 (address 8'10000000).
  Merging ports 1, 4 (address 8'10000000).
  Merging ports 1, 5 (address 8'10000000).
  Merging ports 1, 6 (address 8'10000000).
  Merging ports 1, 7 (address 8'10000000).
Consolidating write ports of memory raster.pixel_proc.z_buffer by address:
Consolidating write ports of memory raster.pixel_proc.color_buffer using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 2, 3.
  Common input cone for all EN signals: 27 cells.
  Size of unconstrained SAT problem: 1375 variables, 3324 clauses
  Merging port 3 into port 2.
Consolidating write ports of memory raster.pixel_proc.z_buffer using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 32: ports 2, 3.
  Common input cone for all EN signals: 27 cells.
  Size of unconstrained SAT problem: 1375 variables, 3324 clauses
  Merging port 3 into port 2.

85.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

85.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

85.10. Executing MEMORY_COLLECT pass (generating $mem cells).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

87. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~115 debug messages>

88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

89. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$8190 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$2843_Y [3:0], Q = \pixel_proc.flush_abs_pos [35:32]).
Adding EN signal on $auto$ff.cc:266:slice$8179 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$4991_Y [3:0], Q = \pixel_proc.flush_abs_pos [19:16]).
Adding EN signal on $auto$ff.cc:266:slice$8130 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$5294_Y [3:0], Q = \pixel_proc.edge_0 [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$8122 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$5280_Y [3:0], Q = \pixel_proc.edge_1 [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$8114 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$5266_Y [3:0], Q = \pixel_proc.edge_2 [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$8088 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$5219_Y [3:0], Q = \pixel_proc.z_current [3:0]).

90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 22 unused cells and 81 unused wires.
<suppressed ~23 debug messages>

91. Rerunning OPT passes (Removed registers in this run.)

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~3 debug messages>

93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

94. Executing OPT_DFF pass (perform DFF optimizations).

95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

96. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \axel_f.buffer in module \raster:
  created 4 $dff cells and 0 static cells of width 371.
  read interface: 0 $dff and 6 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \pixel_proc.color_buffer in module \raster:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of raster.pixel_proc.color_buffer: $\pixel_proc.color_buffer$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 768 write mux blocks.
Mapping memory \pixel_proc.z_buffer in module \raster:
  created 256 $dff cells and 0 static cells of width 32.
Extracted addr FF from read port 0 of raster.pixel_proc.z_buffer: $\pixel_proc.z_buffer$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 768 write mux blocks.

97. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~2587 debug messages>

98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~1152 debug messages>
Removed a total of 384 cells.

99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:453:consolidate_wr_using_sat$8546: $auto$rtlil.cc:2743:ReduceOr$8540 -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~536 debug messages>

100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$8641: { $auto$opt_dff.cc:194:make_patterns_logic$8638 $auto$opt_dff.cc:194:make_patterns_logic$8089 $auto$opt_dff.cc:194:make_patterns_logic$8091 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$8629: { $auto$opt_dff.cc:194:make_patterns_logic$8624 $auto$opt_dff.cc:194:make_patterns_logic$8626 $auto$opt_dff.cc:194:make_patterns_logic$8089 $auto$opt_dff.cc:194:make_patterns_logic$8157 $auto$opt_dff.cc:194:make_patterns_logic$8161 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$8635: { $auto$opt_dff.cc:194:make_patterns_logic$8632 $auto$opt_dff.cc:194:make_patterns_logic$8089 $auto$opt_dff.cc:194:make_patterns_logic$8157 $auto$opt_dff.cc:194:make_patterns_logic$8161 $auto$opt_dff.cc:194:make_patterns_logic$8182 }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2839:
      Old ports: A={ $auto$wreduce.cc:513:run$8251 [15:4] 4'x }, B={ $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850_Y [15:4] 4'x }, Y=$flatten\pixel_proc.$procmux$2839_Y
      New ports: A=$auto$wreduce.cc:513:run$8251 [15:4], B=$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$1850_Y [15:4], Y=$flatten\pixel_proc.$procmux$2839_Y [15:4]
      New connections: $flatten\pixel_proc.$procmux$2839_Y [3:0] = 4'x
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$4991:
      Old ports: A={ 3'000 \pixel_proc.metadata [4:0] 8'00000000 }, B={ $auto$wreduce.cc:513:run$8250 [15:4] 4'x }, Y=$flatten\pixel_proc.$procmux$4991_Y
      New ports: A={ 3'000 \pixel_proc.metadata [4:0] 5'00000 }, B={ $auto$wreduce.cc:513:run$8250 [15:4] 1'x }, Y={ $flatten\pixel_proc.$procmux$4991_Y [15:4] $flatten\pixel_proc.$procmux$4991_Y [0] }
      New connections: $flatten\pixel_proc.$procmux$4991_Y [3:1] = { $flatten\pixel_proc.$procmux$4991_Y [0] $flatten\pixel_proc.$procmux$4991_Y [0] $flatten\pixel_proc.$procmux$4991_Y [0] }
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2843:
      Old ports: A={ 2'00 \pixel_proc.metadata [10:5] 8'00000000 }, B=$flatten\pixel_proc.$procmux$2839_Y, Y=$flatten\pixel_proc.$procmux$2843_Y
      New ports: A={ 2'00 \pixel_proc.metadata [10:5] 5'00000 }, B={ $flatten\pixel_proc.$procmux$2839_Y [15:4] 1'x }, Y={ $flatten\pixel_proc.$procmux$2843_Y [15:4] $flatten\pixel_proc.$procmux$2843_Y [0] }
      New connections: $flatten\pixel_proc.$procmux$2843_Y [3:1] = { $flatten\pixel_proc.$procmux$2843_Y [0] $flatten\pixel_proc.$procmux$2843_Y [0] $flatten\pixel_proc.$procmux$2843_Y [0] }
  Optimizing cells in module \raster.
Performed a total of 6 changes.

101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

102. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\axel_f.$procmux$2185 in front of them:
        $auto$alumacc.cc:495:replace_alu$8412
        $auto$alumacc.cc:495:replace_alu$8415

    Found cells that share an operand and can be merged by moving the $mux $flatten\pixel_proc.$procmux$2839 in front of them:
        $auto$alumacc.cc:495:replace_alu$8451
        $auto$alumacc.cc:495:replace_alu$8439

103. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\pixel_proc.z_buffer$rdreg[0] ($dff) from module raster (D = $auto$rtlil.cc:2874:Mux$8536, Q = $\pixel_proc.z_buffer$rdreg[0]$q, rval = 8'00000000).

104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 513 unused cells and 4002 unused wires.
<suppressed ~514 debug messages>

105. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~5 debug messages>

106. Rerunning OPT passes. (Maybe there is more to doâ€¦)

107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~536 debug messages>

108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$19218:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2874:Mux$19219
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2874:Mux$19219 [1]
      New connections: { $auto$rtlil.cc:2874:Mux$19219 [3:2] $auto$rtlil.cc:2874:Mux$19219 [0] } = { $auto$rtlil.cc:2874:Mux$19219 [1] $auto$rtlil.cc:2874:Mux$19219 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$19225:
      Old ports: A=12'111111111111, B=12'000000001111, Y=$auto$rtlil.cc:2874:Mux$19226
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2874:Mux$19226 [4]
      New connections: { $auto$rtlil.cc:2874:Mux$19226 [11:5] $auto$rtlil.cc:2874:Mux$19226 [3:0] } = { $auto$rtlil.cc:2874:Mux$19226 [4] $auto$rtlil.cc:2874:Mux$19226 [4] $auto$rtlil.cc:2874:Mux$19226 [4] $auto$rtlil.cc:2874:Mux$19226 [4] $auto$rtlil.cc:2874:Mux$19226 [4] $auto$rtlil.cc:2874:Mux$19226 [4] $auto$rtlil.cc:2874:Mux$19226 [4] 4'1111 }
  Optimizing cells in module \raster.
Performed a total of 2 changes.

109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

110. Executing OPT_SHARE pass.

111. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\pixel_proc.z_buffer[9]$14884 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[9][2][0]$y$16262, Q = \pixel_proc.z_buffer[9]).
Adding EN signal on $memory\pixel_proc.z_buffer[99]$15064 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[99][2][0]$y$17342, Q = \pixel_proc.z_buffer[99]).
Adding EN signal on $memory\pixel_proc.z_buffer[98]$15062 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[98][2][0]$y$17330, Q = \pixel_proc.z_buffer[98]).
Adding EN signal on $memory\pixel_proc.z_buffer[97]$15060 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[97][2][0]$y$17318, Q = \pixel_proc.z_buffer[97]).
Adding EN signal on $memory\pixel_proc.z_buffer[96]$15058 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[96][2][0]$y$17306, Q = \pixel_proc.z_buffer[96]).
Adding EN signal on $memory\pixel_proc.z_buffer[95]$15056 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[95][2][0]$y$17294, Q = \pixel_proc.z_buffer[95]).
Adding EN signal on $memory\pixel_proc.z_buffer[94]$15054 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[94][2][0]$y$17282, Q = \pixel_proc.z_buffer[94]).
Adding EN signal on $memory\pixel_proc.z_buffer[93]$15052 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[93][2][0]$y$17270, Q = \pixel_proc.z_buffer[93]).
Adding EN signal on $memory\pixel_proc.z_buffer[92]$15050 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[92][2][0]$y$17258, Q = \pixel_proc.z_buffer[92]).
Adding EN signal on $memory\pixel_proc.z_buffer[91]$15048 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[91][2][0]$y$17246, Q = \pixel_proc.z_buffer[91]).
Adding EN signal on $memory\pixel_proc.z_buffer[90]$15046 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[90][2][0]$y$17234, Q = \pixel_proc.z_buffer[90]).
Adding EN signal on $memory\pixel_proc.z_buffer[8]$14882 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[8][2][0]$y$16250, Q = \pixel_proc.z_buffer[8]).
Adding EN signal on $memory\pixel_proc.z_buffer[89]$15044 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[89][2][0]$y$17222, Q = \pixel_proc.z_buffer[89]).
Adding EN signal on $memory\pixel_proc.z_buffer[88]$15042 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[88][2][0]$y$17210, Q = \pixel_proc.z_buffer[88]).
Adding EN signal on $memory\pixel_proc.z_buffer[87]$15040 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[87][2][0]$y$17198, Q = \pixel_proc.z_buffer[87]).
Adding EN signal on $memory\pixel_proc.z_buffer[86]$15038 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[86][2][0]$y$17186, Q = \pixel_proc.z_buffer[86]).
Adding EN signal on $memory\pixel_proc.z_buffer[85]$15036 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[85][2][0]$y$17174, Q = \pixel_proc.z_buffer[85]).
Adding EN signal on $memory\pixel_proc.z_buffer[84]$15034 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[84][2][0]$y$17162, Q = \pixel_proc.z_buffer[84]).
Adding EN signal on $memory\pixel_proc.z_buffer[83]$15032 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[83][2][0]$y$17150, Q = \pixel_proc.z_buffer[83]).
Adding EN signal on $memory\pixel_proc.z_buffer[82]$15030 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[82][2][0]$y$17138, Q = \pixel_proc.z_buffer[82]).
Adding EN signal on $memory\pixel_proc.z_buffer[81]$15028 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[81][2][0]$y$17126, Q = \pixel_proc.z_buffer[81]).
Adding EN signal on $memory\pixel_proc.z_buffer[80]$15026 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[80][2][0]$y$17114, Q = \pixel_proc.z_buffer[80]).
Adding EN signal on $memory\pixel_proc.z_buffer[7]$14880 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[7][2][0]$y$16238, Q = \pixel_proc.z_buffer[7]).
Adding EN signal on $memory\pixel_proc.z_buffer[79]$15024 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[79][2][0]$y$17102, Q = \pixel_proc.z_buffer[79]).
Adding EN signal on $memory\pixel_proc.z_buffer[78]$15022 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[78][2][0]$y$17090, Q = \pixel_proc.z_buffer[78]).
Adding EN signal on $memory\pixel_proc.z_buffer[77]$15020 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[77][2][0]$y$17078, Q = \pixel_proc.z_buffer[77]).
Adding EN signal on $memory\pixel_proc.z_buffer[76]$15018 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[76][2][0]$y$17066, Q = \pixel_proc.z_buffer[76]).
Adding EN signal on $memory\pixel_proc.z_buffer[75]$15016 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[75][2][0]$y$17054, Q = \pixel_proc.z_buffer[75]).
Adding EN signal on $memory\pixel_proc.z_buffer[74]$15014 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[74][2][0]$y$17042, Q = \pixel_proc.z_buffer[74]).
Adding EN signal on $memory\pixel_proc.z_buffer[73]$15012 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[73][2][0]$y$17030, Q = \pixel_proc.z_buffer[73]).
Adding EN signal on $memory\pixel_proc.z_buffer[72]$15010 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[72][2][0]$y$17018, Q = \pixel_proc.z_buffer[72]).
Adding EN signal on $memory\pixel_proc.z_buffer[71]$15008 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[71][2][0]$y$17006, Q = \pixel_proc.z_buffer[71]).
Adding EN signal on $memory\pixel_proc.z_buffer[70]$15006 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[70][2][0]$y$16994, Q = \pixel_proc.z_buffer[70]).
Adding EN signal on $memory\pixel_proc.z_buffer[6]$14878 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[6][2][0]$y$16226, Q = \pixel_proc.z_buffer[6]).
Adding EN signal on $memory\pixel_proc.z_buffer[69]$15004 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[69][2][0]$y$16982, Q = \pixel_proc.z_buffer[69]).
Adding EN signal on $memory\pixel_proc.z_buffer[68]$15002 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[68][2][0]$y$16970, Q = \pixel_proc.z_buffer[68]).
Adding EN signal on $memory\pixel_proc.z_buffer[67]$15000 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[67][2][0]$y$16958, Q = \pixel_proc.z_buffer[67]).
Adding EN signal on $memory\pixel_proc.z_buffer[66]$14998 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[66][2][0]$y$16946, Q = \pixel_proc.z_buffer[66]).
Adding EN signal on $memory\pixel_proc.z_buffer[65]$14996 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[65][2][0]$y$16934, Q = \pixel_proc.z_buffer[65]).
Adding EN signal on $memory\pixel_proc.z_buffer[64]$14994 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[64][2][0]$y$16922, Q = \pixel_proc.z_buffer[64]).
Adding EN signal on $memory\pixel_proc.z_buffer[63]$14992 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[63][2][0]$y$16910, Q = \pixel_proc.z_buffer[63]).
Adding EN signal on $memory\pixel_proc.z_buffer[62]$14990 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[62][2][0]$y$16898, Q = \pixel_proc.z_buffer[62]).
Adding EN signal on $memory\pixel_proc.z_buffer[61]$14988 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[61][2][0]$y$16886, Q = \pixel_proc.z_buffer[61]).
Adding EN signal on $memory\pixel_proc.z_buffer[60]$14986 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[60][2][0]$y$16874, Q = \pixel_proc.z_buffer[60]).
Adding EN signal on $memory\pixel_proc.z_buffer[5]$14876 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[5][2][0]$y$16214, Q = \pixel_proc.z_buffer[5]).
Adding EN signal on $memory\pixel_proc.z_buffer[59]$14984 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[59][2][0]$y$16862, Q = \pixel_proc.z_buffer[59]).
Adding EN signal on $memory\pixel_proc.z_buffer[58]$14982 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[58][2][0]$y$16850, Q = \pixel_proc.z_buffer[58]).
Adding EN signal on $memory\pixel_proc.z_buffer[57]$14980 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[57][2][0]$y$16838, Q = \pixel_proc.z_buffer[57]).
Adding EN signal on $memory\pixel_proc.z_buffer[56]$14978 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[56][2][0]$y$16826, Q = \pixel_proc.z_buffer[56]).
Adding EN signal on $memory\pixel_proc.z_buffer[55]$14976 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[55][2][0]$y$16814, Q = \pixel_proc.z_buffer[55]).
Adding EN signal on $memory\pixel_proc.z_buffer[54]$14974 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[54][2][0]$y$16802, Q = \pixel_proc.z_buffer[54]).
Adding EN signal on $memory\pixel_proc.z_buffer[53]$14972 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[53][2][0]$y$16790, Q = \pixel_proc.z_buffer[53]).
Adding EN signal on $memory\pixel_proc.z_buffer[52]$14970 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[52][2][0]$y$16778, Q = \pixel_proc.z_buffer[52]).
Adding EN signal on $memory\pixel_proc.z_buffer[51]$14968 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[51][2][0]$y$16766, Q = \pixel_proc.z_buffer[51]).
Adding EN signal on $memory\pixel_proc.z_buffer[50]$14966 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[50][2][0]$y$16754, Q = \pixel_proc.z_buffer[50]).
Adding EN signal on $memory\pixel_proc.z_buffer[4]$14874 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[4][2][0]$y$16202, Q = \pixel_proc.z_buffer[4]).
Adding EN signal on $memory\pixel_proc.z_buffer[49]$14964 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[49][2][0]$y$16742, Q = \pixel_proc.z_buffer[49]).
Adding EN signal on $memory\pixel_proc.z_buffer[48]$14962 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[48][2][0]$y$16730, Q = \pixel_proc.z_buffer[48]).
Adding EN signal on $memory\pixel_proc.z_buffer[47]$14960 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[47][2][0]$y$16718, Q = \pixel_proc.z_buffer[47]).
Adding EN signal on $memory\pixel_proc.z_buffer[46]$14958 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[46][2][0]$y$16706, Q = \pixel_proc.z_buffer[46]).
Adding EN signal on $memory\pixel_proc.z_buffer[45]$14956 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[45][2][0]$y$16694, Q = \pixel_proc.z_buffer[45]).
Adding EN signal on $memory\pixel_proc.z_buffer[44]$14954 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[44][2][0]$y$16682, Q = \pixel_proc.z_buffer[44]).
Adding EN signal on $memory\pixel_proc.z_buffer[43]$14952 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[43][2][0]$y$16670, Q = \pixel_proc.z_buffer[43]).
Adding EN signal on $memory\pixel_proc.z_buffer[42]$14950 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[42][2][0]$y$16658, Q = \pixel_proc.z_buffer[42]).
Adding EN signal on $memory\pixel_proc.z_buffer[41]$14948 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[41][2][0]$y$16646, Q = \pixel_proc.z_buffer[41]).
Adding EN signal on $memory\pixel_proc.z_buffer[40]$14946 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[40][2][0]$y$16634, Q = \pixel_proc.z_buffer[40]).
Adding EN signal on $memory\pixel_proc.z_buffer[3]$14872 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[3][2][0]$y$16190, Q = \pixel_proc.z_buffer[3]).
Adding EN signal on $memory\pixel_proc.z_buffer[39]$14944 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[39][2][0]$y$16622, Q = \pixel_proc.z_buffer[39]).
Adding EN signal on $memory\pixel_proc.z_buffer[38]$14942 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[38][2][0]$y$16610, Q = \pixel_proc.z_buffer[38]).
Adding EN signal on $memory\pixel_proc.z_buffer[37]$14940 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[37][2][0]$y$16598, Q = \pixel_proc.z_buffer[37]).
Adding EN signal on $memory\pixel_proc.z_buffer[36]$14938 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[36][2][0]$y$16586, Q = \pixel_proc.z_buffer[36]).
Adding EN signal on $memory\pixel_proc.z_buffer[35]$14936 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[35][2][0]$y$16574, Q = \pixel_proc.z_buffer[35]).
Adding EN signal on $memory\pixel_proc.z_buffer[34]$14934 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[34][2][0]$y$16562, Q = \pixel_proc.z_buffer[34]).
Adding EN signal on $memory\pixel_proc.z_buffer[33]$14932 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[33][2][0]$y$16550, Q = \pixel_proc.z_buffer[33]).
Adding EN signal on $memory\pixel_proc.z_buffer[32]$14930 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[32][2][0]$y$16538, Q = \pixel_proc.z_buffer[32]).
Adding EN signal on $memory\pixel_proc.z_buffer[31]$14928 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[31][2][0]$y$16526, Q = \pixel_proc.z_buffer[31]).
Adding EN signal on $memory\pixel_proc.z_buffer[30]$14926 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[30][2][0]$y$16514, Q = \pixel_proc.z_buffer[30]).
Adding EN signal on $memory\pixel_proc.z_buffer[2]$14870 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[2][2][0]$y$16178, Q = \pixel_proc.z_buffer[2]).
Adding EN signal on $memory\pixel_proc.z_buffer[29]$14924 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[29][2][0]$y$16502, Q = \pixel_proc.z_buffer[29]).
Adding EN signal on $memory\pixel_proc.z_buffer[28]$14922 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[28][2][0]$y$16490, Q = \pixel_proc.z_buffer[28]).
Adding EN signal on $memory\pixel_proc.z_buffer[27]$14920 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[27][2][0]$y$16478, Q = \pixel_proc.z_buffer[27]).
Adding EN signal on $memory\pixel_proc.z_buffer[26]$14918 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[26][2][0]$y$16466, Q = \pixel_proc.z_buffer[26]).
Adding EN signal on $memory\pixel_proc.z_buffer[25]$14916 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[25][2][0]$y$16454, Q = \pixel_proc.z_buffer[25]).
Adding EN signal on $memory\pixel_proc.z_buffer[255]$15376 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[255][2][0]$y$19214, Q = \pixel_proc.z_buffer[255]).
Adding EN signal on $memory\pixel_proc.z_buffer[254]$15374 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[254][2][0]$y$19202, Q = \pixel_proc.z_buffer[254]).
Adding EN signal on $memory\pixel_proc.z_buffer[253]$15372 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[253][2][0]$y$19190, Q = \pixel_proc.z_buffer[253]).
Adding EN signal on $memory\pixel_proc.z_buffer[252]$15370 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[252][2][0]$y$19178, Q = \pixel_proc.z_buffer[252]).
Adding EN signal on $memory\pixel_proc.z_buffer[251]$15368 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[251][2][0]$y$19166, Q = \pixel_proc.z_buffer[251]).
Adding EN signal on $memory\pixel_proc.z_buffer[250]$15366 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[250][2][0]$y$19154, Q = \pixel_proc.z_buffer[250]).
Adding EN signal on $memory\pixel_proc.z_buffer[24]$14914 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[24][2][0]$y$16442, Q = \pixel_proc.z_buffer[24]).
Adding EN signal on $memory\pixel_proc.z_buffer[249]$15364 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[249][2][0]$y$19142, Q = \pixel_proc.z_buffer[249]).
Adding EN signal on $memory\pixel_proc.z_buffer[248]$15362 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[248][2][0]$y$19130, Q = \pixel_proc.z_buffer[248]).
Adding EN signal on $memory\pixel_proc.z_buffer[247]$15360 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[247][2][0]$y$19118, Q = \pixel_proc.z_buffer[247]).
Adding EN signal on $memory\pixel_proc.z_buffer[246]$15358 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[246][2][0]$y$19106, Q = \pixel_proc.z_buffer[246]).
Adding EN signal on $memory\pixel_proc.z_buffer[245]$15356 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[245][2][0]$y$19094, Q = \pixel_proc.z_buffer[245]).
Adding EN signal on $memory\pixel_proc.z_buffer[244]$15354 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[244][2][0]$y$19082, Q = \pixel_proc.z_buffer[244]).
Adding EN signal on $memory\pixel_proc.z_buffer[243]$15352 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[243][2][0]$y$19070, Q = \pixel_proc.z_buffer[243]).
Adding EN signal on $memory\pixel_proc.z_buffer[242]$15350 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[242][2][0]$y$19058, Q = \pixel_proc.z_buffer[242]).
Adding EN signal on $memory\pixel_proc.z_buffer[241]$15348 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[241][2][0]$y$19046, Q = \pixel_proc.z_buffer[241]).
Adding EN signal on $memory\pixel_proc.z_buffer[240]$15346 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[240][2][0]$y$19034, Q = \pixel_proc.z_buffer[240]).
Adding EN signal on $memory\pixel_proc.z_buffer[23]$14912 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[23][2][0]$y$16430, Q = \pixel_proc.z_buffer[23]).
Adding EN signal on $memory\pixel_proc.z_buffer[239]$15344 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[239][2][0]$y$19022, Q = \pixel_proc.z_buffer[239]).
Adding EN signal on $memory\pixel_proc.z_buffer[238]$15342 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[238][2][0]$y$19010, Q = \pixel_proc.z_buffer[238]).
Adding EN signal on $memory\pixel_proc.z_buffer[237]$15340 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[237][2][0]$y$18998, Q = \pixel_proc.z_buffer[237]).
Adding EN signal on $memory\pixel_proc.z_buffer[236]$15338 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[236][2][0]$y$18986, Q = \pixel_proc.z_buffer[236]).
Adding EN signal on $memory\pixel_proc.z_buffer[235]$15336 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[235][2][0]$y$18974, Q = \pixel_proc.z_buffer[235]).
Adding EN signal on $memory\pixel_proc.z_buffer[234]$15334 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[234][2][0]$y$18962, Q = \pixel_proc.z_buffer[234]).
Adding EN signal on $memory\pixel_proc.z_buffer[233]$15332 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[233][2][0]$y$18950, Q = \pixel_proc.z_buffer[233]).
Adding EN signal on $memory\pixel_proc.z_buffer[232]$15330 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[232][2][0]$y$18938, Q = \pixel_proc.z_buffer[232]).
Adding EN signal on $memory\pixel_proc.z_buffer[231]$15328 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[231][2][0]$y$18926, Q = \pixel_proc.z_buffer[231]).
Adding EN signal on $memory\pixel_proc.z_buffer[230]$15326 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[230][2][0]$y$18914, Q = \pixel_proc.z_buffer[230]).
Adding EN signal on $memory\pixel_proc.z_buffer[22]$14910 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[22][2][0]$y$16418, Q = \pixel_proc.z_buffer[22]).
Adding EN signal on $memory\pixel_proc.z_buffer[229]$15324 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[229][2][0]$y$18902, Q = \pixel_proc.z_buffer[229]).
Adding EN signal on $memory\pixel_proc.z_buffer[228]$15322 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[228][2][0]$y$18890, Q = \pixel_proc.z_buffer[228]).
Adding EN signal on $memory\pixel_proc.z_buffer[227]$15320 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[227][2][0]$y$18878, Q = \pixel_proc.z_buffer[227]).
Adding EN signal on $memory\pixel_proc.z_buffer[226]$15318 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[226][2][0]$y$18866, Q = \pixel_proc.z_buffer[226]).
Adding EN signal on $memory\pixel_proc.z_buffer[225]$15316 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[225][2][0]$y$18854, Q = \pixel_proc.z_buffer[225]).
Adding EN signal on $memory\pixel_proc.z_buffer[224]$15314 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[224][2][0]$y$18842, Q = \pixel_proc.z_buffer[224]).
Adding EN signal on $memory\pixel_proc.z_buffer[223]$15312 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[223][2][0]$y$18830, Q = \pixel_proc.z_buffer[223]).
Adding EN signal on $memory\pixel_proc.z_buffer[222]$15310 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[222][2][0]$y$18818, Q = \pixel_proc.z_buffer[222]).
Adding EN signal on $memory\pixel_proc.z_buffer[221]$15308 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[221][2][0]$y$18806, Q = \pixel_proc.z_buffer[221]).
Adding EN signal on $memory\pixel_proc.z_buffer[220]$15306 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[220][2][0]$y$18794, Q = \pixel_proc.z_buffer[220]).
Adding EN signal on $memory\pixel_proc.z_buffer[21]$14908 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[21][2][0]$y$16406, Q = \pixel_proc.z_buffer[21]).
Adding EN signal on $memory\pixel_proc.z_buffer[219]$15304 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[219][2][0]$y$18782, Q = \pixel_proc.z_buffer[219]).
Adding EN signal on $memory\pixel_proc.z_buffer[218]$15302 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[218][2][0]$y$18770, Q = \pixel_proc.z_buffer[218]).
Adding EN signal on $memory\pixel_proc.z_buffer[217]$15300 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[217][2][0]$y$18758, Q = \pixel_proc.z_buffer[217]).
Adding EN signal on $memory\pixel_proc.z_buffer[216]$15298 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[216][2][0]$y$18746, Q = \pixel_proc.z_buffer[216]).
Adding EN signal on $memory\pixel_proc.z_buffer[215]$15296 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[215][2][0]$y$18734, Q = \pixel_proc.z_buffer[215]).
Adding EN signal on $memory\pixel_proc.z_buffer[214]$15294 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[214][2][0]$y$18722, Q = \pixel_proc.z_buffer[214]).
Adding EN signal on $memory\pixel_proc.z_buffer[213]$15292 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[213][2][0]$y$18710, Q = \pixel_proc.z_buffer[213]).
Adding EN signal on $memory\pixel_proc.z_buffer[212]$15290 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[212][2][0]$y$18698, Q = \pixel_proc.z_buffer[212]).
Adding EN signal on $memory\pixel_proc.z_buffer[211]$15288 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[211][2][0]$y$18686, Q = \pixel_proc.z_buffer[211]).
Adding EN signal on $memory\pixel_proc.z_buffer[210]$15286 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[210][2][0]$y$18674, Q = \pixel_proc.z_buffer[210]).
Adding EN signal on $memory\pixel_proc.z_buffer[20]$14906 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[20][2][0]$y$16394, Q = \pixel_proc.z_buffer[20]).
Adding EN signal on $memory\pixel_proc.z_buffer[209]$15284 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[209][2][0]$y$18662, Q = \pixel_proc.z_buffer[209]).
Adding EN signal on $memory\pixel_proc.z_buffer[208]$15282 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[208][2][0]$y$18650, Q = \pixel_proc.z_buffer[208]).
Adding EN signal on $memory\pixel_proc.z_buffer[207]$15280 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[207][2][0]$y$18638, Q = \pixel_proc.z_buffer[207]).
Adding EN signal on $memory\pixel_proc.z_buffer[206]$15278 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[206][2][0]$y$18626, Q = \pixel_proc.z_buffer[206]).
Adding EN signal on $memory\pixel_proc.z_buffer[205]$15276 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[205][2][0]$y$18614, Q = \pixel_proc.z_buffer[205]).
Adding EN signal on $memory\pixel_proc.z_buffer[204]$15274 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[204][2][0]$y$18602, Q = \pixel_proc.z_buffer[204]).
Adding EN signal on $memory\pixel_proc.z_buffer[203]$15272 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[203][2][0]$y$18590, Q = \pixel_proc.z_buffer[203]).
Adding EN signal on $memory\pixel_proc.z_buffer[202]$15270 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[202][2][0]$y$18578, Q = \pixel_proc.z_buffer[202]).
Adding EN signal on $memory\pixel_proc.z_buffer[201]$15268 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[201][2][0]$y$18566, Q = \pixel_proc.z_buffer[201]).
Adding EN signal on $memory\pixel_proc.z_buffer[200]$15266 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[200][2][0]$y$18554, Q = \pixel_proc.z_buffer[200]).
Adding EN signal on $memory\pixel_proc.z_buffer[1]$14868 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[1][2][0]$y$16166, Q = \pixel_proc.z_buffer[1]).
Adding EN signal on $memory\pixel_proc.z_buffer[19]$14904 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[19][2][0]$y$16382, Q = \pixel_proc.z_buffer[19]).
Adding EN signal on $memory\pixel_proc.z_buffer[199]$15264 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[199][2][0]$y$18542, Q = \pixel_proc.z_buffer[199]).
Adding EN signal on $memory\pixel_proc.z_buffer[198]$15262 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[198][2][0]$y$18530, Q = \pixel_proc.z_buffer[198]).
Adding EN signal on $memory\pixel_proc.z_buffer[197]$15260 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[197][2][0]$y$18518, Q = \pixel_proc.z_buffer[197]).
Adding EN signal on $memory\pixel_proc.z_buffer[196]$15258 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[196][2][0]$y$18506, Q = \pixel_proc.z_buffer[196]).
Adding EN signal on $memory\pixel_proc.z_buffer[195]$15256 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[195][2][0]$y$18494, Q = \pixel_proc.z_buffer[195]).
Adding EN signal on $memory\pixel_proc.z_buffer[194]$15254 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[194][2][0]$y$18482, Q = \pixel_proc.z_buffer[194]).
Adding EN signal on $memory\pixel_proc.z_buffer[193]$15252 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[193][2][0]$y$18470, Q = \pixel_proc.z_buffer[193]).
Adding EN signal on $memory\pixel_proc.z_buffer[192]$15250 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[192][2][0]$y$18458, Q = \pixel_proc.z_buffer[192]).
Adding EN signal on $memory\pixel_proc.z_buffer[191]$15248 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[191][2][0]$y$18446, Q = \pixel_proc.z_buffer[191]).
Adding EN signal on $memory\pixel_proc.z_buffer[190]$15246 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[190][2][0]$y$18434, Q = \pixel_proc.z_buffer[190]).
Adding EN signal on $memory\pixel_proc.z_buffer[18]$14902 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[18][2][0]$y$16370, Q = \pixel_proc.z_buffer[18]).
Adding EN signal on $memory\pixel_proc.z_buffer[189]$15244 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[189][2][0]$y$18422, Q = \pixel_proc.z_buffer[189]).
Adding EN signal on $memory\pixel_proc.z_buffer[188]$15242 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[188][2][0]$y$18410, Q = \pixel_proc.z_buffer[188]).
Adding EN signal on $memory\pixel_proc.z_buffer[187]$15240 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[187][2][0]$y$18398, Q = \pixel_proc.z_buffer[187]).
Adding EN signal on $memory\pixel_proc.z_buffer[186]$15238 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[186][2][0]$y$18386, Q = \pixel_proc.z_buffer[186]).
Adding EN signal on $memory\pixel_proc.z_buffer[185]$15236 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[185][2][0]$y$18374, Q = \pixel_proc.z_buffer[185]).
Adding EN signal on $memory\pixel_proc.z_buffer[184]$15234 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[184][2][0]$y$18362, Q = \pixel_proc.z_buffer[184]).
Adding EN signal on $memory\pixel_proc.z_buffer[183]$15232 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[183][2][0]$y$18350, Q = \pixel_proc.z_buffer[183]).
Adding EN signal on $memory\pixel_proc.z_buffer[182]$15230 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[182][2][0]$y$18338, Q = \pixel_proc.z_buffer[182]).
Adding EN signal on $memory\pixel_proc.z_buffer[181]$15228 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[181][2][0]$y$18326, Q = \pixel_proc.z_buffer[181]).
Adding EN signal on $memory\pixel_proc.z_buffer[180]$15226 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[180][2][0]$y$18314, Q = \pixel_proc.z_buffer[180]).
Adding EN signal on $memory\pixel_proc.z_buffer[17]$14900 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[17][2][0]$y$16358, Q = \pixel_proc.z_buffer[17]).
Adding EN signal on $memory\pixel_proc.z_buffer[179]$15224 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[179][2][0]$y$18302, Q = \pixel_proc.z_buffer[179]).
Adding EN signal on $memory\pixel_proc.z_buffer[178]$15222 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[178][2][0]$y$18290, Q = \pixel_proc.z_buffer[178]).
Adding EN signal on $memory\pixel_proc.z_buffer[177]$15220 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[177][2][0]$y$18278, Q = \pixel_proc.z_buffer[177]).
Adding EN signal on $memory\pixel_proc.z_buffer[176]$15218 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[176][2][0]$y$18266, Q = \pixel_proc.z_buffer[176]).
Adding EN signal on $memory\pixel_proc.z_buffer[175]$15216 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[175][2][0]$y$18254, Q = \pixel_proc.z_buffer[175]).
Adding EN signal on $memory\pixel_proc.z_buffer[174]$15214 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[174][2][0]$y$18242, Q = \pixel_proc.z_buffer[174]).
Adding EN signal on $memory\pixel_proc.z_buffer[173]$15212 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[173][2][0]$y$18230, Q = \pixel_proc.z_buffer[173]).
Adding EN signal on $memory\pixel_proc.z_buffer[172]$15210 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[172][2][0]$y$18218, Q = \pixel_proc.z_buffer[172]).
Adding EN signal on $memory\pixel_proc.z_buffer[171]$15208 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[171][2][0]$y$18206, Q = \pixel_proc.z_buffer[171]).
Adding EN signal on $memory\pixel_proc.z_buffer[170]$15206 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[170][2][0]$y$18194, Q = \pixel_proc.z_buffer[170]).
Adding EN signal on $memory\pixel_proc.z_buffer[16]$14898 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[16][2][0]$y$16346, Q = \pixel_proc.z_buffer[16]).
Adding EN signal on $memory\pixel_proc.z_buffer[169]$15204 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[169][2][0]$y$18182, Q = \pixel_proc.z_buffer[169]).
Adding EN signal on $memory\pixel_proc.z_buffer[168]$15202 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[168][2][0]$y$18170, Q = \pixel_proc.z_buffer[168]).
Adding EN signal on $memory\pixel_proc.z_buffer[167]$15200 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[167][2][0]$y$18158, Q = \pixel_proc.z_buffer[167]).
Adding EN signal on $memory\pixel_proc.z_buffer[166]$15198 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[166][2][0]$y$18146, Q = \pixel_proc.z_buffer[166]).
Adding EN signal on $memory\pixel_proc.z_buffer[165]$15196 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[165][2][0]$y$18134, Q = \pixel_proc.z_buffer[165]).
Adding EN signal on $memory\pixel_proc.z_buffer[164]$15194 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[164][2][0]$y$18122, Q = \pixel_proc.z_buffer[164]).
Adding EN signal on $memory\pixel_proc.z_buffer[163]$15192 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[163][2][0]$y$18110, Q = \pixel_proc.z_buffer[163]).
Adding EN signal on $memory\pixel_proc.z_buffer[162]$15190 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[162][2][0]$y$18098, Q = \pixel_proc.z_buffer[162]).
Adding EN signal on $memory\pixel_proc.z_buffer[161]$15188 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[161][2][0]$y$18086, Q = \pixel_proc.z_buffer[161]).
Adding EN signal on $memory\pixel_proc.z_buffer[160]$15186 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[160][2][0]$y$18074, Q = \pixel_proc.z_buffer[160]).
Adding EN signal on $memory\pixel_proc.z_buffer[15]$14896 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[15][2][0]$y$16334, Q = \pixel_proc.z_buffer[15]).
Adding EN signal on $memory\pixel_proc.z_buffer[159]$15184 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[159][2][0]$y$18062, Q = \pixel_proc.z_buffer[159]).
Adding EN signal on $memory\pixel_proc.z_buffer[158]$15182 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[158][2][0]$y$18050, Q = \pixel_proc.z_buffer[158]).
Adding EN signal on $memory\pixel_proc.z_buffer[157]$15180 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[157][2][0]$y$18038, Q = \pixel_proc.z_buffer[157]).
Adding EN signal on $memory\pixel_proc.z_buffer[156]$15178 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[156][2][0]$y$18026, Q = \pixel_proc.z_buffer[156]).
Adding EN signal on $memory\pixel_proc.z_buffer[155]$15176 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[155][2][0]$y$18014, Q = \pixel_proc.z_buffer[155]).
Adding EN signal on $memory\pixel_proc.z_buffer[154]$15174 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[154][2][0]$y$18002, Q = \pixel_proc.z_buffer[154]).
Adding EN signal on $memory\pixel_proc.z_buffer[153]$15172 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[153][2][0]$y$17990, Q = \pixel_proc.z_buffer[153]).
Adding EN signal on $memory\pixel_proc.z_buffer[152]$15170 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[152][2][0]$y$17978, Q = \pixel_proc.z_buffer[152]).
Adding EN signal on $memory\pixel_proc.z_buffer[151]$15168 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[151][2][0]$y$17966, Q = \pixel_proc.z_buffer[151]).
Adding EN signal on $memory\pixel_proc.z_buffer[150]$15166 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[150][2][0]$y$17954, Q = \pixel_proc.z_buffer[150]).
Adding EN signal on $memory\pixel_proc.z_buffer[14]$14894 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[14][2][0]$y$16322, Q = \pixel_proc.z_buffer[14]).
Adding EN signal on $memory\pixel_proc.z_buffer[149]$15164 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[149][2][0]$y$17942, Q = \pixel_proc.z_buffer[149]).
Adding EN signal on $memory\pixel_proc.z_buffer[148]$15162 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[148][2][0]$y$17930, Q = \pixel_proc.z_buffer[148]).
Adding EN signal on $memory\pixel_proc.z_buffer[147]$15160 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[147][2][0]$y$17918, Q = \pixel_proc.z_buffer[147]).
Adding EN signal on $memory\pixel_proc.z_buffer[146]$15158 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[146][2][0]$y$17906, Q = \pixel_proc.z_buffer[146]).
Adding EN signal on $memory\pixel_proc.z_buffer[145]$15156 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[145][2][0]$y$17894, Q = \pixel_proc.z_buffer[145]).
Adding EN signal on $memory\pixel_proc.z_buffer[144]$15154 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[144][2][0]$y$17882, Q = \pixel_proc.z_buffer[144]).
Adding EN signal on $memory\pixel_proc.z_buffer[143]$15152 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[143][2][0]$y$17870, Q = \pixel_proc.z_buffer[143]).
Adding EN signal on $memory\pixel_proc.z_buffer[142]$15150 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[142][2][0]$y$17858, Q = \pixel_proc.z_buffer[142]).
Adding EN signal on $memory\pixel_proc.z_buffer[141]$15148 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[141][2][0]$y$17846, Q = \pixel_proc.z_buffer[141]).
Adding EN signal on $memory\pixel_proc.z_buffer[140]$15146 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[140][2][0]$y$17834, Q = \pixel_proc.z_buffer[140]).
Adding EN signal on $memory\pixel_proc.z_buffer[13]$14892 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[13][2][0]$y$16310, Q = \pixel_proc.z_buffer[13]).
Adding EN signal on $memory\pixel_proc.z_buffer[139]$15144 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[139][2][0]$y$17822, Q = \pixel_proc.z_buffer[139]).
Adding EN signal on $memory\pixel_proc.z_buffer[138]$15142 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[138][2][0]$y$17810, Q = \pixel_proc.z_buffer[138]).
Adding EN signal on $memory\pixel_proc.z_buffer[137]$15140 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[137][2][0]$y$17798, Q = \pixel_proc.z_buffer[137]).
Adding EN signal on $memory\pixel_proc.z_buffer[136]$15138 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[136][2][0]$y$17786, Q = \pixel_proc.z_buffer[136]).
Adding EN signal on $memory\pixel_proc.z_buffer[135]$15136 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[135][2][0]$y$17774, Q = \pixel_proc.z_buffer[135]).
Adding EN signal on $memory\pixel_proc.z_buffer[134]$15134 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[134][2][0]$y$17762, Q = \pixel_proc.z_buffer[134]).
Adding EN signal on $memory\pixel_proc.z_buffer[133]$15132 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[133][2][0]$y$17750, Q = \pixel_proc.z_buffer[133]).
Adding EN signal on $memory\pixel_proc.z_buffer[132]$15130 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[132][2][0]$y$17738, Q = \pixel_proc.z_buffer[132]).
Adding EN signal on $memory\pixel_proc.z_buffer[131]$15128 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[131][2][0]$y$17726, Q = \pixel_proc.z_buffer[131]).
Adding EN signal on $memory\pixel_proc.z_buffer[130]$15126 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[130][2][0]$y$17714, Q = \pixel_proc.z_buffer[130]).
Adding EN signal on $memory\pixel_proc.z_buffer[12]$14890 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[12][2][0]$y$16298, Q = \pixel_proc.z_buffer[12]).
Adding EN signal on $memory\pixel_proc.z_buffer[129]$15124 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[129][2][0]$y$17702, Q = \pixel_proc.z_buffer[129]).
Adding EN signal on $memory\pixel_proc.z_buffer[128]$15122 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[128][2][0]$y$17690, Q = \pixel_proc.z_buffer[128]).
Adding EN signal on $memory\pixel_proc.z_buffer[127]$15120 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[127][2][0]$y$17678, Q = \pixel_proc.z_buffer[127]).
Adding EN signal on $memory\pixel_proc.z_buffer[126]$15118 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[126][2][0]$y$17666, Q = \pixel_proc.z_buffer[126]).
Adding EN signal on $memory\pixel_proc.z_buffer[125]$15116 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[125][2][0]$y$17654, Q = \pixel_proc.z_buffer[125]).
Adding EN signal on $memory\pixel_proc.z_buffer[124]$15114 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[124][2][0]$y$17642, Q = \pixel_proc.z_buffer[124]).
Adding EN signal on $memory\pixel_proc.z_buffer[123]$15112 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[123][2][0]$y$17630, Q = \pixel_proc.z_buffer[123]).
Adding EN signal on $memory\pixel_proc.z_buffer[122]$15110 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[122][2][0]$y$17618, Q = \pixel_proc.z_buffer[122]).
Adding EN signal on $memory\pixel_proc.z_buffer[121]$15108 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[121][2][0]$y$17606, Q = \pixel_proc.z_buffer[121]).
Adding EN signal on $memory\pixel_proc.z_buffer[120]$15106 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[120][2][0]$y$17594, Q = \pixel_proc.z_buffer[120]).
Adding EN signal on $memory\pixel_proc.z_buffer[11]$14888 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[11][2][0]$y$16286, Q = \pixel_proc.z_buffer[11]).
Adding EN signal on $memory\pixel_proc.z_buffer[119]$15104 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[119][2][0]$y$17582, Q = \pixel_proc.z_buffer[119]).
Adding EN signal on $memory\pixel_proc.z_buffer[118]$15102 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[118][2][0]$y$17570, Q = \pixel_proc.z_buffer[118]).
Adding EN signal on $memory\pixel_proc.z_buffer[117]$15100 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[117][2][0]$y$17558, Q = \pixel_proc.z_buffer[117]).
Adding EN signal on $memory\pixel_proc.z_buffer[116]$15098 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[116][2][0]$y$17546, Q = \pixel_proc.z_buffer[116]).
Adding EN signal on $memory\pixel_proc.z_buffer[115]$15096 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[115][2][0]$y$17534, Q = \pixel_proc.z_buffer[115]).
Adding EN signal on $memory\pixel_proc.z_buffer[114]$15094 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[114][2][0]$y$17522, Q = \pixel_proc.z_buffer[114]).
Adding EN signal on $memory\pixel_proc.z_buffer[113]$15092 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[113][2][0]$y$17510, Q = \pixel_proc.z_buffer[113]).
Adding EN signal on $memory\pixel_proc.z_buffer[112]$15090 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[112][2][0]$y$17498, Q = \pixel_proc.z_buffer[112]).
Adding EN signal on $memory\pixel_proc.z_buffer[111]$15088 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[111][2][0]$y$17486, Q = \pixel_proc.z_buffer[111]).
Adding EN signal on $memory\pixel_proc.z_buffer[110]$15086 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[110][2][0]$y$17474, Q = \pixel_proc.z_buffer[110]).
Adding EN signal on $memory\pixel_proc.z_buffer[10]$14886 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[10][2][0]$y$16274, Q = \pixel_proc.z_buffer[10]).
Adding EN signal on $memory\pixel_proc.z_buffer[109]$15084 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[109][2][0]$y$17462, Q = \pixel_proc.z_buffer[109]).
Adding EN signal on $memory\pixel_proc.z_buffer[108]$15082 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[108][2][0]$y$17450, Q = \pixel_proc.z_buffer[108]).
Adding EN signal on $memory\pixel_proc.z_buffer[107]$15080 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[107][2][0]$y$17438, Q = \pixel_proc.z_buffer[107]).
Adding EN signal on $memory\pixel_proc.z_buffer[106]$15078 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[106][2][0]$y$17426, Q = \pixel_proc.z_buffer[106]).
Adding EN signal on $memory\pixel_proc.z_buffer[105]$15076 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[105][2][0]$y$17414, Q = \pixel_proc.z_buffer[105]).
Adding EN signal on $memory\pixel_proc.z_buffer[104]$15074 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[104][2][0]$y$17402, Q = \pixel_proc.z_buffer[104]).
Adding EN signal on $memory\pixel_proc.z_buffer[103]$15072 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[103][2][0]$y$17390, Q = \pixel_proc.z_buffer[103]).
Adding EN signal on $memory\pixel_proc.z_buffer[102]$15070 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[102][2][0]$y$17378, Q = \pixel_proc.z_buffer[102]).
Adding EN signal on $memory\pixel_proc.z_buffer[101]$15068 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[101][2][0]$y$17366, Q = \pixel_proc.z_buffer[101]).
Adding EN signal on $memory\pixel_proc.z_buffer[100]$15066 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[100][2][0]$y$17354, Q = \pixel_proc.z_buffer[100]).
Adding EN signal on $memory\pixel_proc.z_buffer[0]$14866 ($dff) from module raster (D = $memory\pixel_proc.z_buffer$wrmux[0][2][0]$y$16154, Q = \pixel_proc.z_buffer[0]).
Adding EN signal on $memory\pixel_proc.color_buffer[9]$8737 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[9][2][0]$y$11355, Q = \pixel_proc.color_buffer[9]).
Adding EN signal on $memory\pixel_proc.color_buffer[99]$8917 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[99][2][0]$y$12655, Q = \pixel_proc.color_buffer[99]).
Adding EN signal on $memory\pixel_proc.color_buffer[98]$8915 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[98][2][0]$y$12641, Q = \pixel_proc.color_buffer[98]).
Adding EN signal on $memory\pixel_proc.color_buffer[97]$8913 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[97][2][0]$y$12627, Q = \pixel_proc.color_buffer[97]).
Adding EN signal on $memory\pixel_proc.color_buffer[96]$8911 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[96][2][0]$y$12613, Q = \pixel_proc.color_buffer[96]).
Adding EN signal on $memory\pixel_proc.color_buffer[95]$8909 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[95][2][0]$y$12597, Q = \pixel_proc.color_buffer[95]).
Adding EN signal on $memory\pixel_proc.color_buffer[94]$8907 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[94][2][0]$y$12583, Q = \pixel_proc.color_buffer[94]).
Adding EN signal on $memory\pixel_proc.color_buffer[93]$8905 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[93][2][0]$y$12569, Q = \pixel_proc.color_buffer[93]).
Adding EN signal on $memory\pixel_proc.color_buffer[92]$8903 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[92][2][0]$y$12555, Q = \pixel_proc.color_buffer[92]).
Adding EN signal on $memory\pixel_proc.color_buffer[91]$8901 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[91][2][0]$y$12541, Q = \pixel_proc.color_buffer[91]).
Adding EN signal on $memory\pixel_proc.color_buffer[90]$8899 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[90][2][0]$y$12527, Q = \pixel_proc.color_buffer[90]).
Adding EN signal on $memory\pixel_proc.color_buffer[8]$8735 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[8][2][0]$y$11339, Q = \pixel_proc.color_buffer[8]).
Adding EN signal on $memory\pixel_proc.color_buffer[89]$8897 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[89][2][0]$y$12513, Q = \pixel_proc.color_buffer[89]).
Adding EN signal on $memory\pixel_proc.color_buffer[88]$8895 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[88][2][0]$y$12499, Q = \pixel_proc.color_buffer[88]).
Adding EN signal on $memory\pixel_proc.color_buffer[87]$8893 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[87][2][0]$y$12485, Q = \pixel_proc.color_buffer[87]).
Adding EN signal on $memory\pixel_proc.color_buffer[86]$8891 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[86][2][0]$y$12471, Q = \pixel_proc.color_buffer[86]).
Adding EN signal on $memory\pixel_proc.color_buffer[85]$8889 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[85][2][0]$y$12457, Q = \pixel_proc.color_buffer[85]).
Adding EN signal on $memory\pixel_proc.color_buffer[84]$8887 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[84][2][0]$y$12443, Q = \pixel_proc.color_buffer[84]).
Adding EN signal on $memory\pixel_proc.color_buffer[83]$8885 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[83][2][0]$y$12429, Q = \pixel_proc.color_buffer[83]).
Adding EN signal on $memory\pixel_proc.color_buffer[82]$8883 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[82][2][0]$y$12415, Q = \pixel_proc.color_buffer[82]).
Adding EN signal on $memory\pixel_proc.color_buffer[81]$8881 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[81][2][0]$y$12401, Q = \pixel_proc.color_buffer[81]).
Adding EN signal on $memory\pixel_proc.color_buffer[80]$8879 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[80][2][0]$y$12387, Q = \pixel_proc.color_buffer[80]).
Adding EN signal on $memory\pixel_proc.color_buffer[7]$8733 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[7][2][0]$y$11319, Q = \pixel_proc.color_buffer[7]).
Adding EN signal on $memory\pixel_proc.color_buffer[79]$8877 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[79][2][0]$y$12371, Q = \pixel_proc.color_buffer[79]).
Adding EN signal on $memory\pixel_proc.color_buffer[78]$8875 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[78][2][0]$y$12357, Q = \pixel_proc.color_buffer[78]).
Adding EN signal on $memory\pixel_proc.color_buffer[77]$8873 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[77][2][0]$y$12343, Q = \pixel_proc.color_buffer[77]).
Adding EN signal on $memory\pixel_proc.color_buffer[76]$8871 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[76][2][0]$y$12329, Q = \pixel_proc.color_buffer[76]).
Adding EN signal on $memory\pixel_proc.color_buffer[75]$8869 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[75][2][0]$y$12315, Q = \pixel_proc.color_buffer[75]).
Adding EN signal on $memory\pixel_proc.color_buffer[74]$8867 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[74][2][0]$y$12301, Q = \pixel_proc.color_buffer[74]).
Adding EN signal on $memory\pixel_proc.color_buffer[73]$8865 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[73][2][0]$y$12287, Q = \pixel_proc.color_buffer[73]).
Adding EN signal on $memory\pixel_proc.color_buffer[72]$8863 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[72][2][0]$y$12273, Q = \pixel_proc.color_buffer[72]).
Adding EN signal on $memory\pixel_proc.color_buffer[71]$8861 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[71][2][0]$y$12259, Q = \pixel_proc.color_buffer[71]).
Adding EN signal on $memory\pixel_proc.color_buffer[70]$8859 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[70][2][0]$y$12245, Q = \pixel_proc.color_buffer[70]).
Adding EN signal on $memory\pixel_proc.color_buffer[6]$8731 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[6][2][0]$y$11303, Q = \pixel_proc.color_buffer[6]).
Adding EN signal on $memory\pixel_proc.color_buffer[69]$8857 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[69][2][0]$y$12231, Q = \pixel_proc.color_buffer[69]).
Adding EN signal on $memory\pixel_proc.color_buffer[68]$8855 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[68][2][0]$y$12217, Q = \pixel_proc.color_buffer[68]).
Adding EN signal on $memory\pixel_proc.color_buffer[67]$8853 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[67][2][0]$y$12203, Q = \pixel_proc.color_buffer[67]).
Adding EN signal on $memory\pixel_proc.color_buffer[66]$8851 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[66][2][0]$y$12189, Q = \pixel_proc.color_buffer[66]).
Adding EN signal on $memory\pixel_proc.color_buffer[65]$8849 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[65][2][0]$y$12175, Q = \pixel_proc.color_buffer[65]).
Adding EN signal on $memory\pixel_proc.color_buffer[64]$8847 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[64][2][0]$y$12161, Q = \pixel_proc.color_buffer[64]).
Adding EN signal on $memory\pixel_proc.color_buffer[63]$8845 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[63][2][0]$y$12141, Q = \pixel_proc.color_buffer[63]).
Adding EN signal on $memory\pixel_proc.color_buffer[62]$8843 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[62][2][0]$y$12127, Q = \pixel_proc.color_buffer[62]).
Adding EN signal on $memory\pixel_proc.color_buffer[61]$8841 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[61][2][0]$y$12113, Q = \pixel_proc.color_buffer[61]).
Adding EN signal on $memory\pixel_proc.color_buffer[60]$8839 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[60][2][0]$y$12099, Q = \pixel_proc.color_buffer[60]).
Adding EN signal on $memory\pixel_proc.color_buffer[5]$8729 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[5][2][0]$y$11287, Q = \pixel_proc.color_buffer[5]).
Adding EN signal on $memory\pixel_proc.color_buffer[59]$8837 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[59][2][0]$y$12085, Q = \pixel_proc.color_buffer[59]).
Adding EN signal on $memory\pixel_proc.color_buffer[58]$8835 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[58][2][0]$y$12071, Q = \pixel_proc.color_buffer[58]).
Adding EN signal on $memory\pixel_proc.color_buffer[57]$8833 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[57][2][0]$y$12057, Q = \pixel_proc.color_buffer[57]).
Adding EN signal on $memory\pixel_proc.color_buffer[56]$8831 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[56][2][0]$y$12043, Q = \pixel_proc.color_buffer[56]).
Adding EN signal on $memory\pixel_proc.color_buffer[55]$8829 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[55][2][0]$y$12029, Q = \pixel_proc.color_buffer[55]).
Adding EN signal on $memory\pixel_proc.color_buffer[54]$8827 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[54][2][0]$y$12015, Q = \pixel_proc.color_buffer[54]).
Adding EN signal on $memory\pixel_proc.color_buffer[53]$8825 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[53][2][0]$y$12001, Q = \pixel_proc.color_buffer[53]).
Adding EN signal on $memory\pixel_proc.color_buffer[52]$8823 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[52][2][0]$y$11987, Q = \pixel_proc.color_buffer[52]).
Adding EN signal on $memory\pixel_proc.color_buffer[51]$8821 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[51][2][0]$y$11973, Q = \pixel_proc.color_buffer[51]).
Adding EN signal on $memory\pixel_proc.color_buffer[50]$8819 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[50][2][0]$y$11959, Q = \pixel_proc.color_buffer[50]).
Adding EN signal on $memory\pixel_proc.color_buffer[4]$8727 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[4][2][0]$y$11271, Q = \pixel_proc.color_buffer[4]).
Adding EN signal on $memory\pixel_proc.color_buffer[49]$8817 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[49][2][0]$y$11945, Q = \pixel_proc.color_buffer[49]).
Adding EN signal on $memory\pixel_proc.color_buffer[48]$8815 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[48][2][0]$y$11931, Q = \pixel_proc.color_buffer[48]).
Adding EN signal on $memory\pixel_proc.color_buffer[47]$8813 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[47][2][0]$y$11913, Q = \pixel_proc.color_buffer[47]).
Adding EN signal on $memory\pixel_proc.color_buffer[46]$8811 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[46][2][0]$y$11899, Q = \pixel_proc.color_buffer[46]).
Adding EN signal on $memory\pixel_proc.color_buffer[45]$8809 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[45][2][0]$y$11885, Q = \pixel_proc.color_buffer[45]).
Adding EN signal on $memory\pixel_proc.color_buffer[44]$8807 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[44][2][0]$y$11871, Q = \pixel_proc.color_buffer[44]).
Adding EN signal on $memory\pixel_proc.color_buffer[43]$8805 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[43][2][0]$y$11857, Q = \pixel_proc.color_buffer[43]).
Adding EN signal on $memory\pixel_proc.color_buffer[42]$8803 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[42][2][0]$y$11843, Q = \pixel_proc.color_buffer[42]).
Adding EN signal on $memory\pixel_proc.color_buffer[41]$8801 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[41][2][0]$y$11829, Q = \pixel_proc.color_buffer[41]).
Adding EN signal on $memory\pixel_proc.color_buffer[40]$8799 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[40][2][0]$y$11815, Q = \pixel_proc.color_buffer[40]).
Adding EN signal on $memory\pixel_proc.color_buffer[3]$8725 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[3][2][0]$y$11251, Q = \pixel_proc.color_buffer[3]).
Adding EN signal on $memory\pixel_proc.color_buffer[39]$8797 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[39][2][0]$y$11801, Q = \pixel_proc.color_buffer[39]).
Adding EN signal on $memory\pixel_proc.color_buffer[38]$8795 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[38][2][0]$y$11787, Q = \pixel_proc.color_buffer[38]).
Adding EN signal on $memory\pixel_proc.color_buffer[37]$8793 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[37][2][0]$y$11773, Q = \pixel_proc.color_buffer[37]).
Adding EN signal on $memory\pixel_proc.color_buffer[36]$8791 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[36][2][0]$y$11759, Q = \pixel_proc.color_buffer[36]).
Adding EN signal on $memory\pixel_proc.color_buffer[35]$8789 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[35][2][0]$y$11745, Q = \pixel_proc.color_buffer[35]).
Adding EN signal on $memory\pixel_proc.color_buffer[34]$8787 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[34][2][0]$y$11731, Q = \pixel_proc.color_buffer[34]).
Adding EN signal on $memory\pixel_proc.color_buffer[33]$8785 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[33][2][0]$y$11717, Q = \pixel_proc.color_buffer[33]).
Adding EN signal on $memory\pixel_proc.color_buffer[32]$8783 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[32][2][0]$y$11703, Q = \pixel_proc.color_buffer[32]).
Adding EN signal on $memory\pixel_proc.color_buffer[31]$8781 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[31][2][0]$y$11683, Q = \pixel_proc.color_buffer[31]).
Adding EN signal on $memory\pixel_proc.color_buffer[30]$8779 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[30][2][0]$y$11669, Q = \pixel_proc.color_buffer[30]).
Adding EN signal on $memory\pixel_proc.color_buffer[2]$8723 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[2][2][0]$y$11233, Q = \pixel_proc.color_buffer[2]).
Adding EN signal on $memory\pixel_proc.color_buffer[29]$8777 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[29][2][0]$y$11655, Q = \pixel_proc.color_buffer[29]).
Adding EN signal on $memory\pixel_proc.color_buffer[28]$8775 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[28][2][0]$y$11641, Q = \pixel_proc.color_buffer[28]).
Adding EN signal on $memory\pixel_proc.color_buffer[27]$8773 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[27][2][0]$y$11627, Q = \pixel_proc.color_buffer[27]).
Adding EN signal on $memory\pixel_proc.color_buffer[26]$8771 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[26][2][0]$y$11613, Q = \pixel_proc.color_buffer[26]).
Adding EN signal on $memory\pixel_proc.color_buffer[25]$8769 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[25][2][0]$y$11599, Q = \pixel_proc.color_buffer[25]).
Adding EN signal on $memory\pixel_proc.color_buffer[255]$9229 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[255][2][0]$y$14865, Q = \pixel_proc.color_buffer[255]).
Adding EN signal on $memory\pixel_proc.color_buffer[254]$9227 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[254][2][0]$y$14851, Q = \pixel_proc.color_buffer[254]).
Adding EN signal on $memory\pixel_proc.color_buffer[253]$9225 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[253][2][0]$y$14837, Q = \pixel_proc.color_buffer[253]).
Adding EN signal on $memory\pixel_proc.color_buffer[252]$9223 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[252][2][0]$y$14823, Q = \pixel_proc.color_buffer[252]).
Adding EN signal on $memory\pixel_proc.color_buffer[251]$9221 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[251][2][0]$y$14809, Q = \pixel_proc.color_buffer[251]).
Adding EN signal on $memory\pixel_proc.color_buffer[250]$9219 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[250][2][0]$y$14795, Q = \pixel_proc.color_buffer[250]).
Adding EN signal on $memory\pixel_proc.color_buffer[24]$8767 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[24][2][0]$y$11585, Q = \pixel_proc.color_buffer[24]).
Adding EN signal on $memory\pixel_proc.color_buffer[249]$9217 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[249][2][0]$y$14781, Q = \pixel_proc.color_buffer[249]).
Adding EN signal on $memory\pixel_proc.color_buffer[248]$9215 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[248][2][0]$y$14767, Q = \pixel_proc.color_buffer[248]).
Adding EN signal on $memory\pixel_proc.color_buffer[247]$9213 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[247][2][0]$y$14753, Q = \pixel_proc.color_buffer[247]).
Adding EN signal on $memory\pixel_proc.color_buffer[246]$9211 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[246][2][0]$y$14739, Q = \pixel_proc.color_buffer[246]).
Adding EN signal on $memory\pixel_proc.color_buffer[245]$9209 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[245][2][0]$y$14725, Q = \pixel_proc.color_buffer[245]).
Adding EN signal on $memory\pixel_proc.color_buffer[244]$9207 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[244][2][0]$y$14711, Q = \pixel_proc.color_buffer[244]).
Adding EN signal on $memory\pixel_proc.color_buffer[243]$9205 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[243][2][0]$y$14697, Q = \pixel_proc.color_buffer[243]).
Adding EN signal on $memory\pixel_proc.color_buffer[242]$9203 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[242][2][0]$y$14683, Q = \pixel_proc.color_buffer[242]).
Adding EN signal on $memory\pixel_proc.color_buffer[241]$9201 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[241][2][0]$y$14669, Q = \pixel_proc.color_buffer[241]).
Adding EN signal on $memory\pixel_proc.color_buffer[240]$9199 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[240][2][0]$y$14655, Q = \pixel_proc.color_buffer[240]).
Adding EN signal on $memory\pixel_proc.color_buffer[23]$8765 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[23][2][0]$y$11571, Q = \pixel_proc.color_buffer[23]).
Adding EN signal on $memory\pixel_proc.color_buffer[239]$9197 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[239][2][0]$y$14639, Q = \pixel_proc.color_buffer[239]).
Adding EN signal on $memory\pixel_proc.color_buffer[238]$9195 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[238][2][0]$y$14625, Q = \pixel_proc.color_buffer[238]).
Adding EN signal on $memory\pixel_proc.color_buffer[237]$9193 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[237][2][0]$y$14611, Q = \pixel_proc.color_buffer[237]).
Adding EN signal on $memory\pixel_proc.color_buffer[236]$9191 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[236][2][0]$y$14597, Q = \pixel_proc.color_buffer[236]).
Adding EN signal on $memory\pixel_proc.color_buffer[235]$9189 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[235][2][0]$y$14583, Q = \pixel_proc.color_buffer[235]).
Adding EN signal on $memory\pixel_proc.color_buffer[234]$9187 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[234][2][0]$y$14569, Q = \pixel_proc.color_buffer[234]).
Adding EN signal on $memory\pixel_proc.color_buffer[233]$9185 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[233][2][0]$y$14555, Q = \pixel_proc.color_buffer[233]).
Adding EN signal on $memory\pixel_proc.color_buffer[232]$9183 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[232][2][0]$y$14541, Q = \pixel_proc.color_buffer[232]).
Adding EN signal on $memory\pixel_proc.color_buffer[231]$9181 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[231][2][0]$y$14527, Q = \pixel_proc.color_buffer[231]).
Adding EN signal on $memory\pixel_proc.color_buffer[230]$9179 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[230][2][0]$y$14513, Q = \pixel_proc.color_buffer[230]).
Adding EN signal on $memory\pixel_proc.color_buffer[22]$8763 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[22][2][0]$y$11557, Q = \pixel_proc.color_buffer[22]).
Adding EN signal on $memory\pixel_proc.color_buffer[229]$9177 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[229][2][0]$y$14499, Q = \pixel_proc.color_buffer[229]).
Adding EN signal on $memory\pixel_proc.color_buffer[228]$9175 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[228][2][0]$y$14485, Q = \pixel_proc.color_buffer[228]).
Adding EN signal on $memory\pixel_proc.color_buffer[227]$9173 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[227][2][0]$y$14471, Q = \pixel_proc.color_buffer[227]).
Adding EN signal on $memory\pixel_proc.color_buffer[226]$9171 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[226][2][0]$y$14457, Q = \pixel_proc.color_buffer[226]).
Adding EN signal on $memory\pixel_proc.color_buffer[225]$9169 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[225][2][0]$y$14443, Q = \pixel_proc.color_buffer[225]).
Adding EN signal on $memory\pixel_proc.color_buffer[224]$9167 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[224][2][0]$y$14429, Q = \pixel_proc.color_buffer[224]).
Adding EN signal on $memory\pixel_proc.color_buffer[223]$9165 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[223][2][0]$y$14413, Q = \pixel_proc.color_buffer[223]).
Adding EN signal on $memory\pixel_proc.color_buffer[222]$9163 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[222][2][0]$y$14399, Q = \pixel_proc.color_buffer[222]).
Adding EN signal on $memory\pixel_proc.color_buffer[221]$9161 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[221][2][0]$y$14385, Q = \pixel_proc.color_buffer[221]).
Adding EN signal on $memory\pixel_proc.color_buffer[220]$9159 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[220][2][0]$y$14371, Q = \pixel_proc.color_buffer[220]).
Adding EN signal on $memory\pixel_proc.color_buffer[21]$8761 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[21][2][0]$y$11543, Q = \pixel_proc.color_buffer[21]).
Adding EN signal on $memory\pixel_proc.color_buffer[219]$9157 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[219][2][0]$y$14357, Q = \pixel_proc.color_buffer[219]).
Adding EN signal on $memory\pixel_proc.color_buffer[218]$9155 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[218][2][0]$y$14343, Q = \pixel_proc.color_buffer[218]).
Adding EN signal on $memory\pixel_proc.color_buffer[217]$9153 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[217][2][0]$y$14329, Q = \pixel_proc.color_buffer[217]).
Adding EN signal on $memory\pixel_proc.color_buffer[216]$9151 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[216][2][0]$y$14315, Q = \pixel_proc.color_buffer[216]).
Adding EN signal on $memory\pixel_proc.color_buffer[215]$9149 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[215][2][0]$y$14301, Q = \pixel_proc.color_buffer[215]).
Adding EN signal on $memory\pixel_proc.color_buffer[214]$9147 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[214][2][0]$y$14287, Q = \pixel_proc.color_buffer[214]).
Adding EN signal on $memory\pixel_proc.color_buffer[213]$9145 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[213][2][0]$y$14273, Q = \pixel_proc.color_buffer[213]).
Adding EN signal on $memory\pixel_proc.color_buffer[212]$9143 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[212][2][0]$y$14259, Q = \pixel_proc.color_buffer[212]).
Adding EN signal on $memory\pixel_proc.color_buffer[211]$9141 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[211][2][0]$y$14245, Q = \pixel_proc.color_buffer[211]).
Adding EN signal on $memory\pixel_proc.color_buffer[210]$9139 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[210][2][0]$y$14231, Q = \pixel_proc.color_buffer[210]).
Adding EN signal on $memory\pixel_proc.color_buffer[20]$8759 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[20][2][0]$y$11529, Q = \pixel_proc.color_buffer[20]).
Adding EN signal on $memory\pixel_proc.color_buffer[209]$9137 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[209][2][0]$y$14217, Q = \pixel_proc.color_buffer[209]).
Adding EN signal on $memory\pixel_proc.color_buffer[208]$9135 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[208][2][0]$y$14203, Q = \pixel_proc.color_buffer[208]).
Adding EN signal on $memory\pixel_proc.color_buffer[207]$9133 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[207][2][0]$y$14187, Q = \pixel_proc.color_buffer[207]).
Adding EN signal on $memory\pixel_proc.color_buffer[206]$9131 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[206][2][0]$y$14173, Q = \pixel_proc.color_buffer[206]).
Adding EN signal on $memory\pixel_proc.color_buffer[205]$9129 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[205][2][0]$y$14159, Q = \pixel_proc.color_buffer[205]).
Adding EN signal on $memory\pixel_proc.color_buffer[204]$9127 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[204][2][0]$y$14145, Q = \pixel_proc.color_buffer[204]).
Adding EN signal on $memory\pixel_proc.color_buffer[203]$9125 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[203][2][0]$y$14131, Q = \pixel_proc.color_buffer[203]).
Adding EN signal on $memory\pixel_proc.color_buffer[202]$9123 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[202][2][0]$y$14117, Q = \pixel_proc.color_buffer[202]).
Adding EN signal on $memory\pixel_proc.color_buffer[201]$9121 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[201][2][0]$y$14103, Q = \pixel_proc.color_buffer[201]).
Adding EN signal on $memory\pixel_proc.color_buffer[200]$9119 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[200][2][0]$y$14089, Q = \pixel_proc.color_buffer[200]).
Adding EN signal on $memory\pixel_proc.color_buffer[1]$8721 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[1][2][0]$y$11213, Q = \pixel_proc.color_buffer[1]).
Adding EN signal on $memory\pixel_proc.color_buffer[19]$8757 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[19][2][0]$y$11515, Q = \pixel_proc.color_buffer[19]).
Adding EN signal on $memory\pixel_proc.color_buffer[199]$9117 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[199][2][0]$y$14075, Q = \pixel_proc.color_buffer[199]).
Adding EN signal on $memory\pixel_proc.color_buffer[198]$9115 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[198][2][0]$y$14061, Q = \pixel_proc.color_buffer[198]).
Adding EN signal on $memory\pixel_proc.color_buffer[197]$9113 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[197][2][0]$y$14047, Q = \pixel_proc.color_buffer[197]).
Adding EN signal on $memory\pixel_proc.color_buffer[196]$9111 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[196][2][0]$y$14033, Q = \pixel_proc.color_buffer[196]).
Adding EN signal on $memory\pixel_proc.color_buffer[195]$9109 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[195][2][0]$y$14019, Q = \pixel_proc.color_buffer[195]).
Adding EN signal on $memory\pixel_proc.color_buffer[194]$9107 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[194][2][0]$y$14005, Q = \pixel_proc.color_buffer[194]).
Adding EN signal on $memory\pixel_proc.color_buffer[193]$9105 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[193][2][0]$y$13991, Q = \pixel_proc.color_buffer[193]).
Adding EN signal on $memory\pixel_proc.color_buffer[192]$9103 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[192][2][0]$y$13977, Q = \pixel_proc.color_buffer[192]).
Adding EN signal on $memory\pixel_proc.color_buffer[191]$9101 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[191][2][0]$y$13959, Q = \pixel_proc.color_buffer[191]).
Adding EN signal on $memory\pixel_proc.color_buffer[190]$9099 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[190][2][0]$y$13945, Q = \pixel_proc.color_buffer[190]).
Adding EN signal on $memory\pixel_proc.color_buffer[18]$8755 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[18][2][0]$y$11501, Q = \pixel_proc.color_buffer[18]).
Adding EN signal on $memory\pixel_proc.color_buffer[189]$9097 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[189][2][0]$y$13931, Q = \pixel_proc.color_buffer[189]).
Adding EN signal on $memory\pixel_proc.color_buffer[188]$9095 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[188][2][0]$y$13917, Q = \pixel_proc.color_buffer[188]).
Adding EN signal on $memory\pixel_proc.color_buffer[187]$9093 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[187][2][0]$y$13903, Q = \pixel_proc.color_buffer[187]).
Adding EN signal on $memory\pixel_proc.color_buffer[186]$9091 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[186][2][0]$y$13889, Q = \pixel_proc.color_buffer[186]).
Adding EN signal on $memory\pixel_proc.color_buffer[185]$9089 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[185][2][0]$y$13875, Q = \pixel_proc.color_buffer[185]).
Adding EN signal on $memory\pixel_proc.color_buffer[184]$9087 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[184][2][0]$y$13861, Q = \pixel_proc.color_buffer[184]).
Adding EN signal on $memory\pixel_proc.color_buffer[183]$9085 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[183][2][0]$y$13847, Q = \pixel_proc.color_buffer[183]).
Adding EN signal on $memory\pixel_proc.color_buffer[182]$9083 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[182][2][0]$y$13833, Q = \pixel_proc.color_buffer[182]).
Adding EN signal on $memory\pixel_proc.color_buffer[181]$9081 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[181][2][0]$y$13819, Q = \pixel_proc.color_buffer[181]).
Adding EN signal on $memory\pixel_proc.color_buffer[180]$9079 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[180][2][0]$y$13805, Q = \pixel_proc.color_buffer[180]).
Adding EN signal on $memory\pixel_proc.color_buffer[17]$8753 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[17][2][0]$y$11487, Q = \pixel_proc.color_buffer[17]).
Adding EN signal on $memory\pixel_proc.color_buffer[179]$9077 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[179][2][0]$y$13791, Q = \pixel_proc.color_buffer[179]).
Adding EN signal on $memory\pixel_proc.color_buffer[178]$9075 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[178][2][0]$y$13777, Q = \pixel_proc.color_buffer[178]).
Adding EN signal on $memory\pixel_proc.color_buffer[177]$9073 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[177][2][0]$y$13763, Q = \pixel_proc.color_buffer[177]).
Adding EN signal on $memory\pixel_proc.color_buffer[176]$9071 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[176][2][0]$y$13749, Q = \pixel_proc.color_buffer[176]).
Adding EN signal on $memory\pixel_proc.color_buffer[175]$9069 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[175][2][0]$y$13733, Q = \pixel_proc.color_buffer[175]).
Adding EN signal on $memory\pixel_proc.color_buffer[174]$9067 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[174][2][0]$y$13719, Q = \pixel_proc.color_buffer[174]).
Adding EN signal on $memory\pixel_proc.color_buffer[173]$9065 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[173][2][0]$y$13705, Q = \pixel_proc.color_buffer[173]).
Adding EN signal on $memory\pixel_proc.color_buffer[172]$9063 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[172][2][0]$y$13691, Q = \pixel_proc.color_buffer[172]).
Adding EN signal on $memory\pixel_proc.color_buffer[171]$9061 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[171][2][0]$y$13677, Q = \pixel_proc.color_buffer[171]).
Adding EN signal on $memory\pixel_proc.color_buffer[170]$9059 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[170][2][0]$y$13663, Q = \pixel_proc.color_buffer[170]).
Adding EN signal on $memory\pixel_proc.color_buffer[16]$8751 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[16][2][0]$y$11473, Q = \pixel_proc.color_buffer[16]).
Adding EN signal on $memory\pixel_proc.color_buffer[169]$9057 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[169][2][0]$y$13649, Q = \pixel_proc.color_buffer[169]).
Adding EN signal on $memory\pixel_proc.color_buffer[168]$9055 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[168][2][0]$y$13635, Q = \pixel_proc.color_buffer[168]).
Adding EN signal on $memory\pixel_proc.color_buffer[167]$9053 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[167][2][0]$y$13621, Q = \pixel_proc.color_buffer[167]).
Adding EN signal on $memory\pixel_proc.color_buffer[166]$9051 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[166][2][0]$y$13607, Q = \pixel_proc.color_buffer[166]).
Adding EN signal on $memory\pixel_proc.color_buffer[165]$9049 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[165][2][0]$y$13593, Q = \pixel_proc.color_buffer[165]).
Adding EN signal on $memory\pixel_proc.color_buffer[164]$9047 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[164][2][0]$y$13579, Q = \pixel_proc.color_buffer[164]).
Adding EN signal on $memory\pixel_proc.color_buffer[163]$9045 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[163][2][0]$y$13565, Q = \pixel_proc.color_buffer[163]).
Adding EN signal on $memory\pixel_proc.color_buffer[162]$9043 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[162][2][0]$y$13551, Q = \pixel_proc.color_buffer[162]).
Adding EN signal on $memory\pixel_proc.color_buffer[161]$9041 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[161][2][0]$y$13537, Q = \pixel_proc.color_buffer[161]).
Adding EN signal on $memory\pixel_proc.color_buffer[160]$9039 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[160][2][0]$y$13523, Q = \pixel_proc.color_buffer[160]).
Adding EN signal on $memory\pixel_proc.color_buffer[15]$8749 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[15][2][0]$y$11453, Q = \pixel_proc.color_buffer[15]).
Adding EN signal on $memory\pixel_proc.color_buffer[159]$9037 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[159][2][0]$y$13507, Q = \pixel_proc.color_buffer[159]).
Adding EN signal on $memory\pixel_proc.color_buffer[158]$9035 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[158][2][0]$y$13493, Q = \pixel_proc.color_buffer[158]).
Adding EN signal on $memory\pixel_proc.color_buffer[157]$9033 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[157][2][0]$y$13479, Q = \pixel_proc.color_buffer[157]).
Adding EN signal on $memory\pixel_proc.color_buffer[156]$9031 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[156][2][0]$y$13465, Q = \pixel_proc.color_buffer[156]).
Adding EN signal on $memory\pixel_proc.color_buffer[155]$9029 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[155][2][0]$y$13451, Q = \pixel_proc.color_buffer[155]).
Adding EN signal on $memory\pixel_proc.color_buffer[154]$9027 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[154][2][0]$y$13437, Q = \pixel_proc.color_buffer[154]).
Adding EN signal on $memory\pixel_proc.color_buffer[153]$9025 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[153][2][0]$y$13423, Q = \pixel_proc.color_buffer[153]).
Adding EN signal on $memory\pixel_proc.color_buffer[152]$9023 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[152][2][0]$y$13409, Q = \pixel_proc.color_buffer[152]).
Adding EN signal on $memory\pixel_proc.color_buffer[151]$9021 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[151][2][0]$y$13395, Q = \pixel_proc.color_buffer[151]).
Adding EN signal on $memory\pixel_proc.color_buffer[150]$9019 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[150][2][0]$y$13381, Q = \pixel_proc.color_buffer[150]).
Adding EN signal on $memory\pixel_proc.color_buffer[14]$8747 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[14][2][0]$y$11437, Q = \pixel_proc.color_buffer[14]).
Adding EN signal on $memory\pixel_proc.color_buffer[149]$9017 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[149][2][0]$y$13367, Q = \pixel_proc.color_buffer[149]).
Adding EN signal on $memory\pixel_proc.color_buffer[148]$9015 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[148][2][0]$y$13353, Q = \pixel_proc.color_buffer[148]).
Adding EN signal on $memory\pixel_proc.color_buffer[147]$9013 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[147][2][0]$y$13339, Q = \pixel_proc.color_buffer[147]).
Adding EN signal on $memory\pixel_proc.color_buffer[146]$9011 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[146][2][0]$y$13325, Q = \pixel_proc.color_buffer[146]).
Adding EN signal on $memory\pixel_proc.color_buffer[145]$9009 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[145][2][0]$y$13311, Q = \pixel_proc.color_buffer[145]).
Adding EN signal on $memory\pixel_proc.color_buffer[144]$9007 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[144][2][0]$y$13297, Q = \pixel_proc.color_buffer[144]).
Adding EN signal on $memory\pixel_proc.color_buffer[143]$9005 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[143][2][0]$y$13281, Q = \pixel_proc.color_buffer[143]).
Adding EN signal on $memory\pixel_proc.color_buffer[142]$9003 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[142][2][0]$y$13267, Q = \pixel_proc.color_buffer[142]).
Adding EN signal on $memory\pixel_proc.color_buffer[141]$9001 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[141][2][0]$y$13253, Q = \pixel_proc.color_buffer[141]).
Adding EN signal on $memory\pixel_proc.color_buffer[140]$8999 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[140][2][0]$y$13239, Q = \pixel_proc.color_buffer[140]).
Adding EN signal on $memory\pixel_proc.color_buffer[13]$8745 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[13][2][0]$y$11421, Q = \pixel_proc.color_buffer[13]).
Adding EN signal on $memory\pixel_proc.color_buffer[139]$8997 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[139][2][0]$y$13225, Q = \pixel_proc.color_buffer[139]).
Adding EN signal on $memory\pixel_proc.color_buffer[138]$8995 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[138][2][0]$y$13211, Q = \pixel_proc.color_buffer[138]).
Adding EN signal on $memory\pixel_proc.color_buffer[137]$8993 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[137][2][0]$y$13197, Q = \pixel_proc.color_buffer[137]).
Adding EN signal on $memory\pixel_proc.color_buffer[136]$8991 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[136][2][0]$y$13183, Q = \pixel_proc.color_buffer[136]).
Adding EN signal on $memory\pixel_proc.color_buffer[135]$8989 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[135][2][0]$y$13169, Q = \pixel_proc.color_buffer[135]).
Adding EN signal on $memory\pixel_proc.color_buffer[134]$8987 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[134][2][0]$y$13155, Q = \pixel_proc.color_buffer[134]).
Adding EN signal on $memory\pixel_proc.color_buffer[133]$8985 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[133][2][0]$y$13141, Q = \pixel_proc.color_buffer[133]).
Adding EN signal on $memory\pixel_proc.color_buffer[132]$8983 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[132][2][0]$y$13127, Q = \pixel_proc.color_buffer[132]).
Adding EN signal on $memory\pixel_proc.color_buffer[131]$8981 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[131][2][0]$y$13113, Q = \pixel_proc.color_buffer[131]).
Adding EN signal on $memory\pixel_proc.color_buffer[130]$8979 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[130][2][0]$y$13099, Q = \pixel_proc.color_buffer[130]).
Adding EN signal on $memory\pixel_proc.color_buffer[12]$8743 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[12][2][0]$y$11405, Q = \pixel_proc.color_buffer[12]).
Adding EN signal on $memory\pixel_proc.color_buffer[129]$8977 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[129][2][0]$y$13085, Q = \pixel_proc.color_buffer[129]).
Adding EN signal on $memory\pixel_proc.color_buffer[128]$8975 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[128][2][0]$y$13071, Q = \pixel_proc.color_buffer[128]).
Adding EN signal on $memory\pixel_proc.color_buffer[127]$8973 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[127][2][0]$y$13049, Q = \pixel_proc.color_buffer[127]).
Adding EN signal on $memory\pixel_proc.color_buffer[126]$8971 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[126][2][0]$y$13035, Q = \pixel_proc.color_buffer[126]).
Adding EN signal on $memory\pixel_proc.color_buffer[125]$8969 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[125][2][0]$y$13021, Q = \pixel_proc.color_buffer[125]).
Adding EN signal on $memory\pixel_proc.color_buffer[124]$8967 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[124][2][0]$y$13007, Q = \pixel_proc.color_buffer[124]).
Adding EN signal on $memory\pixel_proc.color_buffer[123]$8965 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[123][2][0]$y$12993, Q = \pixel_proc.color_buffer[123]).
Adding EN signal on $memory\pixel_proc.color_buffer[122]$8963 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[122][2][0]$y$12979, Q = \pixel_proc.color_buffer[122]).
Adding EN signal on $memory\pixel_proc.color_buffer[121]$8961 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[121][2][0]$y$12965, Q = \pixel_proc.color_buffer[121]).
Adding EN signal on $memory\pixel_proc.color_buffer[120]$8959 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[120][2][0]$y$12951, Q = \pixel_proc.color_buffer[120]).
Adding EN signal on $memory\pixel_proc.color_buffer[11]$8741 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[11][2][0]$y$11387, Q = \pixel_proc.color_buffer[11]).
Adding EN signal on $memory\pixel_proc.color_buffer[119]$8957 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[119][2][0]$y$12937, Q = \pixel_proc.color_buffer[119]).
Adding EN signal on $memory\pixel_proc.color_buffer[118]$8955 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[118][2][0]$y$12923, Q = \pixel_proc.color_buffer[118]).
Adding EN signal on $memory\pixel_proc.color_buffer[117]$8953 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[117][2][0]$y$12909, Q = \pixel_proc.color_buffer[117]).
Adding EN signal on $memory\pixel_proc.color_buffer[116]$8951 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[116][2][0]$y$12895, Q = \pixel_proc.color_buffer[116]).
Adding EN signal on $memory\pixel_proc.color_buffer[115]$8949 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[115][2][0]$y$12881, Q = \pixel_proc.color_buffer[115]).
Adding EN signal on $memory\pixel_proc.color_buffer[114]$8947 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[114][2][0]$y$12867, Q = \pixel_proc.color_buffer[114]).
Adding EN signal on $memory\pixel_proc.color_buffer[113]$8945 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[113][2][0]$y$12853, Q = \pixel_proc.color_buffer[113]).
Adding EN signal on $memory\pixel_proc.color_buffer[112]$8943 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[112][2][0]$y$12839, Q = \pixel_proc.color_buffer[112]).
Adding EN signal on $memory\pixel_proc.color_buffer[111]$8941 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[111][2][0]$y$12823, Q = \pixel_proc.color_buffer[111]).
Adding EN signal on $memory\pixel_proc.color_buffer[110]$8939 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[110][2][0]$y$12809, Q = \pixel_proc.color_buffer[110]).
Adding EN signal on $memory\pixel_proc.color_buffer[10]$8739 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[10][2][0]$y$11371, Q = \pixel_proc.color_buffer[10]).
Adding EN signal on $memory\pixel_proc.color_buffer[109]$8937 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[109][2][0]$y$12795, Q = \pixel_proc.color_buffer[109]).
Adding EN signal on $memory\pixel_proc.color_buffer[108]$8935 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[108][2][0]$y$12781, Q = \pixel_proc.color_buffer[108]).
Adding EN signal on $memory\pixel_proc.color_buffer[107]$8933 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[107][2][0]$y$12767, Q = \pixel_proc.color_buffer[107]).
Adding EN signal on $memory\pixel_proc.color_buffer[106]$8931 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[106][2][0]$y$12753, Q = \pixel_proc.color_buffer[106]).
Adding EN signal on $memory\pixel_proc.color_buffer[105]$8929 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[105][2][0]$y$12739, Q = \pixel_proc.color_buffer[105]).
Adding EN signal on $memory\pixel_proc.color_buffer[104]$8927 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[104][2][0]$y$12725, Q = \pixel_proc.color_buffer[104]).
Adding EN signal on $memory\pixel_proc.color_buffer[103]$8925 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[103][2][0]$y$12711, Q = \pixel_proc.color_buffer[103]).
Adding EN signal on $memory\pixel_proc.color_buffer[102]$8923 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[102][2][0]$y$12697, Q = \pixel_proc.color_buffer[102]).
Adding EN signal on $memory\pixel_proc.color_buffer[101]$8921 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[101][2][0]$y$12683, Q = \pixel_proc.color_buffer[101]).
Adding EN signal on $memory\pixel_proc.color_buffer[100]$8919 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[100][2][0]$y$12669, Q = \pixel_proc.color_buffer[100]).
Adding EN signal on $memory\pixel_proc.color_buffer[0]$8719 ($dff) from module raster (D = $memory\pixel_proc.color_buffer$wrmux[0][2][0]$y$11193, Q = \pixel_proc.color_buffer[0]).
Adding EN signal on $memory\axel_f.buffer[3]$8667 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 24'000000000000000000000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_0_z \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_1_z \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_delta_2_z \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[3]).
Adding EN signal on $memory\axel_f.buffer[2]$8665 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 24'000000000000000000000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_0_z \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_1_z \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_delta_2_z \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[2]).
Adding EN signal on $memory\axel_f.buffer[1]$8663 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 24'000000000000000000000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_0_z \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_1_z \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_delta_2_z \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[1]).
Adding EN signal on $memory\axel_f.buffer[0]$8661 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 24'000000000000000000000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_0_z \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_1_z \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_delta_2_z \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[0]).
Setting constant 0-bit at position 323 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 324 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 325 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 326 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 327 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 328 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 329 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 330 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 331 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 332 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 333 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 334 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 335 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 336 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 337 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 338 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 339 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 340 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 341 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 342 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 343 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 344 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 345 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 346 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 352 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 353 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 354 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 355 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 356 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 357 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 358 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 359 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 360 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 361 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 362 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 369 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 370 on $auto$ff.cc:266:slice$20769 ($dffe) from module raster.
Setting constant 0-bit at position 323 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 324 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 325 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 326 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 327 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 328 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 329 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 330 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 331 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 332 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 333 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 334 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 335 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 336 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 337 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 338 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 339 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 340 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 341 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 342 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 343 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 344 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 345 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 346 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 352 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 353 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 354 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 355 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 356 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 357 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 358 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 359 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 360 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 361 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 362 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 369 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 370 on $auto$ff.cc:266:slice$20768 ($dffe) from module raster.
Setting constant 0-bit at position 323 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 324 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 325 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 326 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 327 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 328 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 329 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 330 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 331 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 332 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 333 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 334 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 335 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 336 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 337 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 338 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 339 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 340 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 341 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 342 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 343 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 344 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 345 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 346 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 352 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 353 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 354 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 355 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 356 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 357 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 358 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 359 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 360 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 361 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 362 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 369 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 370 on $auto$ff.cc:266:slice$20767 ($dffe) from module raster.
Setting constant 0-bit at position 323 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 324 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 325 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 326 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 327 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 328 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 329 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 330 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 331 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 332 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 333 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 334 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 335 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 336 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 337 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 338 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 339 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 340 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 341 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 342 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 343 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 344 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 345 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 346 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 352 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 353 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 354 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 355 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 356 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 357 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 358 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 359 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 360 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 361 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 362 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 369 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.
Setting constant 0-bit at position 370 on $auto$ff.cc:266:slice$20766 ($dffe) from module raster.

112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 4 unused cells and 8 unused wires.
<suppressed ~5 debug messages>

113. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~514 debug messages>

114. Rerunning OPT passes. (Maybe there is more to doâ€¦)

115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~530 debug messages>

116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $memory\axel_f.buffer$rdmux[0][1][0]$8672:
      Old ports: A={ 2'00 \axel_f.buffer[0] [368:363] 11'00000000000 \axel_f.buffer[0] [351:347] 24'000000000000000000000000 \axel_f.buffer[0] [322:0] }, B={ 2'00 \axel_f.buffer[1] [368:363] 11'00000000000 \axel_f.buffer[1] [351:347] 24'000000000000000000000000 \axel_f.buffer[1] [322:0] }, Y=$memory\axel_f.buffer$rdmux[0][0][0]$a$8670
      New ports: A={ \axel_f.buffer[0] [368:363] \axel_f.buffer[0] [351:347] \axel_f.buffer[0] [322:0] }, B={ \axel_f.buffer[1] [368:363] \axel_f.buffer[1] [351:347] \axel_f.buffer[1] [322:0] }, Y={ $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [368:363] $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [351:347] $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [322:0] }
      New connections: { $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [370:369] $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [362:352] $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [346:323] } = 37'0000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $memory\axel_f.buffer$rdmux[0][1][1]$8675:
      Old ports: A={ 2'00 \axel_f.buffer[2] [368:363] 11'00000000000 \axel_f.buffer[2] [351:347] 24'000000000000000000000000 \axel_f.buffer[2] [322:0] }, B={ 2'00 \axel_f.buffer[3] [368:363] 11'00000000000 \axel_f.buffer[3] [351:347] 24'000000000000000000000000 \axel_f.buffer[3] [322:0] }, Y=$memory\axel_f.buffer$rdmux[0][0][0]$b$8671
      New ports: A={ \axel_f.buffer[2] [368:363] \axel_f.buffer[2] [351:347] \axel_f.buffer[2] [322:0] }, B={ \axel_f.buffer[3] [368:363] \axel_f.buffer[3] [351:347] \axel_f.buffer[3] [322:0] }, Y={ $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [368:363] $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [351:347] $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [322:0] }
      New connections: { $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [370:369] $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [362:352] $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [346:323] } = 37'0000000000000000000000000000000000000
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $memory\axel_f.buffer$rdmux[0][0][0]$8669:
      Old ports: A=$memory\axel_f.buffer$rdmux[0][0][0]$a$8670, B=$memory\axel_f.buffer$rdmux[0][0][0]$b$8671, Y=$flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879_DATA
      New ports: A={ $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [368:363] $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [351:347] $memory\axel_f.buffer$rdmux[0][0][0]$a$8670 [322:0] }, B={ $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [368:363] $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [351:347] $memory\axel_f.buffer$rdmux[0][0][0]$b$8671 [322:0] }, Y={ $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879_DATA [368:363] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879_DATA [351:347] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879_DATA [322:0] }
      New connections: { $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879_DATA [370:369] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879_DATA [362:352] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:76$1879_DATA [346:323] } = 37'0000000000000000000000000000000000000
  Optimizing cells in module \raster.
Performed a total of 3 changes.

117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~768 debug messages>
Removed a total of 256 cells.

118. Executing OPT_SHARE pass.

119. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$19686 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[193], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19416 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[43], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19419 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[42], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19422 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[41], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19425 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[40], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19428 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[3], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19431 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[39], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19434 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[38], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19437 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[37], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19440 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[36], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19443 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[35], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19689 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[192], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19446 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[34], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19449 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[33], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19452 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[32], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19455 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[31], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19458 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[30], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19461 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[2], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19464 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[29], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19467 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[28], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19470 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[27], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19473 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[26], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19692 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[191], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19476 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[25], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19479 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[255], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19482 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[254], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19485 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[253], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19488 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[252], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19491 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[251], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19494 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[250], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19497 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[24], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19500 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[249], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19503 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[248], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19695 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[190], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19506 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[247], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19509 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[246], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19512 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[245], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19515 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[244], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19518 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[243], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19521 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[242], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19524 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[241], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19527 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[240], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19530 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[23], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19533 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[239], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19698 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[18], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19536 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[238], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19539 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[237], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19542 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[236], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19545 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[235], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19548 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[234], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19551 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[233], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19554 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[232], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19557 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[231], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19560 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[230], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19563 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[22], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19701 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[189], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19566 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[229], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19569 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[228], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19572 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[227], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19575 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[226], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19578 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[225], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19581 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[224], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19584 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[223], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19587 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[222], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19590 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[221], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19593 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[220], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19704 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[188], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19596 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[21], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19599 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[219], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19602 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[218], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19605 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[217], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19608 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[216], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19611 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[215], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19614 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[214], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19617 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[213], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19620 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[212], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19623 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[211], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19707 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[187], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19626 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[210], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19629 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[20], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19632 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[209], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19635 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[208], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19638 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[207], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19641 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[206], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19644 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[205], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19647 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[204], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19650 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[203], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19653 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[202], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19710 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[186], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19656 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[201], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19659 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[200], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19662 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[1], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19665 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[19], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19230 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[9], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19233 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[99], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19668 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[199], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19236 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[98], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19239 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[97], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19242 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[96], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19245 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[95], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19248 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[94], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19251 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[93], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19254 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[92], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19257 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[91], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19260 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[90], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19263 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[8], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19671 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[198], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19266 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[89], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19269 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[88], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19272 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[87], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19275 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[86], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19278 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[85], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19281 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[84], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19284 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[83], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19287 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[82], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19290 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[81], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19293 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[80], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19674 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[197], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19296 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[7], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19299 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[79], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19302 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[78], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19305 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[77], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19308 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[76], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19311 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[75], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19314 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[74], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19317 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[73], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19320 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[72], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19323 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[71], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19677 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[196], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19326 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[70], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19329 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[6], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19332 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[69], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19335 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[68], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19338 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[67], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19341 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[66], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19344 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[65], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19347 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[64], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19350 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[63], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19353 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[62], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19680 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[195], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19356 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[61], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19359 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[60], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19362 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[5], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19365 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[59], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19368 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[58], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19371 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[57], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19374 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[56], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19377 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[55], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19380 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[54], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19383 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[53], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19683 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[194], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19386 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[52], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19389 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[51], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19392 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[50], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19395 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[4], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19398 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[49], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19401 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[48], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19404 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[47], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19407 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[46], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19410 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[45], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19413 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[44], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19713 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[185], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20235 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[28], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19893 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[130], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19896 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[12], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19899 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[129], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19902 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[128], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19905 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[127], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19908 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[126], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19911 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[125], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19917 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[123], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19914 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[124], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19989 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[101], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20238 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[27], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19992 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[100], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19995 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[0], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20001 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[99], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20004 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[98], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20007 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[97], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20010 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[96], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20013 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[95], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20016 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[94], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20019 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[93], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20022 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[92], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20241 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[26], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20025 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[91], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20028 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[90], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20031 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20034 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[89], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20037 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[88], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20040 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[87], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20043 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[86], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20046 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[85], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20049 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[84], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20052 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[83], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20244 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[25], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20055 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[82], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20058 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[81], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20061 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[80], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20064 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[7], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20067 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[79], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20070 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[78], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20073 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[77], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20076 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[76], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20079 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[75], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20082 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[74], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20247 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[255], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20085 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[73], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20088 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[72], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20091 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[71], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20094 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[70], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20097 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[6], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20100 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[69], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20103 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[68], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20106 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[67], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20109 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[66], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20112 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[65], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20250 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[254], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20115 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[64], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20118 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[63], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20121 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[62], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20124 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[61], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20127 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[60], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20130 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[5], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20133 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[59], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20136 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[58], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20139 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[57], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20142 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[56], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20253 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[253], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20145 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[55], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20148 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[54], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20151 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[53], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20154 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[52], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20157 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[51], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20160 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[50], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20163 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[4], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20166 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[49], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20169 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[48], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20172 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[47], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20256 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[252], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20175 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[46], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20178 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[45], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20181 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[44], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20184 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[43], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20187 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[42], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19716 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[184], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19719 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[183], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19722 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[182], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19725 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[181], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19728 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[180], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19731 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[17], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20190 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[41], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19734 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[179], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19737 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[178], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19740 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[177], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19743 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[176], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19746 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[175], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19749 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[174], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19920 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[122], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19923 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[121], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19926 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[120], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19929 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[11], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20193 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[40], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19932 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[119], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19935 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[118], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19938 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[117], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19941 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[116], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19944 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[115], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19947 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[114], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19950 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[113], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19953 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[112], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19956 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[111], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19959 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[110], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20196 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[3], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19962 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[10], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19965 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[109], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19968 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[108], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19971 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[107], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19974 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[106], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19977 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[105], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19980 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[104], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19983 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[103], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19986 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[102], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19998 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[9], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20199 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[39], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20265 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20268 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[249], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20271 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[248], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20274 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[247], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20277 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[246], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20280 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[245], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20283 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[244], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20286 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[243], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20289 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[242], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20292 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[241], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20202 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[38], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20295 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[240], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20298 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[23], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20301 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[239], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20304 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[238], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20307 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[237], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20310 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[236], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20313 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[235], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20316 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[234], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20319 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[233], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20322 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[232], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20259 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[251], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20205 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[37], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20325 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[231], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20328 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[230], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20331 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[22], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20334 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[229], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20337 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[228], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20340 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[227], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20343 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[226], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20346 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[225], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20349 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[224], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20352 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[223], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20208 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[36], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20355 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[222], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20358 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[221], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20361 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[220], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20364 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[21], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20367 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[219], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20370 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[218], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20373 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[217], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20376 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[216], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20379 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[215], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20382 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[214], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20211 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[35], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20385 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[213], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20388 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[212], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20391 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[211], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20394 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[210], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20397 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[20], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20400 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[209], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20403 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[208], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20406 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[207], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20409 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[206], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20412 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[205], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20214 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[34], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20415 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[204], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20418 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[203], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20421 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[202], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20424 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[201], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20427 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[200], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20430 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[1], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20433 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[19], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20436 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[199], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20439 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[198], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20442 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[197], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20217 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[33], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20445 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[196], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20448 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[195], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20451 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[194], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20454 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[193], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20457 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[192], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20460 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[191], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20463 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[190], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20466 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[18], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20469 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[189], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20472 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[188], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20220 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[32], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20475 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[187], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20478 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[186], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20481 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[185], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19752 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[173], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19755 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[172], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19758 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[171], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19761 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[170], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19764 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[16], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19767 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[169], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19770 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[168], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20223 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[31], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19773 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[167], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19776 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[166], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19779 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[165], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19782 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[164], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19785 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[163], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19788 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[162], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19791 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[161], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19794 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[160], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19797 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[15], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19800 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[159], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20226 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[30], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19803 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[158], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19806 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[157], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19809 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[156], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19812 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[155], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19815 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[154], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19818 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[153], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19821 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[152], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19824 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[151], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19827 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[150], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19830 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[14], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20229 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[2], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19833 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[149], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19836 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[148], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19839 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[147], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19842 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[146], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19845 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[145], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19848 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[144], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19851 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[143], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19854 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[142], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19857 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[141], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19860 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[140], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20232 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[29], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19863 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[13], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19866 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[139], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19869 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[138], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19872 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[137], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19875 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[136], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19878 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[135], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19881 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[134], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19884 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[133], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19887 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[132], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$19890 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8552, Q = \pixel_proc.z_buffer[131], rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$20262 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[250], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20763 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20760 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[100], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20757 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[101], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20754 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[102], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20751 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[103], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20748 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[104], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20745 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[105], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20742 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[106], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20739 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[107], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20736 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[108], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20733 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[109], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20730 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[10], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20727 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[110], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20724 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[111], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20721 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[112], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20718 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[113], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20715 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[114], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20712 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[115], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20709 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[116], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20706 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[117], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20703 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[118], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20700 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[119], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20697 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[11], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20694 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[120], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20691 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[121], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20688 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[122], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20685 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[123], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20682 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[124], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20679 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[125], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20676 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[126], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20673 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[127], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20670 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[128], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20667 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[129], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20664 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[12], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20661 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[130], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20658 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[131], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20655 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[132], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20652 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[133], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20649 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[134], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20646 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[135], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20643 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[136], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20640 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[137], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20637 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[138], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20634 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[139], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20631 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[13], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20628 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[140], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20625 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[141], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20622 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[142], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20619 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[143], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20616 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[144], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20613 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[145], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20610 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[146], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20607 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[147], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20604 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[148], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20601 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[149], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20598 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[14], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20595 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[150], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20592 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[151], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20589 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[152], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20586 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[153], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20583 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[154], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20580 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[155], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20577 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[156], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20574 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[157], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20571 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[158], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20568 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[159], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20565 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[15], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20562 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[160], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20559 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[161], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20556 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[162], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20553 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[163], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20550 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[164], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20547 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[165], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20544 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[166], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20541 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[167], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20538 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[168], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20535 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[169], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20532 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20529 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[170], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20526 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[171], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20523 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[172], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20520 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[173], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20517 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[174], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20514 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[175], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20511 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[176], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20508 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[177], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20505 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[178], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20502 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[179], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20499 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[17], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20496 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[180], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20493 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[181], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20490 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[182], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20487 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[183], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$20484 ($dffe) from module raster (D = $auto$rtlil.cc:2874:Mux$8544, Q = \pixel_proc.color_buffer[184], rval = 8'00000000).

120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 512 unused cells and 1280 unused wires.
<suppressed ~513 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

122. Rerunning OPT passes. (Maybe there is more to doâ€¦)

123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

126. Executing OPT_SHARE pass.

127. Executing OPT_DFF pass (perform DFF optimizations).

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

129. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

130. Executing TECHMAP pass (map to technology primitives).

130.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

130.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper maccmap for cells of type $macc.
  add { \pixel_proc.dzdy 4'0000 } (20 bits, signed)
  add { \pixel_proc.dzdx 4'0000 } (20 bits, signed)
  sub { \pixel_proc.dzdx 8'00000000 } (24 bits, signed)
Using template $paramod$ee1a6f885509cf323a6820ff1379ff6e5dc2e005\_90_alu for cells of type $alu.
Using template $paramod$0bf04506aae5af81fd59b23c0850afdf0e51a7c4\_90_alu for cells of type $alu.
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_div for cells of type $div.
Using template $paramod$c4ef20b21801b37ea2d65c32a05dfe56e84a870d\_90_alu for cells of type $alu.
  add \pixel_proc.edge_2 (32 bits, signed)
  sub { $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1832_Y [23:4] 4'0000 } (32 bits, unsigned)
  sub { \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47] \pixel_proc.delta_2 [47:32] 4'0000 } (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \tile_proc.delta_0 [31:16] * \tile_proc.delta_2 [47:32] (16x16 bits, signed)
  sub \tile_proc.delta_0 [47:32] * \tile_proc.delta_2 [31:16] (16x16 bits, signed)
  add \tile_proc.delta_0 [47:32] * \tile_proc.delta_2 [15:0] (16x16 bits, signed)
  sub \tile_proc.delta_0 [15:0] * \tile_proc.delta_2 [47:32] (16x16 bits, signed)
  add $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2101_Y * \tile_proc.temp_delta_0 [31:16] (16x16 bits, signed)
  sub $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2102_Y * \tile_proc.temp_delta_0 [47:32] (16x16 bits, signed)
Using template $paramod$13af8647c77e729ed06865326d92d4fb9a260956\_90_alu for cells of type $alu.
  add { \v0_z 4'0000 } (20 bits, signed)
  sub { $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:383$2132_Y [15:8] \v0_y [7:0] } * \tile_proc.dzdy (16x16 bits, signed)
  sub { $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:382$2131_Y [15:8] \v0_x [7:0] } * \tile_proc.dzdx (16x16 bits, signed)
  add $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2106_Y * \tile_proc.temp_delta_1 [31:16] (16x16 bits, signed)
  sub $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2107_Y * \tile_proc.temp_delta_1 [47:32] (16x16 bits, signed)
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$b72146ddedeedf6b20d77d4e250bab582e4592bc\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$2116a631f856d4d4902c2618dca73dafa3b8c9c0\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
  add \tile_proc.delta_0 [15:0] * \tile_proc.delta_2 [31:16] (16x16 bits, signed)
  sub \tile_proc.delta_0 [31:16] * \tile_proc.delta_2 [15:0] (16x16 bits, signed)
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$f1def9e1a45bb4620b26357a589500fa7511d189\_90_alu for cells of type $alu.
Using template $paramod$eea143a03ac5270b688996c3540d84e5aabf347e\_90_alu for cells of type $alu.
Using template $paramod$86afc4119e8557777d51ecc17b9144a487c5a6b9\_90_alu for cells of type $alu.
  add \pixel_proc.edge_1 (32 bits, signed)
  sub { $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1827_Y [23:4] 4'0000 } (32 bits, unsigned)
  sub { \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47] \pixel_proc.delta_1 [47:32] 4'0000 } (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$7428e76e62a73bc15e032afd19bff97c9bfc295a\_90_alu for cells of type $alu.
  add \pixel_proc.edge_0 (32 bits, signed)
  sub { $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:312$1822_Y [23:4] 4'0000 } (32 bits, unsigned)
  sub { \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47] \pixel_proc.delta_0 [47:32] 4'0000 } (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$2111_Y * \tile_proc.temp_delta_2 [31:16] (16x16 bits, signed)
  sub $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:298$2112_Y * \tile_proc.temp_delta_2 [47:32] (16x16 bits, signed)
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011010 for cells of type $fa.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011111 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000100000 for cells of type $__div_mod_u.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011010 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=62:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=62:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=62:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=61:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=61:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=61:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=60:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=60:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=60:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=59:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=59:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=59:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=58:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=58:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=58:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=57:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=57:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=57:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=56:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=56:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=56:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=55:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=55:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=55:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=54:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=54:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=54:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=53:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=53:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=53:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=52:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=52:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=52:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=51:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=51:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=51:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=50:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=50:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=50:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=49:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=48:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=48:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=48:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=47:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=47:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=47:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=46:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=46:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=46:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=45:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=45:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=45:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=44:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=44:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=44:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=43:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=43:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=43:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=42:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=42:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=42:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=41:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=41:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=41:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=40:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=40:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=40:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=39:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=39:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=39:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=38:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=38:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=38:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=37:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=37:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=37:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=36:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=36:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=36:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=35:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=35:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=35:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=34:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=34:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=34:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=33:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=33:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=33:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=63:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=63:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=63:Y_WIDTH=63:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=62:Y_WIDTH=62:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=62:Y_WIDTH=62:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=62:Y_WIDTH=62:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=61:Y_WIDTH=61:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=61:Y_WIDTH=61:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=61:Y_WIDTH=61:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=60:Y_WIDTH=60:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=60:Y_WIDTH=60:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=60:Y_WIDTH=60:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=59:Y_WIDTH=59:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=59:Y_WIDTH=59:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=59:Y_WIDTH=59:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=58:Y_WIDTH=58:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=58:Y_WIDTH=58:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=58:Y_WIDTH=58:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=57:Y_WIDTH=57:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=57:Y_WIDTH=57:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=57:Y_WIDTH=57:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=56:Y_WIDTH=56:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=56:Y_WIDTH=56:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=56:Y_WIDTH=56:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=55:Y_WIDTH=55:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=55:Y_WIDTH=55:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=55:Y_WIDTH=55:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=54:Y_WIDTH=54:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=54:Y_WIDTH=54:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=54:Y_WIDTH=54:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=53:Y_WIDTH=53:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=53:Y_WIDTH=53:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=53:Y_WIDTH=53:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=52:Y_WIDTH=52:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=52:Y_WIDTH=52:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=52:Y_WIDTH=52:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=51:Y_WIDTH=51:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=51:Y_WIDTH=51:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=51:Y_WIDTH=51:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=50:Y_WIDTH=50:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=50:Y_WIDTH=50:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=50:Y_WIDTH=50:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=49:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=49:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=49:Y_WIDTH=49:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=48:Y_WIDTH=48:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=48:Y_WIDTH=48:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=48:Y_WIDTH=48:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=47:Y_WIDTH=47:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=47:Y_WIDTH=47:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=47:Y_WIDTH=47:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=46:Y_WIDTH=46:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=46:Y_WIDTH=46:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=46:Y_WIDTH=46:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=45:Y_WIDTH=45:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=45:Y_WIDTH=45:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=45:Y_WIDTH=45:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=44:Y_WIDTH=44:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=44:Y_WIDTH=44:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=44:Y_WIDTH=44:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=43:Y_WIDTH=43:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=43:Y_WIDTH=43:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=43:Y_WIDTH=43:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=42:Y_WIDTH=42:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=42:Y_WIDTH=42:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=42:Y_WIDTH=42:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=41:Y_WIDTH=41:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=41:Y_WIDTH=41:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=41:Y_WIDTH=41:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=40:Y_WIDTH=40:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=40:Y_WIDTH=40:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=40:Y_WIDTH=40:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=39:Y_WIDTH=39:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=39:Y_WIDTH=39:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=39:Y_WIDTH=39:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=38:Y_WIDTH=38:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=38:Y_WIDTH=38:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=38:Y_WIDTH=38:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=37:Y_WIDTH=37:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=37:Y_WIDTH=37:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=37:Y_WIDTH=37:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=36:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=36:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=36:Y_WIDTH=36:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=35:Y_WIDTH=35:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=35:Y_WIDTH=35:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=35:Y_WIDTH=35:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=34:Y_WIDTH=34:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=34:Y_WIDTH=34:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=34:Y_WIDTH=34:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=33:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=33:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=33:Y_WIDTH=33:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_90_alu for cells of type $alu.
Using template $paramod$e39069e3f4ee35c1eea86993bd74689959babaab\_90_alu for cells of type $alu.
Using template $paramod$d7aca3dc44b07ff19908fb1a3b606577588c15f1\_90_alu for cells of type $alu.
Using template $paramod$f9e3a3c4b84f99cb56fad07743ec44ad55b11c8b\_90_alu for cells of type $alu.
Using template $paramod$dd5ba471f7dcf35707f23b88cfd15b9582f97277\_90_alu for cells of type $alu.
Using template $paramod$b7531bc0616f8d4cdd8159edd2237c9ddbb2ce01\_90_alu for cells of type $alu.
Using template $paramod$ff8ba121d2f8e85b775c9f35ef677a1a276e7e1b\_90_alu for cells of type $alu.
Using template $paramod$9a66d4bebbc4fab84566caffef9f094a1a467389\_90_alu for cells of type $alu.
Using template $paramod$57bc309a5d8a948cec8981d26d896ee1cbf54d58\_90_alu for cells of type $alu.
Using template $paramod$f94cfdb8ad389f4fc4515bcb65bccd7e2d189e95\_90_alu for cells of type $alu.
Using template $paramod$2a25669ccd39fe7c0fbfb2a4d17416fc78667f00\_90_alu for cells of type $alu.
Using template $paramod$d9397dfdf5f7cf5715aebc9527845402880218a0\_90_alu for cells of type $alu.
Using template $paramod$acc477ace2583cc2ee0cf651c72a385d2bbbe9f1\_90_alu for cells of type $alu.
Using template $paramod$415abdcadc251df4f0f033b62b8f3296b8461b4e\_90_alu for cells of type $alu.
Using template $paramod$6573c1c269218f299badf6e04ca86aa37fdb352c\_90_alu for cells of type $alu.
Using template $paramod$6a21b72c9c0b32e81b169c7e08a4d8b9c462448f\_90_alu for cells of type $alu.
Using template $paramod$324e0706ebb77f1915b22f4a136962ec3fd1d7ff\_90_alu for cells of type $alu.
Using template $paramod$461fc931d630cb01bec1fea87f37fbcc53f6f6a4\_90_alu for cells of type $alu.
Using template $paramod$fe074227b1c5fbaa1ea56076182c29dbcf3a782a\_90_alu for cells of type $alu.
Using template $paramod$85502450775e62e9c6a2fe29020b3433d4335647\_90_alu for cells of type $alu.
Using template $paramod$e32c921f95fe0e2350204f4ecefc9e296355521b\_90_alu for cells of type $alu.
Using template $paramod$05d913fba320393c7e943e625bef3af776153b60\_90_alu for cells of type $alu.
Using template $paramod$8e07e2c0a3efc148d2f3714f3901076678774ed1\_90_alu for cells of type $alu.
Using template $paramod$5b7e592b3c2951af6800b7fd597f66a79b72b91c\_90_alu for cells of type $alu.
Using template $paramod$90182783100594e2dd636a282c4723cfc9adaedd\_90_alu for cells of type $alu.
Using template $paramod$851c5c9b30913ea2deae68e3ca9e9c4e649723bc\_90_alu for cells of type $alu.
Using template $paramod$1445aacdb5f2a1ef9fedf1373097ffa45438211d\_90_alu for cells of type $alu.
Using template $paramod$7add42b712fe5bbbba521e93062103d6bf78a453\_90_alu for cells of type $alu.
Using template $paramod$b6f86f6a0c43c26b22ee55f51e05d5951f0e6562\_90_alu for cells of type $alu.
Using template $paramod$044fdceace8c449ec99f900b42120ac005ff4065\_90_alu for cells of type $alu.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111111 for cells of type $lcu.
No more expansions possible.
<suppressed ~47821 debug messages>

131. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~44615 debug messages>

132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~86481 debug messages>
Removed a total of 28827 cells.

133. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$47680 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5219_Y [3], Q = \pixel_proc.z_current [3]).
Adding EN signal on $auto$ff.cc:266:slice$47684 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5266_Y [3], Q = \pixel_proc.edge_2 [3]).
Adding EN signal on $auto$ff.cc:266:slice$47688 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5280_Y [3], Q = \pixel_proc.edge_1 [3]).
Adding EN signal on $auto$ff.cc:266:slice$45519 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5294_Y [3], Q = \pixel_proc.edge_0 [3]).
Adding EN signal on $auto$ff.cc:266:slice$45516 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5294_Y [0], Q = \pixel_proc.edge_0 [0]).
Adding EN signal on $auto$ff.cc:266:slice$45517 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5294_Y [1], Q = \pixel_proc.edge_0 [1]).
Adding EN signal on $auto$ff.cc:266:slice$45518 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5294_Y [2], Q = \pixel_proc.edge_0 [2]).
Adding EN signal on $auto$ff.cc:266:slice$47677 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5219_Y [0], Q = \pixel_proc.z_current [0]).
Adding EN signal on $auto$ff.cc:266:slice$47678 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5219_Y [1], Q = \pixel_proc.z_current [1]).
Adding EN signal on $auto$ff.cc:266:slice$47679 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5219_Y [2], Q = \pixel_proc.z_current [2]).
Adding EN signal on $auto$ff.cc:266:slice$47681 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5266_Y [0], Q = \pixel_proc.edge_2 [0]).
Adding EN signal on $auto$ff.cc:266:slice$47682 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5266_Y [1], Q = \pixel_proc.edge_2 [1]).
Adding EN signal on $auto$ff.cc:266:slice$47683 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5266_Y [2], Q = \pixel_proc.edge_2 [2]).
Adding EN signal on $auto$ff.cc:266:slice$47685 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5280_Y [0], Q = \pixel_proc.edge_1 [0]).
Adding EN signal on $auto$ff.cc:266:slice$47686 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5280_Y [1], Q = \pixel_proc.edge_1 [1]).
Adding EN signal on $auto$ff.cc:266:slice$47687 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$5280_Y [2], Q = \pixel_proc.edge_1 [2]).

134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 5424 unused cells and 29981 unused wires.
<suppressed ~5425 debug messages>

135. Rerunning OPT passes (Removed registers in this run.)

136. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~54 debug messages>

137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~138 debug messages>
Removed a total of 46 cells.

138. Executing OPT_DFF pass (perform DFF optimizations).

139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 67 unused wires.
<suppressed ~1 debug messages>

140. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

142. Executing OPT_DFF pass (perform DFF optimizations).

143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

144. Executing ABC pass (technology mapping using ABC).

144.1. Extracting gate netlist of module `\raster' to `<abc-temp-dir>/input.blif'..
Replacing 17 occurrences of constant undef bits with constant zero bits
Extracted 59217 gates and 71696 wires to a netlist network with 12476 inputs and 1422 outputs.

144.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

144.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     2033
ABC RESULTS:            ANDNOT cells:    14355
ABC RESULTS:               MUX cells:    13407
ABC RESULTS:              NAND cells:      739
ABC RESULTS:               NOR cells:     4333
ABC RESULTS:               NOT cells:     1642
ABC RESULTS:                OR cells:     5951
ABC RESULTS:             ORNOT cells:     1109
ABC RESULTS:              XNOR cells:     4246
ABC RESULTS:               XOR cells:     8303
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:    57798
ABC RESULTS:           input signals:    12476
ABC RESULTS:          output signals:     1422
Removing temp directory.

145. Executing OPT pass (performing simple optimizations).

145.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~5834 debug messages>

145.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~312 debug messages>
Removed a total of 104 cells.

145.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$45490 ($_SDFFE_PN0P_) from module raster.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$48272 ($_SDFFE_PN0P_) from module raster.

145.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 17 unused cells and 23384 unused wires.
<suppressed ~24 debug messages>

145.5. Rerunning OPT passes. (Removed registers in this run.)

145.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

145.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

145.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$39972 ($_DFFE_PP_) from module raster.

145.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

145.10. Rerunning OPT passes. (Removed registers in this run.)

145.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

145.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

145.13. Executing OPT_DFF pass (perform DFF optimizations).

145.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

145.15. Finished fast OPT passes.

146. Executing HIERARCHY pass (managing design hierarchy).

146.1. Analyzing design hierarchy..
Top module:  \raster

146.2. Analyzing design hierarchy..
Top module:  \raster
Removed 0 unused modules.

147. Executing CHECK pass (checking for obvious problems).
Checking module raster...
Found and reported 0 problems.

148. Printing statistics.

=== raster ===

   Number of wires:              56361
   Number of wire bits:          72720
   Number of public wires:         708
   Number of public wire bits:   16143
   Number of ports:                 21
   Number of port bits:            209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              68655
     $_ANDNOT_                   14301
     $_AND_                       2033
     $_DFFE_PP_                   1408
     $_DFF_P_                        9
     $_MUX_                      13407
     $_NAND_                       739
     $_NOR_                       4326
     $_NOT_                       1631
     $_ORNOT_                     1109
     $_OR_                        5905
     $_SDFFCE_PN0P_               2304
     $_SDFFCE_PN1P_               7936
     $_SDFFE_PN0P_                 988
     $_SDFFE_PN1P_                   2
     $_SDFF_PN0_                     8
     $_XNOR_                      4246
     $_XOR_                       8300
     $scopeinfo                      3

149. Generating Graphviz representation of design.
Writing dot description to `/home/asic/workspace/lab3/runs/RUN_2025-05-10_09-56-20/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module raster to page 1.

150. Executing OPT pass (performing simple optimizations).

150.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

150.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

150.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

150.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

150.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

150.6. Executing OPT_DFF pass (perform DFF optimizations).

150.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

150.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

150.9. Finished OPT passes. (There is nothing left to do.)

151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 3 unused cells and 132 unused wires.
<suppressed ~135 debug messages>
{
   "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/asic/workspace/lab3/runs/RUN_2025-05-10_09-56-20/tmp/4619dee5120f4d3a94f0c2c37706da91.lib ",
   "modules": {
      "\\raster": {
         "num_wires":         56229,
         "num_wire_bits":     70271,
         "num_pub_wires":     576,
         "num_pub_wire_bits": 13694,
         "num_ports":         21,
         "num_port_bits":     209,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         68652,
         "num_cells_by_type": {
            "$_ANDNOT_": 14301,
            "$_AND_": 2033,
            "$_DFFE_PP_": 1408,
            "$_DFF_P_": 9,
            "$_MUX_": 13407,
            "$_NAND_": 739,
            "$_NOR_": 4326,
            "$_NOT_": 1631,
            "$_ORNOT_": 1109,
            "$_OR_": 5905,
            "$_SDFFCE_PN0P_": 2304,
            "$_SDFFCE_PN1P_": 7936,
            "$_SDFFE_PN0P_": 988,
            "$_SDFFE_PN1P_": 2,
            "$_SDFF_PN0_": 8,
            "$_XNOR_": 4246,
            "$_XOR_": 8300
         }
      }
   },
      "design": {
         "num_wires":         56229,
         "num_wire_bits":     70271,
         "num_pub_wires":     576,
         "num_pub_wire_bits": 13694,
         "num_ports":         21,
         "num_port_bits":     209,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         68652,
         "num_cells_by_type": {
            "$_ANDNOT_": 14301,
            "$_AND_": 2033,
            "$_DFFE_PP_": 1408,
            "$_DFF_P_": 9,
            "$_MUX_": 13407,
            "$_NAND_": 739,
            "$_NOR_": 4326,
            "$_NOT_": 1631,
            "$_ORNOT_": 1109,
            "$_OR_": 5905,
            "$_SDFFCE_PN0P_": 2304,
            "$_SDFFCE_PN1P_": 7936,
            "$_SDFFE_PN0P_": 988,
            "$_SDFFE_PN1P_": 2,
            "$_SDFF_PN0_": 8,
            "$_XNOR_": 4246,
            "$_XOR_": 8300
         }
      }
}

152. Printing statistics.

=== raster ===

   Number of wires:              56229
   Number of wire bits:          70271
   Number of public wires:         576
   Number of public wire bits:   13694
   Number of ports:                 21
   Number of port bits:            209
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              68652
     $_ANDNOT_                   14301
     $_AND_                       2033
     $_DFFE_PP_                   1408
     $_DFF_P_                        9
     $_MUX_                      13407
     $_NAND_                       739
     $_NOR_                       4326
     $_NOT_                       1631
     $_ORNOT_                     1109
     $_OR_                        5905
     $_SDFFCE_PN0P_               2304
     $_SDFFCE_PN1P_               7936
     $_SDFFE_PN0P_                 988
     $_SDFFE_PN1P_                   2
     $_SDFF_PN0_                     8
     $_XNOR_                      4246
     $_XOR_                       8300

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFE_PN1P_ is unknown!
   Area for cell type $_SDFFCE_PN0P_ is unknown!
   Area for cell type $_SDFFCE_PN1P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

153. Executing TECHMAP pass (map to technology primitives).

153.1. Executing Verilog-2005 frontend: /foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

153.2. Continuing TECHMAP pass.
