var structSPI__InitConfig__t =
[
    [ "_busy", "structSPI__InitConfig__t.html#a0359b0800a83162884d8d67f6d68f9d1", null ],
    [ "_direct_mode_error", "structSPI__InitConfig__t.html#a210d8b45ed4dcf9e7c7a46d1bd94717e", null ],
    [ "_error", "structSPI__InitConfig__t.html#ada152e2e047c6680d60ff8e66857b349", null ],
    [ "_fifo_overrun", "structSPI__InitConfig__t.html#aadfb91be77d4793f5dd8331b1c7e892d", null ],
    [ "cpha", "structSPI__InitConfig__t.html#af60113b05737ecb5f5e33531c914ad51", null ],
    [ "cpol", "structSPI__InitConfig__t.html#a60837a27921b841752bce51ab78a27a8", null ],
    [ "data_len", "structSPI__InitConfig__t.html#a5020aa67597cd45fb1912e0f6a1fa89e", null ],
    [ "data_rate", "structSPI__InitConfig__t.html#ab20a4701e255ce07d88bc24e16594566", null ],
    [ "mode", "structSPI__InitConfig__t.html#af9eedccb06edcc4fcf10f3eca321238d", null ],
    [ "nss_gpio_pin", "structSPI__InitConfig__t.html#ad0862369c85d703198c28df1f085ad11", null ],
    [ "nss_gpio_port", "structSPI__InitConfig__t.html#ae82235e4faf01aa37ffcb212f626abc2", null ],
    [ "nss_sw", "structSPI__InitConfig__t.html#ac7b65af149334e39252e9d91e1d324ba", null ],
    [ "periph", "structSPI__InitConfig__t.html#a7d8e16b0433752f3d6d31b7ca211f874", null ],
    [ "rx_dma_cfg", "structSPI__InitConfig__t.html#accb8a2f6b9a30e8e5bdbb4d553d76fb6", null ],
    [ "tx_dma_cfg", "structSPI__InitConfig__t.html#aaa9a3f6785303663045a517526a64da1", null ]
];