Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 28 12:16:03 2025
| Host         : Alexa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                  864        0.241        0.000                      0                  864        3.870        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.410        0.000                      0                  864        0.241        0.000                      0                  864        3.870        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 3.994ns (41.743%)  route 5.574ns (58.257%))
  Logic Levels:           21  (CARRY4=14 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.487 r  I/PC_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.487    I/PC_reg[27]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.747 r  I/PC_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.226    13.974    I/iesireMux1[31]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.257    14.231 r  I/PC[31]_i_2/O
                         net (fo=1, routed)           0.000    14.231    I/intrarePC[31]
    SLICE_X3Y93          FDCE                                         r  I/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.349    14.401    I/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  I/PC_reg[31]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.032    14.640    I/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 3.992ns (41.554%)  route 5.615ns (58.446%))
  Logic Levels:           21  (CARRY4=14 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.487 r  I/PC_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.487    I/PC_reg[27]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.752 r  I/PC_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.267    14.019    I/iesireMux1[29]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.250    14.269 r  I/PC[29]_i_1/O
                         net (fo=1, routed)           0.000    14.269    I/intrarePC[29]
    SLICE_X2Y92          FDCE                                         r  I/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.349    14.401    I/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  I/PC_reg[29]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.076    14.684    I/PC_reg[29]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 3.930ns (41.234%)  route 5.601ns (58.766%))
  Logic Levels:           21  (CARRY4=14 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.487 r  I/PC_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.487    I/PC_reg[27]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.687 r  I/PC_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.253    13.940    I/iesireMux1[30]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.253    14.193 r  I/PC[30]_i_1/O
                         net (fo=1, routed)           0.000    14.193    I/intrarePC[30]
    SLICE_X4Y92          FDCE                                         r  I/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.347    14.399    I/clk_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  I/PC_reg[30]/C
                         clock pessimism              0.226    14.624    
                         clock uncertainty           -0.035    14.589    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.030    14.619    I/PC_reg[30]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.587ns  (logic 3.906ns (40.741%)  route 5.681ns (59.259%))
  Logic Levels:           21  (CARRY4=14 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.487 r  I/PC_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.487    I/PC_reg[27]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    13.667 r  I/PC_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.334    14.001    I/iesireMux1[28]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.249    14.250 r  I/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    14.250    I/intrarePC[28]
    SLICE_X2Y92          FDCE                                         r  I/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.349    14.401    I/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  I/PC_reg[28]/C
                         clock pessimism              0.243    14.643    
                         clock uncertainty           -0.035    14.608    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.072    14.680    I/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 3.896ns (40.676%)  route 5.682ns (59.324%))
  Logic Levels:           20  (CARRY4=13 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.649 r  I/PC_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.334    13.984    I/iesireMux1[27]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.257    14.241 r  I/PC[27]_i_1/O
                         net (fo=1, routed)           0.000    14.241    I/intrarePC[27]
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.348    14.400    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[27]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.074    14.681    I/PC_reg[27]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 3.894ns (40.952%)  route 5.615ns (59.048%))
  Logic Levels:           20  (CARRY4=13 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.654 r  I/PC_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.267    13.921    I/iesireMux1[25]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.250    14.171 r  I/PC[25]_i_1/O
                         net (fo=1, routed)           0.000    14.171    I/intrarePC[25]
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.348    14.400    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[25]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.076    14.683    I/PC_reg[25]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 3.808ns (40.129%)  route 5.681ns (59.871%))
  Logic Levels:           20  (CARRY4=13 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    13.569 r  I/PC_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.334    13.903    I/iesireMux1[24]
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.249    14.152 r  I/PC[24]_i_1/O
                         net (fo=1, routed)           0.000    14.152    I/intrarePC[24]
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.348    14.400    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[24]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.072    14.679    I/PC_reg[24]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 3.798ns (40.063%)  route 5.682ns (59.937%))
  Logic Levels:           19  (CARRY4=12 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    13.551 r  I/PC_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.334    13.886    I/iesireMux1[23]
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.257    14.143 r  I/PC[23]_i_1/O
                         net (fo=1, routed)           0.000    14.143    I/intrarePC[23]
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.348    14.400    I/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[23]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.074    14.681    I/PC_reg[23]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.143    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 3.832ns (40.565%)  route 5.615ns (59.435%))
  Logic Levels:           20  (CARRY4=13 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.389 r  I/PC_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.389    I/PC_reg[23]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    13.589 r  I/PC_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.267    13.856    I/iesireMux1[26]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.253    14.109 r  I/PC[26]_i_1/O
                         net (fo=1, routed)           0.000    14.109    I/intrarePC[26]
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.348    14.400    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[26]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.074    14.681    I/PC_reg[26]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 3.796ns (40.337%)  route 5.615ns (59.663%))
  Logic Levels:           19  (CARRY4=12 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 14.400 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.016 r  E/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.016    E/p_2_out_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.114 r  E/p_2_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.114    E/p_2_out_carry__1_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.212 r  E/p_2_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.212    E/p_2_out_carry__2_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.310 r  E/p_2_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.310    E/p_2_out_carry__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.510 f  E/p_2_out_carry__4/O[2]
                         net (fo=2, routed)           0.378     9.888    I/p_2_out[22]
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.253    10.141 f  I/RF_reg_r1_0_31_18_23_i_12/O
                         net (fo=2, routed)           0.647    10.789    I/RF_reg_r1_0_31_18_23_i_12_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    10.894 r  I/led_OBUF[14]_inst_i_7/O
                         net (fo=4, routed)           0.709    11.603    I/led_OBUF[14]_inst_i_7_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.105    11.708 r  I/PC[15]_i_5/O
                         net (fo=8, routed)           0.629    12.337    E/PC_reg[3]_i_2
    SLICE_X3Y85          LUT6 (Prop_lut6_I3_O)        0.105    12.442 r  E/PC[3]_i_6/O
                         net (fo=1, routed)           0.000    12.442    I/PC_reg[3]_11[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.899 r  I/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.899    I/PC_reg[3]_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.997 r  I/PC_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.997    I/PC_reg[7]_i_2_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.095 r  I/PC_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.095    I/PC_reg[11]_i_2_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  I/PC_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.193    I/PC_reg[15]_i_2_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  I/PC_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    I/PC_reg[19]_i_2_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    13.556 r  I/PC_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.267    13.823    I/iesireMux1[21]
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.250    14.073 r  I/PC[21]_i_1/O
                         net (fo=1, routed)           0.000    14.073    I/intrarePC[21]
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.348    14.400    I/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[21]/C
                         clock pessimism              0.243    14.642    
                         clock uncertainty           -0.035    14.607    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.076    14.683    I/PC_reg[21]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                  0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 C1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.568%)  route 0.183ns (56.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.603     1.522    C1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  C1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  C1/q2_reg/Q
                         net (fo=2, routed)           0.183     1.846    C1/q2
    SLICE_X0Y91          FDRE                                         r  C1/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    C1/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  C1/q3_reg/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.070     1.605    C1/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 S/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.571     1.490    S/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  S/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  S/cnt_reg[10]/Q
                         net (fo=1, routed)           0.112     1.766    S/cnt_reg_n_0_[10]
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  S/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    S/cnt_reg[8]_i_1_n_5
    SLICE_X12Y84         FDRE                                         r  S/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.840     2.005    S/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  S/cnt_reg[10]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.134     1.624    S/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 S/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.569     1.488    S/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  S/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  S/cnt_reg[2]/Q
                         net (fo=1, routed)           0.112     1.764    S/cnt_reg_n_0_[2]
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  S/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    S/cnt_reg[0]_i_1_n_5
    SLICE_X12Y82         FDRE                                         r  S/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.838     2.003    S/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  S/cnt_reg[2]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.134     1.622    S/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 S/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.570     1.489    S/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  S/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  S/cnt_reg[6]/Q
                         net (fo=1, routed)           0.112     1.765    S/cnt_reg_n_0_[6]
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  S/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    S/cnt_reg[4]_i_1_n_5
    SLICE_X12Y83         FDRE                                         r  S/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.839     2.004    S/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  S/cnt_reg[6]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.134     1.623    S/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 I/PC_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.323%)  route 0.169ns (44.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  I/PC_reg[2]/Q
                         net (fo=83, routed)          0.169     1.851    I/PC_reg_rep[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  I/PC[4]_i_1/O
                         net (fo=1, routed)           0.000     1.896    I/intrarePC_0[4]
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.870     2.035    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121     1.639    I/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 C1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.106%)  route 0.211ns (59.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.603     1.522    C1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  C1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  C1/q1_reg/Q
                         net (fo=1, routed)           0.211     1.874    C1/q1
    SLICE_X1Y91          FDRE                                         r  C1/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    C1/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  C1/q2_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.063     1.601    C1/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 C1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.604     1.523    C1/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  C1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C1/count_reg[10]/Q
                         net (fo=2, routed)           0.128     1.792    C1/count_reg[10]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  C1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    C1/count_reg[8]_i_1_n_5
    SLICE_X0Y94          FDRE                                         r  C1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.877     2.042    C1/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  C1/count_reg[10]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    C1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 C1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.604     1.523    C1/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  C1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C1/count_reg[14]/Q
                         net (fo=2, routed)           0.128     1.792    C1/count_reg[14]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  C1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    C1/count_reg[12]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  C1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.877     2.042    C1/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  C1/count_reg[14]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    C1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 C1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.604     1.523    C1/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  C1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  C1/count_reg[6]/Q
                         net (fo=2, routed)           0.128     1.792    C1/count_reg[6]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  C1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    C1/count_reg[4]_i_1_n_5
    SLICE_X0Y93          FDRE                                         r  C1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.877     2.042    C1/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  C1/count_reg[6]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    C1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 S/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.936%)  route 0.135ns (33.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.571     1.490    S/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  S/cnt_reg[14]/Q
                         net (fo=52, routed)          0.135     1.790    S/sel0[0]
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  S/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    S/cnt_reg[12]_i_1_n_5
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.841     2.006    S/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[14]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.134     1.624    S/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y92     C1/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     C1/count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     C1/count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     C1/count_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     C1/count_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     C1/count_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y95     C1/count_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y92     C1/count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y92     C1/count_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X6Y83     I_D/RF_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.396ns  (logic 5.560ns (36.113%)  route 9.836ns (63.887%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          3.170     4.599    S/sw_IBUF[0]
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.125     4.724 r  S/cat_OBUF[6]_inst_i_121/O
                         net (fo=13, routed)          1.609     6.333    S/cat_OBUF[6]_inst_i_121_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I2_O)        0.264     6.597 r  S/cat_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.414     7.011    S/cat_OBUF[6]_inst_i_139_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     7.116 r  S/cat_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.531     7.647    I/cat_OBUF[6]_inst_i_7_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.752 r  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958     8.710    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105     8.815 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.723     9.538    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.105     9.643 r  I/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.431    12.073    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.323    15.396 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.396    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.330ns  (logic 5.538ns (36.129%)  route 9.791ns (63.871%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          3.170     4.599    S/sw_IBUF[0]
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.125     4.724 r  S/cat_OBUF[6]_inst_i_121/O
                         net (fo=13, routed)          1.609     6.333    S/cat_OBUF[6]_inst_i_121_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I2_O)        0.264     6.597 r  S/cat_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.414     7.011    S/cat_OBUF[6]_inst_i_139_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     7.116 r  S/cat_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.531     7.647    I/cat_OBUF[6]_inst_i_7_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.752 r  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958     8.710    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105     8.815 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.676     9.491    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.105     9.596 r  I/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.433    12.029    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.301    15.330 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.330    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.094ns  (logic 5.546ns (36.740%)  route 9.549ns (63.260%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          2.885     4.313    S/sw_IBUF[0]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     4.437 r  S/cat_OBUF[6]_inst_i_87/O
                         net (fo=4, routed)           1.429     5.866    S/cnt_reg[14]_18
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.267     6.133 r  S/cat_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.834     6.968    S/cat_OBUF[6]_inst_i_129_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.105     7.073 r  S/cat_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.756     7.829    I/cat_OBUF[6]_inst_i_5_3
    SLICE_X9Y89          LUT6 (Prop_lut6_I4_O)        0.105     7.934 r  I/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.663     8.597    I/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.105     8.702 r  I/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.654     9.356    I/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I1_O)        0.105     9.461 r  I/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.327    11.788    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.306    15.094 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.094    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.062ns  (logic 5.533ns (36.737%)  route 9.529ns (63.263%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          3.170     4.599    S/sw_IBUF[0]
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.125     4.724 r  S/cat_OBUF[6]_inst_i_121/O
                         net (fo=13, routed)          1.609     6.333    S/cat_OBUF[6]_inst_i_121_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I2_O)        0.264     6.597 r  S/cat_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.414     7.011    S/cat_OBUF[6]_inst_i_139_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     7.116 r  S/cat_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.531     7.647    I/cat_OBUF[6]_inst_i_7_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.752 r  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958     8.710    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105     8.815 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.518     9.334    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.105     9.439 r  I/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.327    11.766    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.296    15.062 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.062    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.980ns  (logic 5.516ns (36.826%)  route 9.464ns (63.174%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          3.170     4.599    S/sw_IBUF[0]
    SLICE_X6Y89          LUT4 (Prop_lut4_I1_O)        0.125     4.724 f  S/cat_OBUF[6]_inst_i_121/O
                         net (fo=13, routed)          1.609     6.333    S/cat_OBUF[6]_inst_i_121_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I2_O)        0.264     6.597 f  S/cat_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.414     7.011    S/cat_OBUF[6]_inst_i_139_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.105     7.116 f  S/cat_OBUF[6]_inst_i_111/O
                         net (fo=1, routed)           0.531     7.647    I/cat_OBUF[6]_inst_i_7_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.105     7.752 f  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958     8.710    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105     8.815 f  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.723     9.538    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I5_O)        0.105     9.643 r  I/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.058    11.701    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.279    14.980 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.980    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.711ns  (logic 5.478ns (37.237%)  route 9.233ns (62.763%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          2.885     4.313    S/sw_IBUF[0]
    SLICE_X9Y87          LUT4 (Prop_lut4_I0_O)        0.124     4.437 r  S/cat_OBUF[6]_inst_i_87/O
                         net (fo=4, routed)           1.429     5.866    S/cnt_reg[14]_18
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.267     6.133 r  S/cat_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           0.834     6.968    S/cat_OBUF[6]_inst_i_129_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.105     7.073 r  S/cat_OBUF[6]_inst_i_80/O
                         net (fo=1, routed)           0.756     7.829    I/cat_OBUF[6]_inst_i_5_3
    SLICE_X9Y89          LUT6 (Prop_lut6_I4_O)        0.105     7.934 r  I/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.663     8.597    I/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.105     8.702 r  I/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.717     9.419    I/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.105     9.524 r  I/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.949    11.473    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.239    14.711 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.711    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.392ns  (logic 5.341ns (37.112%)  route 9.051ns (62.888%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          3.727     5.155    S/sw_IBUF[0]
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.105     5.260 r  S/cat_OBUF[6]_inst_i_92/O
                         net (fo=12, routed)          0.714     5.974    S/cnt_reg[14]_2
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.105     6.079 r  S/cat_OBUF[6]_inst_i_124/O
                         net (fo=1, routed)           0.772     6.851    S/cat_OBUF[6]_inst_i_124_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.105     6.956 r  S/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           0.453     7.408    I/cat_OBUF[6]_inst_i_4_4
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.105     7.513 r  I/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.782     8.295    I/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.105     8.400 r  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.850     9.250    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105     9.355 r  I/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.754    11.109    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283    14.392 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.392    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.403ns  (logic 1.694ns (49.771%)  route 1.709ns (50.229%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=43, routed)          0.469     0.745    I/sw_IBUF[2]
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.790 r  I/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.153     0.943    I/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.988 r  I/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.398     1.386    I/cat_OBUF[6]_inst_i_29_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.431 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.145     1.576    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.621 r  I/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.165    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.403 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.403    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.423ns  (logic 1.639ns (47.886%)  route 1.784ns (52.114%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          0.469     0.734    I/sw_IBUF[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.779 f  I/cat_OBUF[6]_inst_i_69/O
                         net (fo=1, routed)           0.125     0.903    I/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.948 f  I/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.302     1.250    I/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.295 f  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.240     1.535    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.580 r  I/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.649     2.229    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.423 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.423    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.547ns  (logic 1.679ns (47.343%)  route 1.868ns (52.657%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          0.469     0.734    I/sw_IBUF[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  I/cat_OBUF[6]_inst_i_69/O
                         net (fo=1, routed)           0.125     0.903    I/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  I/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.302     1.250    I/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.295 r  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.241     1.536    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.581 r  I/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.313    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.547 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.547    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.732ns  (logic 1.722ns (46.156%)  route 2.009ns (53.844%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          0.469     0.734    I/sw_IBUF[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  I/cat_OBUF[6]_inst_i_69/O
                         net (fo=1, routed)           0.125     0.903    I/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  I/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.302     1.250    I/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.295 r  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.240     1.535    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.580 r  I/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.454    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.732 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.732    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.757ns  (logic 1.701ns (45.275%)  route 2.056ns (54.725%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sw_IBUF[5]_inst/O
                         net (fo=48, routed)          0.469     0.734    I/sw_IBUF[0]
    SLICE_X1Y82          LUT6 (Prop_lut6_I4_O)        0.045     0.779 r  I/cat_OBUF[6]_inst_i_69/O
                         net (fo=1, routed)           0.125     0.903    I/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.045     0.948 r  I/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.302     1.250    I/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.295 r  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.274     1.570    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.615 r  I/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.501    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.757 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.757    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 1.717ns (45.513%)  route 2.055ns (54.487%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=43, routed)          0.469     0.745    I/sw_IBUF[2]
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.790 r  I/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.153     0.943    I/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.988 r  I/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.398     1.386    I/cat_OBUF[6]_inst_i_29_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.431 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.179     1.610    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.655 r  I/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.856     2.511    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.772 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.772    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.809ns  (logic 1.706ns (44.804%)  route 2.102ns (55.196%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=43, routed)          0.469     0.745    I/sw_IBUF[2]
    SLICE_X4Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.790 r  I/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.153     0.943    I/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.988 r  I/cat_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.398     1.386    I/cat_OBUF[6]_inst_i_29_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.431 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.231     1.662    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.707 r  I/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.850     2.558    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.809 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.809    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.850ns  (logic 5.559ns (35.072%)  route 10.291ns (64.928%))
  Logic Levels:           11  (CARRY4=1 LUT5=4 LUT6=4 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.942 r  E/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.463     9.405    I/p_2_out[2]
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.253     9.658 r  I/ram_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.944    10.602    M/ram_reg_0_63_3_3/A2
    SLICE_X2Y81          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.162    10.764 r  M/ram_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           0.355    11.119    I/memData[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.105    11.224 r  I/cat_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           0.895    12.119    I/cat_OBUF[6]_inst_i_137_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I0_O)        0.105    12.224 r  I/cat_OBUF[6]_inst_i_108/O
                         net (fo=1, routed)           0.540    12.763    I/cat_OBUF[6]_inst_i_108_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.105    12.868 r  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958    13.827    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105    13.932 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.723    14.654    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.105    14.759 r  I/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.431    17.190    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.323    20.513 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.513    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.784ns  (logic 5.537ns (35.083%)  route 10.246ns (64.917%))
  Logic Levels:           11  (CARRY4=1 LUT5=4 LUT6=4 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.942 r  E/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.463     9.405    I/p_2_out[2]
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.253     9.658 r  I/ram_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.944    10.602    M/ram_reg_0_63_3_3/A2
    SLICE_X2Y81          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.162    10.764 r  M/ram_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           0.355    11.119    I/memData[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.105    11.224 r  I/cat_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           0.895    12.119    I/cat_OBUF[6]_inst_i_137_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I0_O)        0.105    12.224 r  I/cat_OBUF[6]_inst_i_108/O
                         net (fo=1, routed)           0.540    12.763    I/cat_OBUF[6]_inst_i_108_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.105    12.868 r  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958    13.827    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105    13.932 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.676    14.608    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.105    14.713 r  I/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.433    17.145    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.301    20.446 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.446    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.592ns  (logic 5.298ns (33.981%)  route 10.294ns (66.019%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.451     4.661    I/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  I/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.433     5.094 r  I/PC_reg[1]/Q
                         net (fo=83, routed)          0.767     5.861    I/PC_reg_rep[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I1_O)        0.105     5.966 r  I/RF_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          0.859     6.825    I_D/RF_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y82          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.943 r  I_D/RF_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.689     7.632    I/RD2_writeData[0]
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.264     7.896 r  I/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.434     8.331    E/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.312     8.643 r  E/p_2_out_carry/O[0]
                         net (fo=2, routed)           0.373     9.016    I/p_2_out[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.249     9.265 r  I/ram_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.388    10.653    M/ram_reg_0_63_16_16/A0
    SLICE_X10Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.091    10.744 r  M/ram_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.244    11.987    M/PC_reg[0][16]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.105    12.092 r  M/cat_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.491    12.583    I/cat_OBUF[6]_inst_i_4_2
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.105    12.688 r  I/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.855    13.542    I/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.105    13.647 r  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.868    14.515    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.105    14.620 r  I/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.327    16.947    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.306    20.253 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.253    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.550ns  (logic 5.288ns (34.005%)  route 10.262ns (65.995%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.451     4.661    I/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  I/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.433     5.094 r  I/PC_reg[1]/Q
                         net (fo=83, routed)          0.767     5.861    I/PC_reg_rep[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I1_O)        0.105     5.966 r  I/RF_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          0.859     6.825    I_D/RF_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y82          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.943 r  I_D/RF_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.689     7.632    I/RD2_writeData[0]
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.264     7.896 r  I/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.434     8.331    E/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.312     8.643 r  E/p_2_out_carry/O[0]
                         net (fo=2, routed)           0.373     9.016    I/p_2_out[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.249     9.265 r  I/ram_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.388    10.653    M/ram_reg_0_63_16_16/A0
    SLICE_X10Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.091    10.744 r  M/ram_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.244    11.987    M/PC_reg[0][16]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.105    12.092 r  M/cat_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.491    12.583    I/cat_OBUF[6]_inst_i_4_2
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.105    12.688 r  I/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.855    13.542    I/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.105    13.647 r  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836    14.483    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.105    14.588 r  I/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.327    16.916    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.296    20.212 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.212    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.434ns  (logic 5.515ns (35.735%)  route 9.919ns (64.265%))
  Logic Levels:           11  (CARRY4=1 LUT5=4 LUT6=4 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.942 r  E/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.463     9.405    I/p_2_out[2]
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.253     9.658 r  I/ram_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.944    10.602    M/ram_reg_0_63_3_3/A2
    SLICE_X2Y81          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.162    10.764 f  M/ram_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           0.355    11.119    I/memData[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.105    11.224 f  I/cat_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           0.895    12.119    I/cat_OBUF[6]_inst_i_137_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I0_O)        0.105    12.224 f  I/cat_OBUF[6]_inst_i_108/O
                         net (fo=1, routed)           0.540    12.763    I/cat_OBUF[6]_inst_i_108_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.105    12.868 f  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958    13.827    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105    13.932 f  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.723    14.654    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I5_O)        0.105    14.759 r  I/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.058    16.818    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.279    20.097 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.097    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.080ns  (logic 5.475ns (36.306%)  route 9.605ns (63.694%))
  Logic Levels:           11  (CARRY4=1 LUT5=4 LUT6=4 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.942 r  E/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.463     9.405    I/p_2_out[2]
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.253     9.658 r  I/ram_reg_0_63_0_0_i_4/O
                         net (fo=35, routed)          0.944    10.602    M/ram_reg_0_63_3_3/A2
    SLICE_X2Y81          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.162    10.764 r  M/ram_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           0.355    11.119    I/memData[3]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.105    11.224 r  I/cat_OBUF[6]_inst_i_137/O
                         net (fo=1, routed)           0.895    12.119    I/cat_OBUF[6]_inst_i_137_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I0_O)        0.105    12.224 r  I/cat_OBUF[6]_inst_i_108/O
                         net (fo=1, routed)           0.540    12.763    I/cat_OBUF[6]_inst_i_108_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I1_O)        0.105    12.868 r  I/cat_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.958    13.827    I/cat_OBUF[6]_inst_i_30_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.105    13.932 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.518    14.450    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105    14.555 r  I/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.949    16.504    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.239    19.743 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.743    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.978ns  (logic 5.275ns (35.217%)  route 9.703ns (64.783%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1 RAMD32=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.451     4.661    I/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  I/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.433     5.094 r  I/PC_reg[1]/Q
                         net (fo=83, routed)          0.767     5.861    I/PC_reg_rep[1]
    SLICE_X4Y82          LUT5 (Prop_lut5_I1_O)        0.105     5.966 r  I/RF_reg_r2_0_31_0_5_i_4/O
                         net (fo=33, routed)          0.859     6.825    I_D/RF_reg_r2_0_31_0_5/ADDRA0
    SLICE_X6Y82          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118     6.943 r  I_D/RF_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.689     7.632    I/RD2_writeData[0]
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.264     7.896 r  I/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.434     8.331    E/S[0]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.312     8.643 r  E/p_2_out_carry/O[0]
                         net (fo=2, routed)           0.373     9.016    I/p_2_out[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I1_O)        0.249     9.265 r  I/ram_reg_0_63_0_0_i_2/O
                         net (fo=34, routed)          1.388    10.653    M/ram_reg_0_63_16_16/A0
    SLICE_X10Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.091    10.744 r  M/ram_reg_0_63_16_16/SP/O
                         net (fo=2, routed)           1.244    11.987    M/PC_reg[0][16]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.105    12.092 r  M/cat_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.491    12.583    I/cat_OBUF[6]_inst_i_4_2
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.105    12.688 r  I/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.855    13.542    I/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.105    13.647 r  I/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.850    14.497    I/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I2_O)        0.105    14.602 r  I/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.754    16.357    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283    19.640 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.640    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.954ns  (logic 5.519ns (39.549%)  route 8.436ns (60.451%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.118 f  E/p_2_out_carry__0/O[2]
                         net (fo=2, routed)           0.744     9.862    I/p_2_out[6]
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.273    10.135 f  I/RF_reg_r1_0_31_6_11_i_8/O
                         net (fo=3, routed)           1.048    11.183    I/RF_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X11Y85         LUT4 (Prop_lut4_I1_O)        0.264    11.447 r  I/led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.719    12.166    I/led_OBUF[14]_inst_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.105    12.271 r  I/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.678    12.949    I/led_OBUF[14]
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.105    13.054 r  I/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.263    15.317    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.300    18.617 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.617    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.264ns  (logic 5.430ns (40.939%)  route 7.834ns (59.061%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.452     4.662    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.433     5.095 f  I/PC_reg[4]/Q
                         net (fo=83, routed)          2.032     7.128    I/PC_reg_rep[4]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.115     7.243 r  I/p_2_out_carry_i_1/O
                         net (fo=31, routed)          0.951     8.194    I/PC_reg[4]_8
    SLICE_X7Y81          LUT6 (Prop_lut6_I2_O)        0.267     8.461 r  I/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     8.461    E/S[1]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.918 r  E/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.918    E/p_2_out_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.118 f  E/p_2_out_carry__0/O[2]
                         net (fo=2, routed)           0.744     9.862    I/p_2_out[6]
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.273    10.135 f  I/RF_reg_r1_0_31_6_11_i_8/O
                         net (fo=3, routed)           1.048    11.183    I/RF_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X11Y85         LUT4 (Prop_lut4_I1_O)        0.264    11.447 r  I/led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.719    12.166    I/led_OBUF[14]_inst_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.105    12.271 r  I/led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           2.339    14.610    led_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316    17.926 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.926    led[14]
    V12                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 3.801ns (44.662%)  route 4.710ns (55.338%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.385     4.595    S/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.433     5.028 f  S/cnt_reg[15]/Q
                         net (fo=15, routed)          1.088     6.116    S/sel0[1]
    SLICE_X11Y88         LUT3 (Prop_lut3_I1_O)        0.105     6.221 r  S/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.622     9.843    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263    13.106 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.106    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.525ns (70.393%)  route 0.642ns (29.607%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  I/PC_reg[3]/Q
                         net (fo=83, routed)          0.288     1.970    I/PC_reg_rep[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.048     2.018 r  I/led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.353     2.372    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     3.685 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.685    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.441ns (63.463%)  route 0.830ns (36.537%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  I/PC_reg[3]/Q
                         net (fo=83, routed)          0.288     1.970    I/PC_reg_rep[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.045     2.015 r  I/led_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.542     2.557    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.789 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.789    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.460ns (62.215%)  route 0.886ns (37.785%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.571     1.490    S/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  S/cnt_reg[14]/Q
                         net (fo=52, routed)          0.422     2.077    S/sel0[0]
    SLICE_X8Y83          LUT3 (Prop_lut3_I2_O)        0.045     2.122 r  S/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.464     2.586    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.836 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.836    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.461ns (62.677%)  route 0.870ns (37.323%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  I/PC_reg[3]/Q
                         net (fo=83, routed)          0.289     1.971    I/PC_reg_rep[3]
    SLICE_X1Y83          LUT5 (Prop_lut5_I2_O)        0.045     2.016 r  I/led_OBUF[12]_inst_i_1/O
                         net (fo=9, routed)           0.581     2.598    led_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.850 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.850    led[12]
    V15                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.445ns (61.678%)  route 0.898ns (38.322%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    I/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  I/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  I/PC_reg[1]/Q
                         net (fo=83, routed)          0.321     2.002    I/PC_reg_rep[1]
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.045     2.047 r  I/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.577     2.624    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.860 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.860    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.430ns (60.392%)  route 0.938ns (39.608%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    I/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  I/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  I/PC_reg[1]/Q
                         net (fo=83, routed)          0.316     1.998    I/PC_reg_rep[1]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.045     2.043 r  I/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.622     2.664    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.886 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.886    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.445ns (60.214%)  route 0.955ns (39.786%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.571     1.490    S/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  S/cnt_reg[15]/Q
                         net (fo=15, routed)          0.304     1.958    S/sel0[1]
    SLICE_X8Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.003 r  S/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.654    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.891 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.891    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I/PC_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.522ns (63.746%)  route 0.866ns (36.254%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    I/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  I/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  I/PC_reg[1]/Q
                         net (fo=83, routed)          0.316     1.998    I/PC_reg_rep[1]
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.048     2.046 r  I/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.595    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.310     3.905 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.905    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.492ns (60.844%)  route 0.960ns (39.156%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.571     1.490    S/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  S/cnt_reg[15]/Q
                         net (fo=15, routed)          0.271     1.926    I/sel0[1]
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.971 r  I/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.145     2.116    I/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.161 r  I/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.705    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.943 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.943    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.514ns (61.015%)  route 0.968ns (38.985%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.571     1.490    S/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  S/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  S/cnt_reg[15]/Q
                         net (fo=15, routed)          0.304     1.958    S/sel0[1]
    SLICE_X8Y88          LUT3 (Prop_lut3_I1_O)        0.048     2.006 r  S/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.664     2.670    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     3.972 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.972    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.257ns  (logic 1.417ns (43.506%)  route 1.840ns (56.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.840     3.257    I/btnReset_IBUF
    SLICE_X4Y83          FDCE                                         f  I/PC_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.341     4.393    I/clk_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  I/PC_reg[0]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.256ns  (logic 1.417ns (43.515%)  route 1.839ns (56.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.839     3.256    I/btnReset_IBUF
    SLICE_X2Y82          FDCE                                         f  I/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.342     4.394    I/clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  I/PC_reg[1]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 1.417ns (45.788%)  route 1.677ns (54.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.677     3.094    I/btnReset_IBUF
    SLICE_X2Y83          FDCE                                         f  I/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.343     4.395    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[2]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 1.417ns (45.788%)  route 1.677ns (54.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.677     3.094    I/btnReset_IBUF
    SLICE_X2Y83          FDCE                                         f  I/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.343     4.395    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[3]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 1.417ns (45.788%)  route 1.677ns (54.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.677     3.094    I/btnReset_IBUF
    SLICE_X2Y83          FDCE                                         f  I/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.343     4.395    I/clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  I/PC_reg[4]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.830ns  (logic 1.417ns (50.063%)  route 1.413ns (49.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.413     2.830    I/btnReset_IBUF
    SLICE_X4Y87          FDCE                                         f  I/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.344     4.396    I/clk_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  I/PC_reg[9]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 1.417ns (50.877%)  route 1.368ns (49.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.368     2.785    I/btnReset_IBUF
    SLICE_X0Y86          FDCE                                         f  I/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.345     4.397    I/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  I/PC_reg[5]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 1.417ns (50.877%)  route 1.368ns (49.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.368     2.785    I/btnReset_IBUF
    SLICE_X0Y86          FDCE                                         f  I/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.345     4.397    I/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  I/PC_reg[6]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 1.417ns (50.877%)  route 1.368ns (49.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.368     2.785    I/btnReset_IBUF
    SLICE_X0Y86          FDCE                                         f  I/PC_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.345     4.397    I/clk_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  I/PC_reg[7]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.676ns  (logic 1.417ns (52.946%)  route 1.259ns (47.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         1.417     1.417 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.259     2.676    I/btnReset_IBUF
    SLICE_X0Y87          FDCE                                         f  I/PC_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.346     4.398    I/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  I/PC_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.254ns (37.232%)  route 0.427ns (62.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.427     0.681    I/btnReset_IBUF
    SLICE_X2Y91          FDCE                                         f  I/PC_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[24]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.254ns (37.232%)  route 0.427ns (62.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.427     0.681    I/btnReset_IBUF
    SLICE_X2Y91          FDCE                                         f  I/PC_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[25]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.254ns (37.232%)  route 0.427ns (62.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.427     0.681    I/btnReset_IBUF
    SLICE_X2Y91          FDCE                                         f  I/PC_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[26]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.254ns (37.232%)  route 0.427ns (62.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.427     0.681    I/btnReset_IBUF
    SLICE_X2Y91          FDCE                                         f  I/PC_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  I/PC_reg[27]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.254ns (34.159%)  route 0.489ns (65.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.489     0.742    I/btnReset_IBUF
    SLICE_X2Y92          FDCE                                         f  I/PC_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  I/PC_reg[28]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.254ns (34.159%)  route 0.489ns (65.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.489     0.742    I/btnReset_IBUF
    SLICE_X2Y92          FDCE                                         f  I/PC_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  I/PC_reg[29]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.254ns (34.136%)  route 0.489ns (65.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.489     0.743    I/btnReset_IBUF
    SLICE_X2Y90          FDCE                                         f  I/PC_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[20]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.254ns (34.136%)  route 0.489ns (65.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.489     0.743    I/btnReset_IBUF
    SLICE_X2Y90          FDCE                                         f  I/PC_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[21]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.254ns (34.136%)  route 0.489ns (65.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.489     0.743    I/btnReset_IBUF
    SLICE_X2Y90          FDCE                                         f  I/PC_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[22]/C

Slack:                    inf
  Source:                 btnReset
                            (input port)
  Destination:            I/PC_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.254ns (34.136%)  route 0.489ns (65.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btnReset (IN)
                         net (fo=0)                   0.000     0.000    btnReset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btnReset_IBUF_inst/O
                         net (fo=32, routed)          0.489     0.743    I/btnReset_IBUF
    SLICE_X2Y90          FDCE                                         f  I/PC_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.876     2.041    I/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  I/PC_reg[23]/C





