<stg><name>dct</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="5">
<condition id="63">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="66">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="2">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="10">
<condition id="67">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="70">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="8" to="9">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="9" to="7">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="16" op_0_bw="64">
<![CDATA[
:3  %buf_2d_in = alloca [64 x i16], align 2

]]></node>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="64">
<![CDATA[
:4  %buf_2d_out = alloca [64 x i16], align 2

]]></node>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_mid2, %.reset ]

]]></node>
<StgValue><ssdm name="r_i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

]]></node>
<StgValue><ssdm name="c_i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:2  %exitcond_i = icmp eq i4 %c_i, -8

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:3  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

]]></node>
<StgValue><ssdm name="c_i_mid2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:24  %c = add i4 %c_i_mid2, 1

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:4  %r = add i4 %r_i, 1

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:5  %r_i_mid2 = select i1 %exitcond_i, i4 %r, i4 %r_i

]]></node>
<StgValue><ssdm name="r_i_mid2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="3" op_0_bw="4">
<![CDATA[
.reset:6  %tmp = trunc i4 %r_i_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:7  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="4">
<![CDATA[
.reset:8  %c_i_cast6 = zext i4 %c_i_mid2 to i6

]]></node>
<StgValue><ssdm name="c_i_cast6"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:12  %tmp_5_i = add i6 %c_i_cast6, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="6">
<![CDATA[
.reset:13  %tmp_6_i = zext i6 %tmp_5_i to i64

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:14  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6_i

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="6">
<![CDATA[
.reset:15  %input_load = load i16* %input_addr, align 2

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:10  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="6">
<![CDATA[
.reset:15  %input_load = load i16* %input_addr, align 2

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="4">
<![CDATA[
.reset:16  %tmp_7_i_trn_cast = zext i4 %c_i_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_7_i_trn_cast"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.reset:17  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="7">
<![CDATA[
.reset:18  %p_addr_cast = zext i7 %tmp_1 to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:19  %p_addr1 = add i8 %p_addr_cast, %tmp_7_i_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="8">
<![CDATA[
.reset:20  %tmp_2 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="buf_2d_in_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.reset:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_12_i) nounwind

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
.reset:25  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0">
<![CDATA[
read_data.exit:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next1, %.reset10 ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_mid2, %.reset10 ]

]]></node>
<StgValue><ssdm name="r_i2"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %c_i6 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

]]></node>
<StgValue><ssdm name="c_i6"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten1, label %write_data.exit, label %.reset10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset10:2  %exitcond_i1 = icmp eq i4 %c_i6, -8

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset10:3  %c_i6_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i6

]]></node>
<StgValue><ssdm name="c_i6_mid2"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset10:24  %c_1 = add i4 %c_i6_mid2, 1

]]></node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset10:4  %r_s = add i4 %r_i2, 1

]]></node>
<StgValue><ssdm name="r_s"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset10:5  %r_i2_mid2 = select i1 %exitcond_i1, i4 %r_s, i4 %r_i2

]]></node>
<StgValue><ssdm name="r_i2_mid2"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="3" op_0_bw="4">
<![CDATA[
.reset10:6  %tmp_3 = trunc i4 %r_i2_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset10:7  %tmp_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="4">
<![CDATA[
.reset10:8  %c_i6_cast2 = zext i4 %c_i6_mid2 to i6

]]></node>
<StgValue><ssdm name="c_i6_cast2"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="4">
<![CDATA[
.reset10:12  %tmp_8_i_trn_cast = zext i4 %c_i6_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_8_i_trn_cast"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.reset10:13  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="7">
<![CDATA[
.reset10:14  %p_addr2_cast = zext i7 %tmp_4 to i8

]]></node>
<StgValue><ssdm name="p_addr2_cast"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset10:15  %p_addr3 = add i8 %p_addr2_cast, %tmp_8_i_trn_cast

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="8">
<![CDATA[
.reset10:16  %tmp_5 = zext i8 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset10:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="6">
<![CDATA[
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

]]></node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset10:19  %tmp_9_i = add i6 %c_i6_cast2, %tmp_i5

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset10:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset10:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset10:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset10:10  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
.reset10:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="6">
<![CDATA[
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

]]></node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="6">
<![CDATA[
.reset10:20  %tmp_3_i = zext i6 %tmp_9_i to i64

]]></node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.reset10:23  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
.reset10:25  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0">
<![CDATA[
write_data.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="110" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="dct_coeff_table_0" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="dct_coeff_table_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="dct_coeff_table_2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="dct_coeff_table_3" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="dct_coeff_table_4" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="dct_coeff_table_5" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="dct_coeff_table_6" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="dct_coeff_table_7" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="121" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="120" toId="11">
</dataflow>
<dataflow id="122" from="input_r" to="stg_11" fromId="110" toId="11">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="120" toId="12">
</dataflow>
<dataflow id="124" from="output_r" to="stg_12" fromId="111" toId="12">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecTopModule" to="stg_13" fromId="125" toId="13">
</dataflow>
<dataflow id="128" from="str" to="stg_13" fromId="127" toId="13">
</dataflow>
<dataflow id="130" from="stg_129" to="buf_2d_in" fromId="129" toId="14">
</dataflow>
<dataflow id="131" from="stg_129" to="buf_2d_out" fromId="129" toId="15">
</dataflow>
<dataflow id="133" from="stg_132" to="indvar_flatten" fromId="132" toId="17">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="stg_16" to="indvar_flatten" fromId="16" toId="17">
</dataflow>
<dataflow id="135" from="indvar_flatten_next" to="indvar_flatten" fromId="21" toId="17">
<BackEdge/>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="stg_49" to="indvar_flatten" fromId="49" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="138" from="stg_137" to="r_i" fromId="137" toId="18">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="stg_16" to="r_i" fromId="16" toId="18">
</dataflow>
<dataflow id="140" from="r_i_mid2" to="r_i" fromId="27" toId="18">
<BackEdge/>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="stg_49" to="r_i" fromId="49" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="142" from="stg_137" to="c_i" fromId="137" toId="19">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="stg_16" to="c_i" fromId="16" toId="19">
</dataflow>
<dataflow id="144" from="c" to="c_i" fromId="25" toId="19">
<BackEdge/>
<condition id="88">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="stg_49" to="c_i" fromId="49" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="146" from="indvar_flatten" to="exitcond_flatten" fromId="17" toId="20">
</dataflow>
<dataflow id="148" from="stg_147" to="exitcond_flatten" fromId="147" toId="20">
</dataflow>
<dataflow id="149" from="indvar_flatten" to="indvar_flatten_next" fromId="17" toId="21">
</dataflow>
<dataflow id="151" from="stg_150" to="indvar_flatten_next" fromId="150" toId="21">
</dataflow>
<dataflow id="152" from="exitcond_flatten" to="stg_22" fromId="20" toId="22">
</dataflow>
<dataflow id="153" from="c_i" to="exitcond_i" fromId="19" toId="23">
</dataflow>
<dataflow id="155" from="stg_154" to="exitcond_i" fromId="154" toId="23">
</dataflow>
<dataflow id="156" from="exitcond_i" to="c_i_mid2" fromId="23" toId="24">
</dataflow>
<dataflow id="157" from="stg_137" to="c_i_mid2" fromId="137" toId="24">
</dataflow>
<dataflow id="158" from="c_i" to="c_i_mid2" fromId="19" toId="24">
</dataflow>
<dataflow id="159" from="c_i_mid2" to="c" fromId="24" toId="25">
</dataflow>
<dataflow id="161" from="stg_160" to="c" fromId="160" toId="25">
</dataflow>
<dataflow id="162" from="r_i" to="r" fromId="18" toId="26">
</dataflow>
<dataflow id="163" from="stg_160" to="r" fromId="160" toId="26">
</dataflow>
<dataflow id="164" from="exitcond_i" to="r_i_mid2" fromId="23" toId="27">
</dataflow>
<dataflow id="165" from="r" to="r_i_mid2" fromId="26" toId="27">
</dataflow>
<dataflow id="166" from="r_i" to="r_i_mid2" fromId="18" toId="27">
</dataflow>
<dataflow id="167" from="r_i_mid2" to="tmp" fromId="27" toId="28">
</dataflow>
<dataflow id="169" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_i" fromId="168" toId="29">
</dataflow>
<dataflow id="170" from="tmp" to="tmp_i" fromId="28" toId="29">
</dataflow>
<dataflow id="172" from="stg_171" to="tmp_i" fromId="171" toId="29">
</dataflow>
<dataflow id="173" from="c_i_mid2" to="c_i_cast6" fromId="24" toId="30">
</dataflow>
<dataflow id="174" from="c_i_cast6" to="tmp_5_i" fromId="30" toId="31">
</dataflow>
<dataflow id="175" from="tmp_i" to="tmp_5_i" fromId="29" toId="31">
</dataflow>
<dataflow id="176" from="tmp_5_i" to="tmp_6_i" fromId="31" toId="32">
</dataflow>
<dataflow id="177" from="input_r" to="input_addr" fromId="110" toId="33">
</dataflow>
<dataflow id="179" from="stg_178" to="input_addr" fromId="178" toId="33">
</dataflow>
<dataflow id="180" from="tmp_6_i" to="input_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="181" from="input_addr" to="input_load" fromId="33" toId="34">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecLoopName" to="stg_35" fromId="182" toId="35">
</dataflow>
<dataflow id="185" from="str1" to="stg_35" fromId="184" toId="35">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="186" toId="36">
</dataflow>
<dataflow id="189" from="stg_188" to="empty" fromId="188" toId="36">
</dataflow>
<dataflow id="190" from="stg_188" to="empty" fromId="188" toId="36">
</dataflow>
<dataflow id="191" from="stg_188" to="empty" fromId="188" toId="36">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopName" to="stg_37" fromId="182" toId="37">
</dataflow>
<dataflow id="194" from="p_str10" to="stg_37" fromId="193" toId="37">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecRegionBegin" to="tmp_12_i" fromId="195" toId="38">
</dataflow>
<dataflow id="197" from="p_str10" to="tmp_12_i" fromId="193" toId="38">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecPipeline" to="stg_39" fromId="198" toId="39">
</dataflow>
<dataflow id="201" from="stg_200" to="stg_39" fromId="200" toId="39">
</dataflow>
<dataflow id="202" from="stg_200" to="stg_39" fromId="200" toId="39">
</dataflow>
<dataflow id="203" from="stg_200" to="stg_39" fromId="200" toId="39">
</dataflow>
<dataflow id="205" from="p_str1" to="stg_39" fromId="204" toId="39">
</dataflow>
<dataflow id="206" from="input_addr" to="input_load" fromId="33" toId="40">
</dataflow>
<dataflow id="207" from="c_i_mid2" to="tmp_7_i_trn_cast" fromId="24" toId="41">
</dataflow>
<dataflow id="209" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_1" fromId="208" toId="42">
</dataflow>
<dataflow id="210" from="r_i_mid2" to="tmp_1" fromId="27" toId="42">
</dataflow>
<dataflow id="211" from="stg_171" to="tmp_1" fromId="171" toId="42">
</dataflow>
<dataflow id="212" from="tmp_1" to="p_addr_cast" fromId="42" toId="43">
</dataflow>
<dataflow id="213" from="p_addr_cast" to="p_addr1" fromId="43" toId="44">
</dataflow>
<dataflow id="214" from="tmp_7_i_trn_cast" to="p_addr1" fromId="41" toId="44">
</dataflow>
<dataflow id="215" from="p_addr1" to="tmp_2" fromId="44" toId="45">
</dataflow>
<dataflow id="216" from="buf_2d_in" to="buf_2d_in_addr" fromId="14" toId="46">
</dataflow>
<dataflow id="217" from="stg_178" to="buf_2d_in_addr" fromId="178" toId="46">
</dataflow>
<dataflow id="218" from="tmp_2" to="buf_2d_in_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="219" from="input_load" to="stg_47" fromId="40" toId="47">
</dataflow>
<dataflow id="220" from="buf_2d_in_addr" to="stg_47" fromId="46" toId="47">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecRegionEnd" to="empty_15" fromId="221" toId="48">
</dataflow>
<dataflow id="223" from="p_str10" to="empty_15" fromId="193" toId="48">
</dataflow>
<dataflow id="224" from="tmp_12_i" to="empty_15" fromId="38" toId="48">
</dataflow>
<dataflow id="226" from="dct_2d" to="stg_50" fromId="225" toId="50">
</dataflow>
<dataflow id="227" from="buf_2d_in" to="stg_50" fromId="14" toId="50">
</dataflow>
<dataflow id="228" from="buf_2d_out" to="stg_50" fromId="15" toId="50">
</dataflow>
<dataflow id="229" from="dct_coeff_table_0" to="stg_50" fromId="112" toId="50">
</dataflow>
<dataflow id="230" from="dct_coeff_table_1" to="stg_50" fromId="113" toId="50">
</dataflow>
<dataflow id="231" from="dct_coeff_table_2" to="stg_50" fromId="114" toId="50">
</dataflow>
<dataflow id="232" from="dct_coeff_table_3" to="stg_50" fromId="115" toId="50">
</dataflow>
<dataflow id="233" from="dct_coeff_table_4" to="stg_50" fromId="116" toId="50">
</dataflow>
<dataflow id="234" from="dct_coeff_table_5" to="stg_50" fromId="117" toId="50">
</dataflow>
<dataflow id="235" from="dct_coeff_table_6" to="stg_50" fromId="118" toId="50">
</dataflow>
<dataflow id="236" from="dct_coeff_table_7" to="stg_50" fromId="119" toId="50">
</dataflow>
<dataflow id="237" from="dct_2d" to="stg_51" fromId="225" toId="51">
</dataflow>
<dataflow id="238" from="buf_2d_in" to="stg_51" fromId="14" toId="51">
</dataflow>
<dataflow id="239" from="buf_2d_out" to="stg_51" fromId="15" toId="51">
</dataflow>
<dataflow id="240" from="dct_coeff_table_0" to="stg_51" fromId="112" toId="51">
</dataflow>
<dataflow id="241" from="dct_coeff_table_1" to="stg_51" fromId="113" toId="51">
</dataflow>
<dataflow id="242" from="dct_coeff_table_2" to="stg_51" fromId="114" toId="51">
</dataflow>
<dataflow id="243" from="dct_coeff_table_3" to="stg_51" fromId="115" toId="51">
</dataflow>
<dataflow id="244" from="dct_coeff_table_4" to="stg_51" fromId="116" toId="51">
</dataflow>
<dataflow id="245" from="dct_coeff_table_5" to="stg_51" fromId="117" toId="51">
</dataflow>
<dataflow id="246" from="dct_coeff_table_6" to="stg_51" fromId="118" toId="51">
</dataflow>
<dataflow id="247" from="dct_coeff_table_7" to="stg_51" fromId="119" toId="51">
</dataflow>
<dataflow id="248" from="stg_132" to="indvar_flatten1" fromId="132" toId="53">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="stg_52" to="indvar_flatten1" fromId="52" toId="53">
</dataflow>
<dataflow id="250" from="indvar_flatten_next1" to="indvar_flatten1" fromId="57" toId="53">
<BackEdge/>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="stg_85" to="indvar_flatten1" fromId="85" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="252" from="stg_137" to="r_i2" fromId="137" toId="54">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="stg_52" to="r_i2" fromId="52" toId="54">
</dataflow>
<dataflow id="254" from="r_i2_mid2" to="r_i2" fromId="63" toId="54">
<BackEdge/>
<condition id="92">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="stg_85" to="r_i2" fromId="85" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="256" from="stg_137" to="c_i6" fromId="137" toId="55">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="stg_52" to="c_i6" fromId="52" toId="55">
</dataflow>
<dataflow id="258" from="c_1" to="c_i6" fromId="61" toId="55">
<BackEdge/>
<condition id="94">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="259" from="stg_85" to="c_i6" fromId="85" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="260" from="indvar_flatten1" to="exitcond_flatten1" fromId="53" toId="56">
</dataflow>
<dataflow id="261" from="stg_147" to="exitcond_flatten1" fromId="147" toId="56">
</dataflow>
<dataflow id="262" from="indvar_flatten1" to="indvar_flatten_next1" fromId="53" toId="57">
</dataflow>
<dataflow id="263" from="stg_150" to="indvar_flatten_next1" fromId="150" toId="57">
</dataflow>
<dataflow id="264" from="exitcond_flatten1" to="stg_58" fromId="56" toId="58">
</dataflow>
<dataflow id="265" from="c_i6" to="exitcond_i1" fromId="55" toId="59">
</dataflow>
<dataflow id="266" from="stg_154" to="exitcond_i1" fromId="154" toId="59">
</dataflow>
<dataflow id="267" from="exitcond_i1" to="c_i6_mid2" fromId="59" toId="60">
</dataflow>
<dataflow id="268" from="stg_137" to="c_i6_mid2" fromId="137" toId="60">
</dataflow>
<dataflow id="269" from="c_i6" to="c_i6_mid2" fromId="55" toId="60">
</dataflow>
<dataflow id="270" from="c_i6_mid2" to="c_1" fromId="60" toId="61">
</dataflow>
<dataflow id="271" from="stg_160" to="c_1" fromId="160" toId="61">
</dataflow>
<dataflow id="272" from="r_i2" to="r_s" fromId="54" toId="62">
</dataflow>
<dataflow id="273" from="stg_160" to="r_s" fromId="160" toId="62">
</dataflow>
<dataflow id="274" from="exitcond_i1" to="r_i2_mid2" fromId="59" toId="63">
</dataflow>
<dataflow id="275" from="r_s" to="r_i2_mid2" fromId="62" toId="63">
</dataflow>
<dataflow id="276" from="r_i2" to="r_i2_mid2" fromId="54" toId="63">
</dataflow>
<dataflow id="277" from="r_i2_mid2" to="tmp_3" fromId="63" toId="64">
</dataflow>
<dataflow id="278" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_i5" fromId="168" toId="65">
</dataflow>
<dataflow id="279" from="tmp_3" to="tmp_i5" fromId="64" toId="65">
</dataflow>
<dataflow id="280" from="stg_171" to="tmp_i5" fromId="171" toId="65">
</dataflow>
<dataflow id="281" from="c_i6_mid2" to="c_i6_cast2" fromId="60" toId="66">
</dataflow>
<dataflow id="282" from="c_i6_mid2" to="tmp_8_i_trn_cast" fromId="60" toId="67">
</dataflow>
<dataflow id="283" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_4" fromId="208" toId="68">
</dataflow>
<dataflow id="284" from="r_i2_mid2" to="tmp_4" fromId="63" toId="68">
</dataflow>
<dataflow id="285" from="stg_171" to="tmp_4" fromId="171" toId="68">
</dataflow>
<dataflow id="286" from="tmp_4" to="p_addr2_cast" fromId="68" toId="69">
</dataflow>
<dataflow id="287" from="p_addr2_cast" to="p_addr3" fromId="69" toId="70">
</dataflow>
<dataflow id="288" from="tmp_8_i_trn_cast" to="p_addr3" fromId="67" toId="70">
</dataflow>
<dataflow id="289" from="p_addr3" to="tmp_5" fromId="70" toId="71">
</dataflow>
<dataflow id="290" from="buf_2d_out" to="buf_2d_out_addr" fromId="15" toId="72">
</dataflow>
<dataflow id="291" from="stg_178" to="buf_2d_out_addr" fromId="178" toId="72">
</dataflow>
<dataflow id="292" from="tmp_5" to="buf_2d_out_addr" fromId="71" toId="72">
</dataflow>
<dataflow id="293" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="72" toId="73">
</dataflow>
<dataflow id="294" from="c_i6_cast2" to="tmp_9_i" fromId="66" toId="74">
</dataflow>
<dataflow id="295" from="tmp_i5" to="tmp_9_i" fromId="65" toId="74">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecLoopName" to="stg_75" fromId="182" toId="75">
</dataflow>
<dataflow id="298" from="str2" to="stg_75" fromId="297" toId="75">
</dataflow>
<dataflow id="299" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="186" toId="76">
</dataflow>
<dataflow id="300" from="stg_188" to="empty_16" fromId="188" toId="76">
</dataflow>
<dataflow id="301" from="stg_188" to="empty_16" fromId="188" toId="76">
</dataflow>
<dataflow id="302" from="stg_188" to="empty_16" fromId="188" toId="76">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecLoopName" to="stg_77" fromId="182" toId="77">
</dataflow>
<dataflow id="305" from="p_str12" to="stg_77" fromId="304" toId="77">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecRegionBegin" to="tmp_2_i" fromId="195" toId="78">
</dataflow>
<dataflow id="307" from="p_str12" to="tmp_2_i" fromId="304" toId="78">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecPipeline" to="stg_79" fromId="198" toId="79">
</dataflow>
<dataflow id="309" from="stg_200" to="stg_79" fromId="200" toId="79">
</dataflow>
<dataflow id="310" from="stg_200" to="stg_79" fromId="200" toId="79">
</dataflow>
<dataflow id="311" from="stg_200" to="stg_79" fromId="200" toId="79">
</dataflow>
<dataflow id="312" from="p_str1" to="stg_79" fromId="204" toId="79">
</dataflow>
<dataflow id="313" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="72" toId="80">
</dataflow>
<dataflow id="314" from="tmp_9_i" to="tmp_3_i" fromId="74" toId="81">
</dataflow>
<dataflow id="315" from="output_r" to="output_addr" fromId="111" toId="82">
</dataflow>
<dataflow id="316" from="stg_178" to="output_addr" fromId="178" toId="82">
</dataflow>
<dataflow id="317" from="tmp_3_i" to="output_addr" fromId="81" toId="82">
</dataflow>
<dataflow id="318" from="buf_2d_out_load" to="stg_83" fromId="80" toId="83">
</dataflow>
<dataflow id="319" from="output_addr" to="stg_83" fromId="82" toId="83">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecRegionEnd" to="empty_17" fromId="221" toId="84">
</dataflow>
<dataflow id="321" from="p_str12" to="empty_17" fromId="304" toId="84">
</dataflow>
<dataflow id="322" from="tmp_2_i" to="empty_17" fromId="78" toId="84">
</dataflow>
<dataflow id="323" from="exitcond_flatten" to="stg_2" fromId="20" toId="2">
</dataflow>
<dataflow id="324" from="exitcond_flatten" to="stg_3" fromId="20" toId="3">
</dataflow>
<dataflow id="325" from="exitcond_i" to="stg_3" fromId="23" toId="3">
</dataflow>
<dataflow id="326" from="exitcond_flatten" to="stg_4" fromId="20" toId="4">
</dataflow>
<dataflow id="327" from="exitcond_flatten1" to="stg_7" fromId="56" toId="7">
</dataflow>
<dataflow id="328" from="exitcond_flatten1" to="stg_8" fromId="56" toId="8">
</dataflow>
<dataflow id="329" from="exitcond_i1" to="stg_8" fromId="59" toId="8">
</dataflow>
<dataflow id="330" from="exitcond_flatten1" to="stg_9" fromId="56" toId="9">
</dataflow>
</dataflows>


</stg>
