$date
	Thu Oct 17 14:14:25 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 4 ! S [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module uut $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 & carry_wire $end
$var wire 4 ' S [3:0] $end
$scope module a0 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * S $end
$var wire 1 + ci $end
$var wire 1 & co $end
$upscope $end
$scope module a1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . S $end
$var wire 1 & ci $end
$var wire 1 / co $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
0-
1,
0+
0*
1)
1(
b1001 '
1&
b11 %
b11 $
b11 #
b11 "
b1001 !
$end
