# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## vkcube runs on the VisionFive 2 with OpenKylin 2 SP1
 - [https://www.reddit.com/r/RISCV/comments/1hy9ql8/vkcube_runs_on_the_visionfive_2_with_openkylin_2](https://www.reddit.com/r/RISCV/comments/1hy9ql8/vkcube_runs_on_the_visionfive_2_with_openkylin_2)
 - RSS feed: $source
 - date published: 2025-01-10T17:28:35+00:00

<!-- SC_OFF --><div class="md"><p>TL;DR: See here <a href="https://www.youtube.com/watch?v=EJMbm0hYVP0&amp;t=392s">https://www.youtube.com/watch?v=EJMbm0hYVP0&amp;t=392s</a></p> <p>I saw a post about people testing a new GPU driver on the VF2 with OpenKylin 2 SP1.</p> <p><a href="https://forum.rvspace.org/t/visionfive-2-debian-202409-released/4587/7">https://forum.rvspace.org/t/visionfive-2-debian-202409-released/4587/7</a></p> <p>You can change the language from Chinese to English, as explained here:</p> <p><a href="https://askubuntu.com/questions/380746/changing-ubuntu-servers-language-to-english">https://askubuntu.com/questions/380746/changing-ubuntu-servers-language-to-english</a></p> <p><code>sudo apt-get install language-pack-en language-pack-en-base manpages</code></p> <p><code>sudo nano /etc/default/locale</code></p> <pre><code>LANG=&quot;en_GB.UTF-8&quot; LANGUAGE=&quot;en_GB:en&quot; LC_ALL=&quot;en_GB.UTF-8&quot; </code></pre> <p>And you can install ntp to sync the time wi

## Can someone who is not a member of RISC-V International identify their product as RISC-V?
 - [https://www.reddit.com/r/RISCV/comments/1hy9hes/can_someone_who_is_not_a_member_of_riscv](https://www.reddit.com/r/RISCV/comments/1hy9hes/can_someone_who_is_not_a_member_of_riscv)
 - RSS feed: $source
 - date published: 2025-01-10T17:17:53+00:00

<!-- SC_OFF --><div class="md"><p>On the RISC-V website it says only Premier and Strategic members can use RISC-V Branding, Logo and the words &quot;RISC-V Compatible&quot;.</p> <p>If someone with a lower tiered membership or a non-member develops a RISC-V Emulator OR a Core, what would be the legal way to indicate that it is RISC-V. Can they say something like it &quot;Supports RISC-V ISA&quot;.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/EM12346789"> /u/EM12346789 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1hy9hes/can_someone_who_is_not_a_member_of_riscv/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1hy9hes/can_someone_who_is_not_a_member_of_riscv/">[comments]</a></span>

## SiFive, ESWIN Computing and Canonical announce availability of Ubuntu on the HiFive Premier P550
 - [https://www.reddit.com/r/RISCV/comments/1hy5ytu/sifive_eswin_computing_and_canonical_announce](https://www.reddit.com/r/RISCV/comments/1hy5ytu/sifive_eswin_computing_and_canonical_announce)
 - RSS feed: $source
 - date published: 2025-01-10T14:46:28+00:00

&#32; submitted by &#32; <a href="https://www.reddit.com/user/superkoning"> /u/superkoning </a> <br/> <span><a href="https://canonical.com/blog/sifive-eswin-computing-and-canonical-announce-availability-of-ubuntu-on-the-hifive-premier-p550">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1hy5ytu/sifive_eswin_computing_and_canonical_announce/">[comments]</a></span>

## A course to build your OWN core
 - [https://www.reddit.com/r/RISCV/comments/1hy0wxj/a_course_to_build_your_own_core](https://www.reddit.com/r/RISCV/comments/1hy0wxj/a_course_to_build_your_own_core)
 - RSS feed: $source
 - date published: 2025-01-10T09:44:05+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1hy0wxj/a_course_to_build_your_own_core/"> <img src="https://b.thumbs.redditmedia.com/aMkh-WWtm7zUMKJdRmEKZGLCS_gQwf7Jw5cvvQTA1fY.jpg" alt="A course to build your OWN core" title="A course to build your OWN core" /> </a> </td><td> <!-- SC_OFF --><div class="md"><p><a href="https://preview.redd.it/3ohg4b5u05ce1.png?width=1045&amp;format=png&amp;auto=webp&amp;s=0c15c205ac9a0d5e3de8b681b904f29559f5a051">https://preview.redd.it/3ohg4b5u05ce1.png?width=1045&amp;format=png&amp;auto=webp&amp;s=0c15c205ac9a0d5e3de8b681b904f29559f5a051</a></p> <p>Hi everyone !</p> <p>Everything is in the title, here is a link to the github repo :</p> <p>- <a href="https://github.com/0BAB1/HOLY_CORE_COURSE">https://github.com/0BAB1/HOLY_CORE_COURSE</a></p> <p>In this course, we go over EVERYTHING to go from 0 to a working RISC-V core on FPGA.</p> <p>Meant for beginners, the final product is the &quot;HOLY CORE&quot; which runs a 50MHz and implem

## Need help with some instructions
 - [https://www.reddit.com/r/RISCV/comments/1hxw74q/need_help_with_some_instructions](https://www.reddit.com/r/RISCV/comments/1hxw74q/need_help_with_some_instructions)
 - RSS feed: $source
 - date published: 2025-01-10T04:19:32+00:00

<!-- SC_OFF --><div class="md"><p>Hello. I am trying to create datapaths for rv32 instructions but i am confused. Have couple of questions.</p> <ol> <li><p>is &quot;pc = pc + 4&quot; operation done in ALU or there is other hardware for this addition?</p></li> <li><p>Where does &quot;auipc&quot; gets pc value? Is it feed into ALU src A through mux? And how &quot;pc + immediate&quot; calculation done. Again is it on ALU or some kind of address generator hardware?</p></li> <li><p>How does rd gets &quot;pc+4&quot; value on &quot;jal&quot; and how does it calculate pc = pc+immediate at the same time. </p></li> </ol> <p>Please help me through this. Thank you!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/Odd_Garbage_2857"> /u/Odd_Garbage_2857 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1hxw74q/need_help_with_some_instructions/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1hxw74q/need_help_with

