(pcb /Users/ser/Sync/SR6502/SR6502.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10-1-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  160705 -125412  17062.5 -125412  17062.5 -13252.5  160705 -13252.5
            160705 -125412)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C1 66040 -48260 front 180 (PN 0.1uf))
      (place C2 20320 -30480 front 90 (PN 0.1uf))
      (place C5 30480 -119380 front 180 (PN 0.1uf))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (place C3 20320 -59690 front 90 (PN 0.1uf))
      (place C4 129540 -80010 front 0 (PN 0.1uf))
      (place C6 133350 -111760 front 270 (PN 0.1uf))
    )
    (component Connector_Pin:Pin_D1.0mm_L10.0mm
      (place J1 153035 -76835 front 0 (PN Conn_01x40_Female))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
      (place R1 65405 -35560 front 270 (PN 1k))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical::1
      (place R2 66040 -43180 front 180 (PN 1k))
    )
    (component Potentiometer_THT:Potentiometer_Vishay_43_Horizontal
      (place RV1 41910 -120650 front 270 (PN R_POT_Small))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 69850 -16510 front 0 (PN RESET))
    )
    (component "Package_TO_SOT_SMD:SOT-23"
      (place U1 57150 -16510 front 0 (PN LM809))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U2 69850 -30480 front 0 (PN WD65C02_))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U3 25400 -97790 front 0 (PN 74HC00))
    )
    (component "Package_DIP:DIP-28_W15.24mm_LongPads"
      (place U4 25400 -45720 front 90 (PN 28C256))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U5 25400 -74930 front 90 (PN "CY62256-70PC"))
    )
    (component "Package_DIP:DIP-40_W15.24mm_LongPads"
      (place U6 106680 -31750 front 0 (PN WD65C22))
    )
    (component "Display:NHD-0420H1Z"
      (place U7 50800 -96520 front 0 (PN "NHD-0420H1Z"))
    )
    (component "Package_DIP:DIP-4_W7.62mm_LongPads"
      (place X1 91440 -16510 front 0 (PN 1mhz))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_Pin:Pin_D1.0mm_L10.0mm
      (outline (path signal 120  1251 0  1175.56 -427.867  958.321 -804.127  625.5 -1083.4
            217.234 -1231.99  -217.234 -1231.99  -625.5 -1083.4  -958.321 -804.127
            -1175.56 -427.867  -1251 0  -1175.56 427.867  -958.321 804.127
            -625.5 1083.4  -217.234 1231.99  217.234 1231.99  625.5 1083.4
            958.321 804.127  1175.56 427.867  1251 0))
      (outline (path signal 120  1000 0  923.88 -382.683  707.107 -707.107  382.683 -923.88
            0 -1000  -382.683 -923.88  -707.107 -707.107  -923.88 -382.683
            -1000 0  -923.88 382.683  -707.107 707.107  -382.683 923.88
            0 1000  382.683 923.88  707.107 707.107  923.88 382.683  1000 0))
      (outline (path signal 120  500 0  420.627 -270.32  207.708 -454.816  -71.157 -494.911
            -327.43 -377.875  -479.746 -140.866  -479.746 140.866  -327.43 377.875
            -71.157 494.911  207.708 454.816  420.627 270.32  500 0))
      (outline (path signal 50  1500 0  1418.73 -487.049  1183.71 -921.319  820.422 -1255.75
            368.228 -1454.1  -123.869 -1494.88  -602.543 -1373.66  -1015.92 -1103.59
            -1319.21 -713.921  -1479.54 -246.892  -1479.54 246.892  -1319.21 713.921
            -1015.92 1103.59  -602.543 1373.66  -123.869 1494.88  368.228 1454.1
            820.422 1255.75  1183.71 921.319  1418.73 487.049  1500 0))
      (pin Round[A]Pad_2000_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical
      (outline (path signal 50  2860 1050  -1050 1050))
      (outline (path signal 50  2860 -1050  2860 1050))
      (outline (path signal 50  -1050 -1050  2860 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 100  0 0  1900 0))
      (outline (path signal 100  800 0  720.775 -347.107  498.792 -625.465  178.017 -779.942
            -178.017 -779.942  -498.792 -625.465  -720.775 -347.107  -800 0
            -720.775 347.107  -498.792 625.465  -178.017 779.942  178.017 779.942
            498.792 625.465  720.775 347.107  800 0))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 1900 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P1.90mm_Vertical::1
      (outline (path signal 100  800 0  720.775 -347.107  498.792 -625.465  178.017 -779.942
            -178.017 -779.942  -498.792 -625.465  -720.775 -347.107  -800 0
            -720.775 347.107  -498.792 625.465  -178.017 779.942  178.017 779.942
            498.792 625.465  720.775 347.107  800 0))
      (outline (path signal 100  0 0  1900 0))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  -1050 -1050  2860 -1050))
      (outline (path signal 50  2860 -1050  2860 1050))
      (outline (path signal 50  2860 1050  -1050 1050))
      (pin Oval[A]Pad_1400x1400_um 2 1900 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Vishay_43_Horizontal
      (outline (path signal 50  3250 3950  -17800 3950))
      (outline (path signal 50  3250 -1400  3250 3950))
      (outline (path signal 50  -17800 -1400  3250 -1400))
      (outline (path signal 50  -17800 3950  -17800 -1400))
      (outline (path signal 120  -17640 1270  -16881 1270))
      (outline (path signal 120  -16121 2570  -16121 -30))
      (outline (path signal 120  -17640 2570  -17640 -30))
      (outline (path signal 120  -17640 -30  -16121 -30))
      (outline (path signal 120  -17640 2570  -16121 2570))
      (outline (path signal 120  3120 3790  3120 -1250))
      (outline (path signal 120  -16120 3790  -16120 -1250))
      (outline (path signal 120  -16120 -1250  3120 -1250))
      (outline (path signal 120  -16120 3790  3120 3790))
      (outline (path signal 100  -17520 1270  -16760 1270))
      (outline (path signal 100  -16000 2450  -17520 2450))
      (outline (path signal 100  -16000 90  -16000 2450))
      (outline (path signal 100  -17520 90  -16000 90))
      (outline (path signal 100  -17520 2450  -17520 90))
      (outline (path signal 100  3000 3670  -16000 3670))
      (outline (path signal 100  3000 -1130  3000 3670))
      (outline (path signal 100  -16000 -1130  3000 -1130))
      (outline (path signal 100  -16000 3670  -16000 -1130))
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 -7620 2540)
      (pin Round[A]Pad_1800_um 3 -12700 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Package_TO_SOT_SMD:SOT-23"
      (outline (path signal 120  760 -1580  -700 -1580))
      (outline (path signal 120  760 1580  -1400 1580))
      (outline (path signal 50  -1700 -1750  -1700 1750))
      (outline (path signal 50  1700 -1750  -1700 -1750))
      (outline (path signal 50  1700 1750  1700 -1750))
      (outline (path signal 50  -1700 1750  1700 1750))
      (outline (path signal 120  760 1580  760 650))
      (outline (path signal 120  760 -1580  760 -650))
      (outline (path signal 100  -700 -1520  700 -1520))
      (outline (path signal 100  700 1520  700 -1520))
      (outline (path signal 100  -700 950  -150 1520))
      (outline (path signal 100  -150 1520  700 1520))
      (outline (path signal 100  -700 950  -700 -1500))
      (pin Rect[T]Pad_900x800_um 1 -1000 950)
      (pin Rect[T]Pad_900x800_um 2 -1000 -950)
      (pin Rect[T]Pad_900x800_um 3 1000 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_LongPads"
      (outline (path signal 50  16700 1550  -1500 1550))
      (outline (path signal 50  16700 -34550  16700 1550))
      (outline (path signal 50  -1500 -34550  16700 -34550))
      (outline (path signal 50  -1500 1550  -1500 -34550))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -34350  13680 1330))
      (outline (path signal 120  1560 -34350  13680 -34350))
      (outline (path signal 120  1560 1330  1560 -34350))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_LongPads"
      (outline (path signal 50  16700 1550  -1500 1550))
      (outline (path signal 50  16700 -49800  16700 1550))
      (outline (path signal 50  -1500 -49800  16700 -49800))
      (outline (path signal 50  -1500 1550  -1500 -49800))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -49590  13680 1330))
      (outline (path signal 120  1560 -49590  13680 -49590))
      (outline (path signal 120  1560 1330  1560 -49590))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 40 15240 0)
    )
    (image "Display:NHD-0420H1Z"
      (outline (path signal 100  -2000 -26890  -2000 -1000))
      (outline (path signal 100  77000 -26890  -2000 -26890))
      (outline (path signal 100  77000 9110  77000 -26890))
      (outline (path signal 100  -2000 9110  77000 9110))
      (outline (path signal 120  -2120 -27010  -2120 9230))
      (outline (path signal 120  77120 -27010  -2120 -27010))
      (outline (path signal 120  77120 9230  77120 -27010))
      (outline (path signal 120  -2120 9230  77120 9230))
      (outline (path signal 50  -2250 -27140  -2250 9360))
      (outline (path signal 50  77250 -27140  -2250 -27140))
      (outline (path signal 50  77250 9360  77250 -27140))
      (outline (path signal 50  -2250 9360  77250 9360))
      (outline (path signal 120  -2500 2000  -2500 -2000))
      (outline (path signal 100  -2000 1000  -2000 9110))
      (outline (path signal 100  -1000 0  -2000 1000))
      (outline (path signal 100  -2000 -1000  -1000 0))
      (outline (path signal 120  2000 -27010  2000 9230))
      (outline (path signal 120  68000 9230  68000 -27010))
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 0 -2540)
      (pin Round[A]Pad_1500_um 3 0 -5080)
      (pin Round[A]Pad_1500_um 4 0 -7620)
      (pin Round[A]Pad_1500_um 5 0 -10160)
      (pin Round[A]Pad_1500_um 6 0 -12700)
      (pin Round[A]Pad_1500_um 7 0 -15240)
      (pin Round[A]Pad_1500_um 8 0 -17780)
      (pin Round[A]Pad_1500_um 10 75000 -2540)
      (pin Round[A]Pad_1500_um 11 75000 -5080)
      (pin Round[A]Pad_1500_um 12 75000 -7620)
      (pin Round[A]Pad_1500_um 13 75000 -10160)
      (pin Round[A]Pad_1500_um 14 75000 -12700)
      (pin Round[A]Pad_1500_um 9 75000 0)
      (pin Round[A]Pad_1500_um 16 75000 -17780)
      (pin Round[A]Pad_1500_um 15 75000 -15240)
      (keepout "" (circle F.Cu 2000 75000 7110))
      (keepout "" (circle B.Cu 2000 75000 7110))
      (keepout "" (circle F.Cu 2000 0 -24890))
      (keepout "" (circle B.Cu 2000 0 -24890))
    )
    (image "Package_DIP:DIP-4_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -4100  9100 1550))
      (outline (path signal 50  -1450 -4100  9100 -4100))
      (outline (path signal 50  -1450 1550  -1450 -4100))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -3870  6060 1330))
      (outline (path signal 120  1560 -3870  6060 -3870))
      (outline (path signal 120  1560 1330  1560 -3870))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -3810  635 270))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 3 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 4 7620 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[T]Pad_900x800_um
      (shape (rect F.Cu -450 -400 450 400))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 C2-1 C3-1 C4-1 C5-1 C6-1 R1-1 R2-2 SW1-2 SW1-2@1 U2-2 U2-8 U2-36
        U3-14 U4-27 U4-28 U5-28 U6-20 U7-2 U7-15)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 C6-2 RV1-1 U1-1 U3-7 U4-22 U4-14 U5-14 U6-1 U7-1
        U7-16)
    )
    (net IRQ
      (pins R1-2 U2-4 U6-21)
    )
    (net NMI
      (pins R2-1 U2-6)
    )
    (net "Net-(RV1-Pad2)"
      (pins RV1-2 U7-3)
    )
    (net "Net-(SW1-Pad1)"
      (pins SW1-1 SW1-1@1 U1-3)
    )
    (net a12
      (pins U2-22 U4-2 U5-2)
    )
    (net a13
      (pins U2-23 U4-26 U5-26 U6-24)
    )
    (net a14
      (pins U2-24 U3-4 U4-1 U5-1 U5-22)
    )
    (net a15
      (pins U2-25 U3-12 U3-13)
    )
    (net d7
      (pins U2-26 U4-19 U5-19 U6-26)
    )
    (net d6
      (pins U2-27 U4-18 U5-18 U6-27)
    )
    (net d5
      (pins U2-28 U4-17 U5-17 U6-28)
    )
    (net a0
      (pins U2-9 U4-10 U5-10)
    )
    (net d4
      (pins U2-29 U4-16 U5-16 U6-29)
    )
    (net a1
      (pins U2-10 U4-9 U5-9)
    )
    (net d3
      (pins U2-30 U4-15 U5-15 U6-30)
    )
    (net a2
      (pins U2-11 U4-8 U5-8)
    )
    (net d2
      (pins U2-31 U4-13 U5-13 U6-31)
    )
    (net a3
      (pins U2-12 U4-7 U5-7)
    )
    (net d1
      (pins U2-32 U4-12 U5-12 U6-32)
    )
    (net a4
      (pins U2-13 U4-6 U5-6)
    )
    (net d0
      (pins U2-33 U4-11 U5-11 U6-33)
    )
    (net a5
      (pins U2-14 U4-5 U5-5)
    )
    (net RW
      (pins U2-34 U5-27 U6-22)
    )
    (net a6
      (pins U2-15 U4-4 U5-4)
    )
    (net a7
      (pins U2-16 U4-3 U5-3)
    )
    (net a8
      (pins U2-17 U4-25 U5-25)
    )
    (net PHI2
      (pins U2-37 U3-9 U6-25)
    )
    (net a9
      (pins U2-18 U4-24 U5-24)
    )
    (net a10
      (pins U2-19 U4-21 U5-21)
    )
    (net a11
      (pins U2-20 U4-23 U5-23)
    )
    (net RESET
      (pins U2-40 U6-34)
    )
    (net SRAM_CS
      (pins U3-8 U5-20)
    )
    (net ROM_CS
      (pins U3-10 U3-11 U3-5 U4-20)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7 U7-6)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8 U7-5)
    )
    (net "Net-(U6-Pad9)"
      (pins U6-9 U7-4)
    )
    (net "Net-(U6-Pad10)"
      (pins U6-10 U7-7)
    )
    (net "Net-(U6-Pad11)"
      (pins U6-11 U7-8)
    )
    (net "Net-(U6-Pad12)"
      (pins U6-12 U7-9)
    )
    (net "Net-(U6-Pad13)"
      (pins U6-13 U7-10)
    )
    (net "Net-(U6-Pad14)"
      (pins U6-14 U7-11)
    )
    (net "Net-(U6-Pad15)"
      (pins U6-15 U7-12)
    )
    (net "Net-(U6-Pad16)"
      (pins U6-16 U7-13)
    )
    (net "Net-(U6-Pad17)"
      (pins U6-17 U7-14)
    )
    (class kicad_default "" GND IRQ NMI "Net-(J1-Pad1)" "Net-(RV1-Pad2)" "Net-(RV1-Pad3)"
      "Net-(SW1-Pad1)" "Net-(U2-Pad21)" "Net-(U2-Pad3)" "Net-(U2-Pad35)" "Net-(U2-Pad38)"
      "Net-(U2-Pad39)" "Net-(U2-Pad5)" "Net-(U2-Pad7)" "Net-(U6-Pad10)" "Net-(U6-Pad11)"
      "Net-(U6-Pad12)" "Net-(U6-Pad13)" "Net-(U6-Pad14)" "Net-(U6-Pad15)"
      "Net-(U6-Pad16)" "Net-(U6-Pad17)" "Net-(U6-Pad18)" "Net-(U6-Pad19)"
      "Net-(U6-Pad2)" "Net-(U6-Pad23)" "Net-(U6-Pad3)" "Net-(U6-Pad35)" "Net-(U6-Pad36)"
      "Net-(U6-Pad37)" "Net-(U6-Pad38)" "Net-(U6-Pad39)" "Net-(U6-Pad4)" "Net-(U6-Pad40)"
      "Net-(U6-Pad5)" "Net-(U6-Pad6)" "Net-(U6-Pad7)" "Net-(U6-Pad8)" "Net-(U6-Pad9)"
      "Net-(X1-Pad1)" PHI2 RESB RESET ROM_CS RW SRAM_CS VCC VIA1_CS2 VP a0
      a1 a10 a11 a12 a13 a14 a15 a2 a3 a4 a5 a6 a7 a8 a9 d0 d1 d2 d3 d4 d5
      d6 d7
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
