// Seed: 273564718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2;
endmodule
module module_1 #(
    parameter id_15 = 32'd47,
    parameter id_16 = 32'd24,
    parameter id_17 = 32'd82,
    parameter id_18 = 32'd35
) (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5
);
  wire id_7;
  wand id_8 = id_8;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  integer id_9;
  wire id_10;
  tri id_11;
  wire id_12 = 1;
  assign id_11 = 1;
  wire id_13;
  wire id_14;
  defparam id_15.id_16 = id_16;
  assign id_9  = 1;
  assign id_11 = id_4 - id_12;
  defparam id_17.id_18 = id_8;
endmodule
