
module gate_rom(address,clock,q);

  input  [7:0] address;
  input  clock;
  output [39:0] q;
  tri1 clock;


endmodule

