{"Source Block": ["hdl/library/xilinx/common/ad_serdes_in.v@121:142@HdlStmFor", "  endgenerate\n\n  // received data interface: ibuf -> idelay -> iserdes\n  genvar l_inst;\n  generate\n    for (l_inst = 0; l_inst <= (DATA_WIDTH-1); l_inst = l_inst + 1) begin: g_io\n      if (CMOS_LVDS_N == 0) begin\n        IBUFDS i_ibuf (\n          .I (data_in_p[l_inst]),\n          .IB (data_in_n[l_inst]),\n          .O (data_in_ibuf_s[l_inst]));\n       end else begin\n        IBUF i_ibuf (\n          .I (data_in_p[l_inst]),\n          .O (data_in_ibuf_s[l_inst]));\n       end\n    end\n  endgenerate\n\n  reg [6:0] serdes_rst_seq;\n  wire      serdes_rst     = serdes_rst_seq [6];\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[133, "        IBUF i_ibuf (\n"]], "Add": [[133, "         IBUF i_ibuf (\n"]]}}