cpu
datapath
control
memory
register
register file
flip-flop
d flip-flop
read port
write port
write enable
WE
select signal
mux
demux
data input
data output
clock signal
combinational
adder
one-bit adder
carry in
carry out
ainvert
binvert
bnegate
operation
add
subtract
and
or
not
nand
nor
2s complement
SLT
set if less then
slt
set
less
zero detection
zero
overflow detection
overflow
MSB
propagation delay
bit-slicing
32-bit alu
ALU
arithmetic and logic unit
cisc
risc
mips
beq
bne
blt
bnq
L1 cache
ISA
multi-issue cpu
context switch
boolean algebra