
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010f9c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0801123c  0801123c  0001223c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011678  08011678  00012678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011680  08011680  00012680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011684  08011684  00012684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000014c  24000000  08011688  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00008ec8  2400014c  080117d4  0001314c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24009014  080117d4  00014014  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001314c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000248d0  00000000  00000000  0001317a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004f62  00000000  00000000  00037a4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001838  00000000  00000000  0003c9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000128c  00000000  00000000  0003e1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ba61  00000000  00000000  0003f474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000267e4  00000000  00000000  0007aed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001601fd  00000000  00000000  000a16b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002018b6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000068a0  00000000  00000000  002018fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  0020819c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400014c 	.word	0x2400014c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011224 	.word	0x08011224

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000150 	.word	0x24000150
 80002dc:	08011224 	.word	0x08011224

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f006 fa1a 	bl	8006b00 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f00f fa2d 	bl	800fb74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	08011634 	.word	0x08011634
 800072c:	240000a4 	.word	0x240000a4
 8000730:	240000a0 	.word	0x240000a0

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	240000a0 	.word	0x240000a0
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	24000168 	.word	0x24000168

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	24000168 	.word	0x24000168

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000a68:	f7ff feae 	bl	80007c8 <HAL_GetTick>
 8000a6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d101      	bne.n	8000a78 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e316      	b.n	80010a6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a66      	ldr	r2, [pc, #408]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d04a      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a65      	ldr	r2, [pc, #404]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d045      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a63      	ldr	r2, [pc, #396]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d040      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a62      	ldr	r2, [pc, #392]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d03b      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a60      	ldr	r2, [pc, #384]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d036      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a5f      	ldr	r2, [pc, #380]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d031      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d02c      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d027      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a5a      	ldr	r2, [pc, #360]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d022      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a59      	ldr	r2, [pc, #356]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d01d      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a57      	ldr	r2, [pc, #348]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d018      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a56      	ldr	r2, [pc, #344]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d013      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a54      	ldr	r2, [pc, #336]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00e      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a53      	ldr	r2, [pc, #332]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d009      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a51      	ldr	r2, [pc, #324]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d004      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a50      	ldr	r2, [pc, #320]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d101      	bne.n	8000b1c <HAL_DMA_Init+0xbc>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <HAL_DMA_Init+0xbe>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f000 813b 	beq.w	8000d9a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2202      	movs	r2, #2
 8000b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a37      	ldr	r2, [pc, #220]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d04a      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a36      	ldr	r2, [pc, #216]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d045      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a34      	ldr	r2, [pc, #208]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d040      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a33      	ldr	r2, [pc, #204]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d03b      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a31      	ldr	r2, [pc, #196]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d036      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a30      	ldr	r2, [pc, #192]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d031      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2e      	ldr	r2, [pc, #184]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d02c      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d027      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a2b      	ldr	r2, [pc, #172]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d022      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a2a      	ldr	r2, [pc, #168]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d01d      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a28      	ldr	r2, [pc, #160]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d018      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a27      	ldr	r2, [pc, #156]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d013      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a25      	ldr	r2, [pc, #148]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d00e      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a24      	ldr	r2, [pc, #144]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d009      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a22      	ldr	r2, [pc, #136]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d004      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a21      	ldr	r2, [pc, #132]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d108      	bne.n	8000be6 <HAL_DMA_Init+0x186>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f022 0201 	bic.w	r2, r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	e007      	b.n	8000bf6 <HAL_DMA_Init+0x196>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f022 0201 	bic.w	r2, r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000bf6:	e02f      	b.n	8000c58 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000bf8:	f7ff fde6 	bl	80007c8 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	d928      	bls.n	8000c58 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2220      	movs	r2, #32
 8000c0a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2203      	movs	r2, #3
 8000c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e246      	b.n	80010a6 <HAL_DMA_Init+0x646>
 8000c18:	40020010 	.word	0x40020010
 8000c1c:	40020028 	.word	0x40020028
 8000c20:	40020040 	.word	0x40020040
 8000c24:	40020058 	.word	0x40020058
 8000c28:	40020070 	.word	0x40020070
 8000c2c:	40020088 	.word	0x40020088
 8000c30:	400200a0 	.word	0x400200a0
 8000c34:	400200b8 	.word	0x400200b8
 8000c38:	40020410 	.word	0x40020410
 8000c3c:	40020428 	.word	0x40020428
 8000c40:	40020440 	.word	0x40020440
 8000c44:	40020458 	.word	0x40020458
 8000c48:	40020470 	.word	0x40020470
 8000c4c:	40020488 	.word	0x40020488
 8000c50:	400204a0 	.word	0x400204a0
 8000c54:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1c8      	bne.n	8000bf8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	4b83      	ldr	r3, [pc, #524]	@ (8000e80 <HAL_DMA_Init+0x420>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000c7e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c96:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a1b      	ldr	r3, [r3, #32]
 8000c9c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	d107      	bne.n	8000cbc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000cbc:	4b71      	ldr	r3, [pc, #452]	@ (8000e84 <HAL_DMA_Init+0x424>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b71      	ldr	r3, [pc, #452]	@ (8000e88 <HAL_DMA_Init+0x428>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cc8:	d328      	bcc.n	8000d1c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b28      	cmp	r3, #40	@ 0x28
 8000cd0:	d903      	bls.n	8000cda <HAL_DMA_Init+0x27a>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cd8:	d917      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8000ce0:	d903      	bls.n	8000cea <HAL_DMA_Init+0x28a>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	2b42      	cmp	r3, #66	@ 0x42
 8000ce8:	d90f      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b46      	cmp	r3, #70	@ 0x46
 8000cf0:	d903      	bls.n	8000cfa <HAL_DMA_Init+0x29a>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b48      	cmp	r3, #72	@ 0x48
 8000cf8:	d907      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b4e      	cmp	r3, #78	@ 0x4e
 8000d00:	d905      	bls.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2b52      	cmp	r3, #82	@ 0x52
 8000d08:	d801      	bhi.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e000      	b.n	8000d10 <HAL_DMA_Init+0x2b0>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d1a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	697a      	ldr	r2, [r7, #20]
 8000d22:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	f023 0307 	bic.w	r3, r3, #7
 8000d32:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d117      	bne.n	8000d76 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d00e      	beq.n	8000d76 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f002 fb3f 	bl	80033dc <DMA_CheckFifoParam>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d008      	beq.n	8000d76 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2240      	movs	r2, #64	@ 0x40
 8000d68:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e197      	b.n	80010a6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f002 fa7a 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000d84:	4603      	mov	r3, r0
 8000d86:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d8c:	f003 031f 	and.w	r3, r3, #31
 8000d90:	223f      	movs	r2, #63	@ 0x3f
 8000d92:	409a      	lsls	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	e0cd      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d022      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a39      	ldr	r2, [pc, #228]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d01d      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a38      	ldr	r2, [pc, #224]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d018      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a36      	ldr	r2, [pc, #216]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d013      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a35      	ldr	r2, [pc, #212]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d00e      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a33      	ldr	r2, [pc, #204]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d009      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a32      	ldr	r2, [pc, #200]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d004      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a30      	ldr	r2, [pc, #192]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_DMA_Init+0x38e>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_DMA_Init+0x390>
 8000dee:	2300      	movs	r3, #0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 8097 	beq.w	8000f24 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a24      	ldr	r2, [pc, #144]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d021      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a22      	ldr	r2, [pc, #136]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d01c      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a21      	ldr	r2, [pc, #132]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d017      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1f      	ldr	r2, [pc, #124]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d012      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d00d      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d008      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d003      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000e42:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2202      	movs	r2, #2
 8000e48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000e5c:	697a      	ldr	r2, [r7, #20]
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <HAL_DMA_Init+0x44c>)
 8000e60:	4013      	ands	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b40      	cmp	r3, #64	@ 0x40
 8000e6a:	d021      	beq.n	8000eb0 <HAL_DMA_Init+0x450>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	2b80      	cmp	r3, #128	@ 0x80
 8000e72:	d102      	bne.n	8000e7a <HAL_DMA_Init+0x41a>
 8000e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e78:	e01b      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e019      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7e:	bf00      	nop
 8000e80:	fe10803f 	.word	0xfe10803f
 8000e84:	5c001000 	.word	0x5c001000
 8000e88:	ffff0000 	.word	0xffff0000
 8000e8c:	58025408 	.word	0x58025408
 8000e90:	5802541c 	.word	0x5802541c
 8000e94:	58025430 	.word	0x58025430
 8000e98:	58025444 	.word	0x58025444
 8000e9c:	58025458 	.word	0x58025458
 8000ea0:	5802546c 	.word	0x5802546c
 8000ea4:	58025480 	.word	0x58025480
 8000ea8:	58025494 	.word	0x58025494
 8000eac:	fffe000f 	.word	0xfffe000f
 8000eb0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68d2      	ldr	r2, [r2, #12]
 8000eb6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000eb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000ec0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000ec8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ed0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000ed8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ee0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b6e      	ldr	r3, [pc, #440]	@ (80010b0 <HAL_DMA_Init+0x650>)
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a6e      	ldr	r2, [pc, #440]	@ (80010b4 <HAL_DMA_Init+0x654>)
 8000efc:	fba2 2303 	umull	r2, r3, r2, r3
 8000f00:	091b      	lsrs	r3, r3, #4
 8000f02:	009a      	lsls	r2, r3, #2
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f002 f9b5 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f16:	f003 031f 	and.w	r3, r3, #31
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	e008      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2240      	movs	r2, #64	@ 0x40
 8000f28:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e0b7      	b.n	80010a6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a5f      	ldr	r2, [pc, #380]	@ (80010b8 <HAL_DMA_Init+0x658>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d072      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a5d      	ldr	r2, [pc, #372]	@ (80010bc <HAL_DMA_Init+0x65c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d06d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a5c      	ldr	r2, [pc, #368]	@ (80010c0 <HAL_DMA_Init+0x660>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d068      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a5a      	ldr	r2, [pc, #360]	@ (80010c4 <HAL_DMA_Init+0x664>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d063      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a59      	ldr	r2, [pc, #356]	@ (80010c8 <HAL_DMA_Init+0x668>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d05e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a57      	ldr	r2, [pc, #348]	@ (80010cc <HAL_DMA_Init+0x66c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d059      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a56      	ldr	r2, [pc, #344]	@ (80010d0 <HAL_DMA_Init+0x670>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d054      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a54      	ldr	r2, [pc, #336]	@ (80010d4 <HAL_DMA_Init+0x674>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d04f      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a53      	ldr	r2, [pc, #332]	@ (80010d8 <HAL_DMA_Init+0x678>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d04a      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a51      	ldr	r2, [pc, #324]	@ (80010dc <HAL_DMA_Init+0x67c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d045      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a50      	ldr	r2, [pc, #320]	@ (80010e0 <HAL_DMA_Init+0x680>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d040      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_DMA_Init+0x684>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d03b      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a4d      	ldr	r2, [pc, #308]	@ (80010e8 <HAL_DMA_Init+0x688>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d036      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a4b      	ldr	r2, [pc, #300]	@ (80010ec <HAL_DMA_Init+0x68c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d031      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80010f0 <HAL_DMA_Init+0x690>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d02c      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a48      	ldr	r2, [pc, #288]	@ (80010f4 <HAL_DMA_Init+0x694>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d027      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a47      	ldr	r2, [pc, #284]	@ (80010f8 <HAL_DMA_Init+0x698>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d022      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a45      	ldr	r2, [pc, #276]	@ (80010fc <HAL_DMA_Init+0x69c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a44      	ldr	r2, [pc, #272]	@ (8001100 <HAL_DMA_Init+0x6a0>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d018      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a42      	ldr	r2, [pc, #264]	@ (8001104 <HAL_DMA_Init+0x6a4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d013      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a41      	ldr	r2, [pc, #260]	@ (8001108 <HAL_DMA_Init+0x6a8>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d00e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a3f      	ldr	r2, [pc, #252]	@ (800110c <HAL_DMA_Init+0x6ac>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d009      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a3e      	ldr	r2, [pc, #248]	@ (8001110 <HAL_DMA_Init+0x6b0>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d004      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a3c      	ldr	r2, [pc, #240]	@ (8001114 <HAL_DMA_Init+0x6b4>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_DMA_Init+0x5ca>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_DMA_Init+0x5cc>
 800102a:	2300      	movs	r3, #0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d032      	beq.n	8001096 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f002 fa4f 	bl	80034d4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b80      	cmp	r3, #128	@ 0x80
 800103c:	d102      	bne.n	8001044 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001058:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d010      	beq.n	8001084 <HAL_DMA_Init+0x624>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b08      	cmp	r3, #8
 8001068:	d80c      	bhi.n	8001084 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f002 facc 	bl	8003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	e008      	b.n	8001096 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	a7fdabf8 	.word	0xa7fdabf8
 80010b4:	cccccccd 	.word	0xcccccccd
 80010b8:	40020010 	.word	0x40020010
 80010bc:	40020028 	.word	0x40020028
 80010c0:	40020040 	.word	0x40020040
 80010c4:	40020058 	.word	0x40020058
 80010c8:	40020070 	.word	0x40020070
 80010cc:	40020088 	.word	0x40020088
 80010d0:	400200a0 	.word	0x400200a0
 80010d4:	400200b8 	.word	0x400200b8
 80010d8:	40020410 	.word	0x40020410
 80010dc:	40020428 	.word	0x40020428
 80010e0:	40020440 	.word	0x40020440
 80010e4:	40020458 	.word	0x40020458
 80010e8:	40020470 	.word	0x40020470
 80010ec:	40020488 	.word	0x40020488
 80010f0:	400204a0 	.word	0x400204a0
 80010f4:	400204b8 	.word	0x400204b8
 80010f8:	58025408 	.word	0x58025408
 80010fc:	5802541c 	.word	0x5802541c
 8001100:	58025430 	.word	0x58025430
 8001104:	58025444 	.word	0x58025444
 8001108:	58025458 	.word	0x58025458
 800110c:	5802546c 	.word	0x5802546c
 8001110:	58025480 	.word	0x58025480
 8001114:	58025494 	.word	0x58025494

08001118 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e226      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <HAL_DMA_Start_IT+0x2a>
 800113e:	2302      	movs	r3, #2
 8001140:	e21f      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b01      	cmp	r3, #1
 8001154:	f040 820a 	bne.w	800156c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2202      	movs	r2, #2
 800115c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2200      	movs	r2, #0
 8001164:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a68      	ldr	r2, [pc, #416]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d04a      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a66      	ldr	r2, [pc, #408]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d045      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a65      	ldr	r2, [pc, #404]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d040      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a63      	ldr	r2, [pc, #396]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d03b      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a62      	ldr	r2, [pc, #392]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d036      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a60      	ldr	r2, [pc, #384]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d031      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d02c      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d027      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a5c      	ldr	r2, [pc, #368]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d022      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d01d      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a59      	ldr	r2, [pc, #356]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d018      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a57      	ldr	r2, [pc, #348]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a56      	ldr	r2, [pc, #344]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d00e      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a54      	ldr	r2, [pc, #336]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d009      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a53      	ldr	r2, [pc, #332]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d004      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a51      	ldr	r2, [pc, #324]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d108      	bne.n	8001218 <HAL_DMA_Start_IT+0x100>
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 0201 	bic.w	r2, r2, #1
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	e007      	b.n	8001228 <HAL_DMA_Start_IT+0x110>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 0201 	bic.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f001 fe76 	bl	8002f20 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a34      	ldr	r2, [pc, #208]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d04a      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a33      	ldr	r2, [pc, #204]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d045      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a31      	ldr	r2, [pc, #196]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d040      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a30      	ldr	r2, [pc, #192]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d03b      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a2e      	ldr	r2, [pc, #184]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d036      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a2d      	ldr	r2, [pc, #180]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d031      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a2b      	ldr	r2, [pc, #172]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d02c      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a2a      	ldr	r2, [pc, #168]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d027      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a28      	ldr	r2, [pc, #160]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d022      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d01d      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a25      	ldr	r2, [pc, #148]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d018      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a24      	ldr	r2, [pc, #144]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d013      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a22      	ldr	r2, [pc, #136]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00e      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d009      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d004      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d101      	bne.n	80012d8 <HAL_DMA_Start_IT+0x1c0>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <HAL_DMA_Start_IT+0x1c2>
 80012d8:	2300      	movs	r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d036      	beq.n	800134c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f023 021e 	bic.w	r2, r3, #30
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f042 0216 	orr.w	r2, r2, #22
 80012f0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d03e      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f042 0208 	orr.w	r2, r2, #8
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e035      	b.n	8001378 <HAL_DMA_Start_IT+0x260>
 800130c:	40020010 	.word	0x40020010
 8001310:	40020028 	.word	0x40020028
 8001314:	40020040 	.word	0x40020040
 8001318:	40020058 	.word	0x40020058
 800131c:	40020070 	.word	0x40020070
 8001320:	40020088 	.word	0x40020088
 8001324:	400200a0 	.word	0x400200a0
 8001328:	400200b8 	.word	0x400200b8
 800132c:	40020410 	.word	0x40020410
 8001330:	40020428 	.word	0x40020428
 8001334:	40020440 	.word	0x40020440
 8001338:	40020458 	.word	0x40020458
 800133c:	40020470 	.word	0x40020470
 8001340:	40020488 	.word	0x40020488
 8001344:	400204a0 	.word	0x400204a0
 8001348:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f023 020e 	bic.w	r2, r3, #14
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f042 020a 	orr.w	r2, r2, #10
 800135e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	2b00      	cmp	r3, #0
 8001366:	d007      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0204 	orr.w	r2, r2, #4
 8001376:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a83      	ldr	r2, [pc, #524]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d072      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a82      	ldr	r2, [pc, #520]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d06d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a80      	ldr	r2, [pc, #512]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d068      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a7f      	ldr	r2, [pc, #508]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d063      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a7d      	ldr	r2, [pc, #500]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d05e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a7c      	ldr	r2, [pc, #496]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d059      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a7a      	ldr	r2, [pc, #488]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d054      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a79      	ldr	r2, [pc, #484]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d04f      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a77      	ldr	r2, [pc, #476]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d04a      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a76      	ldr	r2, [pc, #472]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d045      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a74      	ldr	r2, [pc, #464]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d040      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a73      	ldr	r2, [pc, #460]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d03b      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a71      	ldr	r2, [pc, #452]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d036      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a70      	ldr	r2, [pc, #448]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d031      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a6e      	ldr	r2, [pc, #440]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d02c      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a6d      	ldr	r2, [pc, #436]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d027      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a6b      	ldr	r2, [pc, #428]	@ (80015cc <HAL_DMA_Start_IT+0x4b4>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d022      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a6a      	ldr	r2, [pc, #424]	@ (80015d0 <HAL_DMA_Start_IT+0x4b8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d01d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a68      	ldr	r2, [pc, #416]	@ (80015d4 <HAL_DMA_Start_IT+0x4bc>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d018      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a67      	ldr	r2, [pc, #412]	@ (80015d8 <HAL_DMA_Start_IT+0x4c0>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d013      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a65      	ldr	r2, [pc, #404]	@ (80015dc <HAL_DMA_Start_IT+0x4c4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a64      	ldr	r2, [pc, #400]	@ (80015e0 <HAL_DMA_Start_IT+0x4c8>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d009      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a62      	ldr	r2, [pc, #392]	@ (80015e4 <HAL_DMA_Start_IT+0x4cc>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d004      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a61      	ldr	r2, [pc, #388]	@ (80015e8 <HAL_DMA_Start_IT+0x4d0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d101      	bne.n	800146c <HAL_DMA_Start_IT+0x354>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_DMA_Start_IT+0x356>
 800146c:	2300      	movs	r3, #0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d01a      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800148e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001494:	2b00      	cmp	r3, #0
 8001496:	d007      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80014a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014a6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a37      	ldr	r2, [pc, #220]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d04a      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a36      	ldr	r2, [pc, #216]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d045      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a34      	ldr	r2, [pc, #208]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d040      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a33      	ldr	r2, [pc, #204]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d03b      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a31      	ldr	r2, [pc, #196]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d036      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a30      	ldr	r2, [pc, #192]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d031      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d02c      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a2d      	ldr	r2, [pc, #180]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d027      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d022      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a2a      	ldr	r2, [pc, #168]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d01d      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a28      	ldr	r2, [pc, #160]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d018      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a27      	ldr	r2, [pc, #156]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d013      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a25      	ldr	r2, [pc, #148]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00e      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a24      	ldr	r2, [pc, #144]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d009      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a22      	ldr	r2, [pc, #136]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d004      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a21      	ldr	r2, [pc, #132]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d108      	bne.n	800155a <HAL_DMA_Start_IT+0x442>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 0201 	orr.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	e012      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 0201 	orr.w	r2, r2, #1
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	e009      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001572:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020010 	.word	0x40020010
 8001590:	40020028 	.word	0x40020028
 8001594:	40020040 	.word	0x40020040
 8001598:	40020058 	.word	0x40020058
 800159c:	40020070 	.word	0x40020070
 80015a0:	40020088 	.word	0x40020088
 80015a4:	400200a0 	.word	0x400200a0
 80015a8:	400200b8 	.word	0x400200b8
 80015ac:	40020410 	.word	0x40020410
 80015b0:	40020428 	.word	0x40020428
 80015b4:	40020440 	.word	0x40020440
 80015b8:	40020458 	.word	0x40020458
 80015bc:	40020470 	.word	0x40020470
 80015c0:	40020488 	.word	0x40020488
 80015c4:	400204a0 	.word	0x400204a0
 80015c8:	400204b8 	.word	0x400204b8
 80015cc:	58025408 	.word	0x58025408
 80015d0:	5802541c 	.word	0x5802541c
 80015d4:	58025430 	.word	0x58025430
 80015d8:	58025444 	.word	0x58025444
 80015dc:	58025458 	.word	0x58025458
 80015e0:	5802546c 	.word	0x5802546c
 80015e4:	58025480 	.word	0x58025480
 80015e8:	58025494 	.word	0x58025494

080015ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80015f4:	f7ff f8e8 	bl	80007c8 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e2dc      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d008      	beq.n	8001622 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2280      	movs	r2, #128	@ 0x80
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e2cd      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a76      	ldr	r2, [pc, #472]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d04a      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a74      	ldr	r2, [pc, #464]	@ (8001804 <HAL_DMA_Abort+0x218>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d045      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a73      	ldr	r2, [pc, #460]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d040      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a71      	ldr	r2, [pc, #452]	@ (800180c <HAL_DMA_Abort+0x220>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d03b      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a70      	ldr	r2, [pc, #448]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d036      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6e      	ldr	r2, [pc, #440]	@ (8001814 <HAL_DMA_Abort+0x228>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d031      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a6d      	ldr	r2, [pc, #436]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d02c      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a6b      	ldr	r2, [pc, #428]	@ (800181c <HAL_DMA_Abort+0x230>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d027      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6a      	ldr	r2, [pc, #424]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d022      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a68      	ldr	r2, [pc, #416]	@ (8001824 <HAL_DMA_Abort+0x238>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d01d      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a67      	ldr	r2, [pc, #412]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d018      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a65      	ldr	r2, [pc, #404]	@ (800182c <HAL_DMA_Abort+0x240>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d013      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a64      	ldr	r2, [pc, #400]	@ (8001830 <HAL_DMA_Abort+0x244>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d00e      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a62      	ldr	r2, [pc, #392]	@ (8001834 <HAL_DMA_Abort+0x248>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d009      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a61      	ldr	r2, [pc, #388]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d004      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a5f      	ldr	r2, [pc, #380]	@ (800183c <HAL_DMA_Abort+0x250>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d101      	bne.n	80016c6 <HAL_DMA_Abort+0xda>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <HAL_DMA_Abort+0xdc>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d013      	beq.n	80016f4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 021e 	bic.w	r2, r2, #30
 80016da:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	695a      	ldr	r2, [r3, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016ea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	e00a      	b.n	800170a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 020e 	bic.w	r2, r2, #14
 8001702:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a3c      	ldr	r2, [pc, #240]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d072      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a3a      	ldr	r2, [pc, #232]	@ (8001804 <HAL_DMA_Abort+0x218>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d06d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a39      	ldr	r2, [pc, #228]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d068      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a37      	ldr	r2, [pc, #220]	@ (800180c <HAL_DMA_Abort+0x220>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d063      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a36      	ldr	r2, [pc, #216]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d05e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a34      	ldr	r2, [pc, #208]	@ (8001814 <HAL_DMA_Abort+0x228>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d059      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a33      	ldr	r2, [pc, #204]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d054      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a31      	ldr	r2, [pc, #196]	@ (800181c <HAL_DMA_Abort+0x230>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d04f      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a30      	ldr	r2, [pc, #192]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d04a      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2e      	ldr	r2, [pc, #184]	@ (8001824 <HAL_DMA_Abort+0x238>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d045      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d040      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <HAL_DMA_Abort+0x240>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d03b      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a2a      	ldr	r2, [pc, #168]	@ (8001830 <HAL_DMA_Abort+0x244>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d036      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a28      	ldr	r2, [pc, #160]	@ (8001834 <HAL_DMA_Abort+0x248>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d031      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a27      	ldr	r2, [pc, #156]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d02c      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a25      	ldr	r2, [pc, #148]	@ (800183c <HAL_DMA_Abort+0x250>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d027      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <HAL_DMA_Abort+0x254>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d022      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a22      	ldr	r2, [pc, #136]	@ (8001844 <HAL_DMA_Abort+0x258>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <HAL_DMA_Abort+0x25c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d018      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <HAL_DMA_Abort+0x260>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001850 <HAL_DMA_Abort+0x264>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d00e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001854 <HAL_DMA_Abort+0x268>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d009      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001858 <HAL_DMA_Abort+0x26c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d004      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a19      	ldr	r2, [pc, #100]	@ (800185c <HAL_DMA_Abort+0x270>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d132      	bne.n	8001860 <HAL_DMA_Abort+0x274>
 80017fa:	2301      	movs	r3, #1
 80017fc:	e031      	b.n	8001862 <HAL_DMA_Abort+0x276>
 80017fe:	bf00      	nop
 8001800:	40020010 	.word	0x40020010
 8001804:	40020028 	.word	0x40020028
 8001808:	40020040 	.word	0x40020040
 800180c:	40020058 	.word	0x40020058
 8001810:	40020070 	.word	0x40020070
 8001814:	40020088 	.word	0x40020088
 8001818:	400200a0 	.word	0x400200a0
 800181c:	400200b8 	.word	0x400200b8
 8001820:	40020410 	.word	0x40020410
 8001824:	40020428 	.word	0x40020428
 8001828:	40020440 	.word	0x40020440
 800182c:	40020458 	.word	0x40020458
 8001830:	40020470 	.word	0x40020470
 8001834:	40020488 	.word	0x40020488
 8001838:	400204a0 	.word	0x400204a0
 800183c:	400204b8 	.word	0x400204b8
 8001840:	58025408 	.word	0x58025408
 8001844:	5802541c 	.word	0x5802541c
 8001848:	58025430 	.word	0x58025430
 800184c:	58025444 	.word	0x58025444
 8001850:	58025458 	.word	0x58025458
 8001854:	5802546c 	.word	0x5802546c
 8001858:	58025480 	.word	0x58025480
 800185c:	58025494 	.word	0x58025494
 8001860:	2300      	movs	r3, #0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d007      	beq.n	8001876 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001874:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a6d      	ldr	r2, [pc, #436]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d04a      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a6b      	ldr	r2, [pc, #428]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d045      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d040      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a68      	ldr	r2, [pc, #416]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d03b      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a67      	ldr	r2, [pc, #412]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d036      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a65      	ldr	r2, [pc, #404]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d031      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a64      	ldr	r2, [pc, #400]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d02c      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a62      	ldr	r2, [pc, #392]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d027      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a61      	ldr	r2, [pc, #388]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d022      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d01d      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a5e      	ldr	r2, [pc, #376]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d018      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a5c      	ldr	r2, [pc, #368]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d013      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d00e      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a59      	ldr	r2, [pc, #356]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d009      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a58      	ldr	r2, [pc, #352]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d004      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a56      	ldr	r2, [pc, #344]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d108      	bne.n	8001928 <HAL_DMA_Abort+0x33c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 0201 	bic.w	r2, r2, #1
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	e007      	b.n	8001938 <HAL_DMA_Abort+0x34c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0201 	bic.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001938:	e013      	b.n	8001962 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800193a:	f7fe ff45 	bl	80007c8 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b05      	cmp	r3, #5
 8001946:	d90c      	bls.n	8001962 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2220      	movs	r2, #32
 800194c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2203      	movs	r2, #3
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e12d      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1e5      	bne.n	800193a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a2f      	ldr	r2, [pc, #188]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d04a      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d045      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a2c      	ldr	r2, [pc, #176]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d040      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2a      	ldr	r2, [pc, #168]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d03b      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d036      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a27      	ldr	r2, [pc, #156]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d031      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a26      	ldr	r2, [pc, #152]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d02c      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a24      	ldr	r2, [pc, #144]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d027      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a23      	ldr	r2, [pc, #140]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d022      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d01d      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d018      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a1e      	ldr	r2, [pc, #120]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d00e      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d009      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d004      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a18      	ldr	r2, [pc, #96]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d101      	bne.n	8001a12 <HAL_DMA_Abort+0x426>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_DMA_Abort+0x428>
 8001a12:	2300      	movs	r3, #0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d02b      	beq.n	8001a70 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	223f      	movs	r2, #63	@ 0x3f
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	e02a      	b.n	8001a86 <HAL_DMA_Abort+0x49a>
 8001a30:	40020010 	.word	0x40020010
 8001a34:	40020028 	.word	0x40020028
 8001a38:	40020040 	.word	0x40020040
 8001a3c:	40020058 	.word	0x40020058
 8001a40:	40020070 	.word	0x40020070
 8001a44:	40020088 	.word	0x40020088
 8001a48:	400200a0 	.word	0x400200a0
 8001a4c:	400200b8 	.word	0x400200b8
 8001a50:	40020410 	.word	0x40020410
 8001a54:	40020428 	.word	0x40020428
 8001a58:	40020440 	.word	0x40020440
 8001a5c:	40020458 	.word	0x40020458
 8001a60:	40020470 	.word	0x40020470
 8001a64:	40020488 	.word	0x40020488
 8001a68:	400204a0 	.word	0x400204a0
 8001a6c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a74:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	2201      	movs	r2, #1
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc8 <HAL_DMA_Abort+0x5dc>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d072      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a4d      	ldr	r2, [pc, #308]	@ (8001bcc <HAL_DMA_Abort+0x5e0>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d06d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd0 <HAL_DMA_Abort+0x5e4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d068      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd4 <HAL_DMA_Abort+0x5e8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d063      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a49      	ldr	r2, [pc, #292]	@ (8001bd8 <HAL_DMA_Abort+0x5ec>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d05e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a47      	ldr	r2, [pc, #284]	@ (8001bdc <HAL_DMA_Abort+0x5f0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d059      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a46      	ldr	r2, [pc, #280]	@ (8001be0 <HAL_DMA_Abort+0x5f4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d054      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a44      	ldr	r2, [pc, #272]	@ (8001be4 <HAL_DMA_Abort+0x5f8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d04f      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a43      	ldr	r2, [pc, #268]	@ (8001be8 <HAL_DMA_Abort+0x5fc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d04a      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a41      	ldr	r2, [pc, #260]	@ (8001bec <HAL_DMA_Abort+0x600>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d045      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a40      	ldr	r2, [pc, #256]	@ (8001bf0 <HAL_DMA_Abort+0x604>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d040      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bf4 <HAL_DMA_Abort+0x608>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d03b      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a3d      	ldr	r2, [pc, #244]	@ (8001bf8 <HAL_DMA_Abort+0x60c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d036      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8001bfc <HAL_DMA_Abort+0x610>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d031      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a3a      	ldr	r2, [pc, #232]	@ (8001c00 <HAL_DMA_Abort+0x614>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a38      	ldr	r2, [pc, #224]	@ (8001c04 <HAL_DMA_Abort+0x618>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a37      	ldr	r2, [pc, #220]	@ (8001c08 <HAL_DMA_Abort+0x61c>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d022      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a35      	ldr	r2, [pc, #212]	@ (8001c0c <HAL_DMA_Abort+0x620>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d01d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a34      	ldr	r2, [pc, #208]	@ (8001c10 <HAL_DMA_Abort+0x624>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d018      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a32      	ldr	r2, [pc, #200]	@ (8001c14 <HAL_DMA_Abort+0x628>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a31      	ldr	r2, [pc, #196]	@ (8001c18 <HAL_DMA_Abort+0x62c>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2f      	ldr	r2, [pc, #188]	@ (8001c1c <HAL_DMA_Abort+0x630>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d009      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2e      	ldr	r2, [pc, #184]	@ (8001c20 <HAL_DMA_Abort+0x634>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d004      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2c      	ldr	r2, [pc, #176]	@ (8001c24 <HAL_DMA_Abort+0x638>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_DMA_Abort+0x58e>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <HAL_DMA_Abort+0x590>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d015      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b88:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00c      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ba0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001baa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40020010 	.word	0x40020010
 8001bcc:	40020028 	.word	0x40020028
 8001bd0:	40020040 	.word	0x40020040
 8001bd4:	40020058 	.word	0x40020058
 8001bd8:	40020070 	.word	0x40020070
 8001bdc:	40020088 	.word	0x40020088
 8001be0:	400200a0 	.word	0x400200a0
 8001be4:	400200b8 	.word	0x400200b8
 8001be8:	40020410 	.word	0x40020410
 8001bec:	40020428 	.word	0x40020428
 8001bf0:	40020440 	.word	0x40020440
 8001bf4:	40020458 	.word	0x40020458
 8001bf8:	40020470 	.word	0x40020470
 8001bfc:	40020488 	.word	0x40020488
 8001c00:	400204a0 	.word	0x400204a0
 8001c04:	400204b8 	.word	0x400204b8
 8001c08:	58025408 	.word	0x58025408
 8001c0c:	5802541c 	.word	0x5802541c
 8001c10:	58025430 	.word	0x58025430
 8001c14:	58025444 	.word	0x58025444
 8001c18:	58025458 	.word	0x58025458
 8001c1c:	5802546c 	.word	0x5802546c
 8001c20:	58025480 	.word	0x58025480
 8001c24:	58025494 	.word	0x58025494

08001c28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e237      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d004      	beq.n	8001c50 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2280      	movs	r2, #128	@ 0x80
 8001c4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e22c      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d04a      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d045      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a59      	ldr	r2, [pc, #356]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d040      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a58      	ldr	r2, [pc, #352]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d03b      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a56      	ldr	r2, [pc, #344]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d036      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a55      	ldr	r2, [pc, #340]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d031      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a53      	ldr	r2, [pc, #332]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d02c      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a52      	ldr	r2, [pc, #328]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d027      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a50      	ldr	r2, [pc, #320]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d022      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a4f      	ldr	r2, [pc, #316]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d01d      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d018      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a4c      	ldr	r2, [pc, #304]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a49      	ldr	r2, [pc, #292]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a47      	ldr	r2, [pc, #284]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d004      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a46      	ldr	r2, [pc, #280]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d101      	bne.n	8001cf4 <HAL_DMA_Abort_IT+0xcc>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_DMA_Abort_IT+0xce>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8086 	beq.w	8001e08 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2204      	movs	r2, #4
 8001d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d04a      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a2e      	ldr	r2, [pc, #184]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d045      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d040      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d03b      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d036      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a28      	ldr	r2, [pc, #160]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d031      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a26      	ldr	r2, [pc, #152]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02c      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d027      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a23      	ldr	r2, [pc, #140]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a22      	ldr	r2, [pc, #136]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d01d      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a20      	ldr	r2, [pc, #128]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a1a      	ldr	r2, [pc, #104]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a19      	ldr	r2, [pc, #100]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d108      	bne.n	8001db6 <HAL_DMA_Abort_IT+0x18e>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0201 	bic.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e178      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	e16f      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001dc8:	40020010 	.word	0x40020010
 8001dcc:	40020028 	.word	0x40020028
 8001dd0:	40020040 	.word	0x40020040
 8001dd4:	40020058 	.word	0x40020058
 8001dd8:	40020070 	.word	0x40020070
 8001ddc:	40020088 	.word	0x40020088
 8001de0:	400200a0 	.word	0x400200a0
 8001de4:	400200b8 	.word	0x400200b8
 8001de8:	40020410 	.word	0x40020410
 8001dec:	40020428 	.word	0x40020428
 8001df0:	40020440 	.word	0x40020440
 8001df4:	40020458 	.word	0x40020458
 8001df8:	40020470 	.word	0x40020470
 8001dfc:	40020488 	.word	0x40020488
 8001e00:	400204a0 	.word	0x400204a0
 8001e04:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 020e 	bic.w	r2, r2, #14
 8001e16:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a6c      	ldr	r2, [pc, #432]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d04a      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6b      	ldr	r2, [pc, #428]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d045      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a69      	ldr	r2, [pc, #420]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d040      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a68      	ldr	r2, [pc, #416]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d03b      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a66      	ldr	r2, [pc, #408]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d036      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a65      	ldr	r2, [pc, #404]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d031      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a63      	ldr	r2, [pc, #396]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d02c      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a62      	ldr	r2, [pc, #392]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d027      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a60      	ldr	r2, [pc, #384]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d022      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a5f      	ldr	r2, [pc, #380]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d01d      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d018      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a5c      	ldr	r2, [pc, #368]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5a      	ldr	r2, [pc, #360]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00e      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a59      	ldr	r2, [pc, #356]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a57      	ldr	r2, [pc, #348]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d004      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a56      	ldr	r2, [pc, #344]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d108      	bne.n	8001eca <HAL_DMA_Abort_IT+0x2a2>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e007      	b.n	8001eda <HAL_DMA_Abort_IT+0x2b2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0201 	bic.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a3c      	ldr	r2, [pc, #240]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d072      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d06d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a39      	ldr	r2, [pc, #228]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d068      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a37      	ldr	r2, [pc, #220]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d063      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d05e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a34      	ldr	r2, [pc, #208]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d059      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a33      	ldr	r2, [pc, #204]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d054      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d04f      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d04a      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d045      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d040      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d03b      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a2a      	ldr	r2, [pc, #168]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d036      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a28      	ldr	r2, [pc, #160]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d031      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d02c      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d027      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a24      	ldr	r2, [pc, #144]	@ (8002010 <HAL_DMA_Abort_IT+0x3e8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d022      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_DMA_Abort_IT+0x3ec>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d01d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_DMA_Abort_IT+0x3f0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d018      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <HAL_DMA_Abort_IT+0x3f4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <HAL_DMA_Abort_IT+0x3f8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <HAL_DMA_Abort_IT+0x3fc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d009      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_DMA_Abort_IT+0x400>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d004      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_DMA_Abort_IT+0x404>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d132      	bne.n	8002030 <HAL_DMA_Abort_IT+0x408>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e031      	b.n	8002032 <HAL_DMA_Abort_IT+0x40a>
 8001fce:	bf00      	nop
 8001fd0:	40020010 	.word	0x40020010
 8001fd4:	40020028 	.word	0x40020028
 8001fd8:	40020040 	.word	0x40020040
 8001fdc:	40020058 	.word	0x40020058
 8001fe0:	40020070 	.word	0x40020070
 8001fe4:	40020088 	.word	0x40020088
 8001fe8:	400200a0 	.word	0x400200a0
 8001fec:	400200b8 	.word	0x400200b8
 8001ff0:	40020410 	.word	0x40020410
 8001ff4:	40020428 	.word	0x40020428
 8001ff8:	40020440 	.word	0x40020440
 8001ffc:	40020458 	.word	0x40020458
 8002000:	40020470 	.word	0x40020470
 8002004:	40020488 	.word	0x40020488
 8002008:	400204a0 	.word	0x400204a0
 800200c:	400204b8 	.word	0x400204b8
 8002010:	58025408 	.word	0x58025408
 8002014:	5802541c 	.word	0x5802541c
 8002018:	58025430 	.word	0x58025430
 800201c:	58025444 	.word	0x58025444
 8002020:	58025458 	.word	0x58025458
 8002024:	5802546c 	.word	0x5802546c
 8002028:	58025480 	.word	0x58025480
 800202c:	58025494 	.word	0x58025494
 8002030:	2300      	movs	r3, #0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d028      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002044:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	2201      	movs	r2, #1
 8002056:	409a      	lsls	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002064:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00c      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800207c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002086:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800209c:	2b00      	cmp	r3, #0
 800209e:	d003      	beq.n	80020a8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop

080020b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020c0:	4b67      	ldr	r3, [pc, #412]	@ (8002260 <HAL_DMA_IRQHandler+0x1ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a67      	ldr	r2, [pc, #412]	@ (8002264 <HAL_DMA_IRQHandler+0x1b0>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0a9b      	lsrs	r3, r3, #10
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a5f      	ldr	r2, [pc, #380]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d04a      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a5d      	ldr	r2, [pc, #372]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d045      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d040      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d03b      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a59      	ldr	r2, [pc, #356]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d036      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a57      	ldr	r2, [pc, #348]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d031      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a56      	ldr	r2, [pc, #344]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d02c      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a54      	ldr	r2, [pc, #336]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d027      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a53      	ldr	r2, [pc, #332]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d022      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a51      	ldr	r2, [pc, #324]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01d      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a50      	ldr	r2, [pc, #320]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d018      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a4e      	ldr	r2, [pc, #312]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a4d      	ldr	r2, [pc, #308]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00e      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a4b      	ldr	r2, [pc, #300]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d004      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a48      	ldr	r2, [pc, #288]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d101      	bne.n	800218a <HAL_DMA_IRQHandler+0xd6>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_DMA_IRQHandler+0xd8>
 800218a:	2300      	movs	r3, #0
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 842b 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	2208      	movs	r2, #8
 800219c:	409a      	lsls	r2, r3
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80a2 	beq.w	80022ec <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d04a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2d      	ldr	r2, [pc, #180]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d045      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d040      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d03b      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a28      	ldr	r2, [pc, #160]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d036      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a27      	ldr	r2, [pc, #156]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d031      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a25      	ldr	r2, [pc, #148]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d02c      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d027      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a22      	ldr	r2, [pc, #136]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d022      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d01d      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a1f      	ldr	r2, [pc, #124]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d018      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d013      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a1c      	ldr	r2, [pc, #112]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00e      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d009      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a19      	ldr	r2, [pc, #100]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d004      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d12f      	bne.n	80022a8 <HAL_DMA_IRQHandler+0x1f4>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	bf14      	ite	ne
 8002256:	2301      	movne	r3, #1
 8002258:	2300      	moveq	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	e02e      	b.n	80022bc <HAL_DMA_IRQHandler+0x208>
 800225e:	bf00      	nop
 8002260:	240000a0 	.word	0x240000a0
 8002264:	1b4e81b5 	.word	0x1b4e81b5
 8002268:	40020010 	.word	0x40020010
 800226c:	40020028 	.word	0x40020028
 8002270:	40020040 	.word	0x40020040
 8002274:	40020058 	.word	0x40020058
 8002278:	40020070 	.word	0x40020070
 800227c:	40020088 	.word	0x40020088
 8002280:	400200a0 	.word	0x400200a0
 8002284:	400200b8 	.word	0x400200b8
 8002288:	40020410 	.word	0x40020410
 800228c:	40020428 	.word	0x40020428
 8002290:	40020440 	.word	0x40020440
 8002294:	40020458 	.word	0x40020458
 8002298:	40020470 	.word	0x40020470
 800229c:	40020488 	.word	0x40020488
 80022a0:	400204a0 	.word	0x400204a0
 80022a4:	400204b8 	.word	0x400204b8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d015      	beq.n	80022ec <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0204 	bic.w	r2, r2, #4
 80022ce:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	2208      	movs	r2, #8
 80022da:	409a      	lsls	r2, r3
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	fa22 f303 	lsr.w	r3, r2, r3
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d06e      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a69      	ldr	r2, [pc, #420]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04a      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a67      	ldr	r2, [pc, #412]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d045      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a66      	ldr	r2, [pc, #408]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d040      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a64      	ldr	r2, [pc, #400]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d03b      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a63      	ldr	r2, [pc, #396]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d036      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a61      	ldr	r2, [pc, #388]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d031      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a60      	ldr	r2, [pc, #384]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d02c      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a5e      	ldr	r2, [pc, #376]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d027      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a5d      	ldr	r2, [pc, #372]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d022      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a5b      	ldr	r2, [pc, #364]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01d      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a5a      	ldr	r2, [pc, #360]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a57      	ldr	r2, [pc, #348]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a55      	ldr	r2, [pc, #340]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a54      	ldr	r2, [pc, #336]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a52      	ldr	r2, [pc, #328]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10a      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x304>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf14      	ite	ne
 80023b0:	2301      	movne	r3, #1
 80023b2:	2300      	moveq	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	e003      	b.n	80023c0 <HAL_DMA_IRQHandler+0x30c>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2300      	movs	r3, #0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00d      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2201      	movs	r2, #1
 80023ce:	409a      	lsls	r2, r3
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d8:	f043 0202 	orr.w	r2, r3, #2
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e4:	f003 031f 	and.w	r3, r3, #31
 80023e8:	2204      	movs	r2, #4
 80023ea:	409a      	lsls	r2, r3
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 808f 	beq.w	8002514 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2c      	ldr	r2, [pc, #176]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d04a      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a2a      	ldr	r2, [pc, #168]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d045      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a29      	ldr	r2, [pc, #164]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d040      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a27      	ldr	r2, [pc, #156]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d03b      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a26      	ldr	r2, [pc, #152]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d036      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a24      	ldr	r2, [pc, #144]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d031      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a23      	ldr	r2, [pc, #140]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d02c      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a21      	ldr	r2, [pc, #132]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d027      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d022      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1e      	ldr	r2, [pc, #120]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d01d      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1d      	ldr	r2, [pc, #116]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d018      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a1b      	ldr	r2, [pc, #108]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d013      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a1a      	ldr	r2, [pc, #104]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d00e      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a18      	ldr	r2, [pc, #96]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d009      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a17      	ldr	r2, [pc, #92]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d004      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d12a      	bne.n	80024ec <HAL_DMA_IRQHandler+0x438>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	bf14      	ite	ne
 80024a4:	2301      	movne	r3, #1
 80024a6:	2300      	moveq	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e023      	b.n	80024f4 <HAL_DMA_IRQHandler+0x440>
 80024ac:	40020010 	.word	0x40020010
 80024b0:	40020028 	.word	0x40020028
 80024b4:	40020040 	.word	0x40020040
 80024b8:	40020058 	.word	0x40020058
 80024bc:	40020070 	.word	0x40020070
 80024c0:	40020088 	.word	0x40020088
 80024c4:	400200a0 	.word	0x400200a0
 80024c8:	400200b8 	.word	0x400200b8
 80024cc:	40020410 	.word	0x40020410
 80024d0:	40020428 	.word	0x40020428
 80024d4:	40020440 	.word	0x40020440
 80024d8:	40020458 	.word	0x40020458
 80024dc:	40020470 	.word	0x40020470
 80024e0:	40020488 	.word	0x40020488
 80024e4:	400204a0 	.word	0x400204a0
 80024e8:	400204b8 	.word	0x400204b8
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2300      	movs	r3, #0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	2204      	movs	r2, #4
 8002502:	409a      	lsls	r2, r3
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	f003 031f 	and.w	r3, r3, #31
 800251c:	2210      	movs	r2, #16
 800251e:	409a      	lsls	r2, r3
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80a6 	beq.w	8002676 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a85      	ldr	r2, [pc, #532]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d04a      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a83      	ldr	r2, [pc, #524]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d045      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a82      	ldr	r2, [pc, #520]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d040      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a80      	ldr	r2, [pc, #512]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d03b      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7f      	ldr	r2, [pc, #508]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d036      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a7d      	ldr	r2, [pc, #500]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d031      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a7c      	ldr	r2, [pc, #496]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d02c      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a7a      	ldr	r2, [pc, #488]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d027      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a79      	ldr	r2, [pc, #484]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d022      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a77      	ldr	r2, [pc, #476]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d01d      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a76      	ldr	r2, [pc, #472]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d018      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a74      	ldr	r2, [pc, #464]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a73      	ldr	r2, [pc, #460]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d00e      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a71      	ldr	r2, [pc, #452]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a70      	ldr	r2, [pc, #448]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d004      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a6e      	ldr	r2, [pc, #440]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d10a      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x52c>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf14      	ite	ne
 80025d8:	2301      	movne	r3, #1
 80025da:	2300      	moveq	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e009      	b.n	80025f4 <HAL_DMA_IRQHandler+0x540>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	bf14      	ite	ne
 80025ee:	2301      	movne	r3, #1
 80025f0:	2300      	moveq	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d03e      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2210      	movs	r2, #16
 8002602:	409a      	lsls	r2, r3
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d018      	beq.n	8002648 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d108      	bne.n	8002636 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d024      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	4798      	blx	r3
 8002634:	e01f      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01b      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
 8002646:	e016      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d107      	bne.n	8002666 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0208 	bic.w	r2, r2, #8
 8002664:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f003 031f 	and.w	r3, r3, #31
 800267e:	2220      	movs	r2, #32
 8002680:	409a      	lsls	r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 8110 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a2c      	ldr	r2, [pc, #176]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d04a      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2b      	ldr	r2, [pc, #172]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d045      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a29      	ldr	r2, [pc, #164]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d040      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a28      	ldr	r2, [pc, #160]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d03b      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a26      	ldr	r2, [pc, #152]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d036      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a25      	ldr	r2, [pc, #148]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d031      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a23      	ldr	r2, [pc, #140]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d02c      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a22      	ldr	r2, [pc, #136]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d027      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a20      	ldr	r2, [pc, #128]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d022      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d01d      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d018      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d013      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1a      	ldr	r2, [pc, #104]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d00e      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d004      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d12b      	bne.n	8002784 <HAL_DMA_IRQHandler+0x6d0>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	2b00      	cmp	r3, #0
 8002738:	bf14      	ite	ne
 800273a:	2301      	movne	r3, #1
 800273c:	2300      	moveq	r3, #0
 800273e:	b2db      	uxtb	r3, r3
 8002740:	e02a      	b.n	8002798 <HAL_DMA_IRQHandler+0x6e4>
 8002742:	bf00      	nop
 8002744:	40020010 	.word	0x40020010
 8002748:	40020028 	.word	0x40020028
 800274c:	40020040 	.word	0x40020040
 8002750:	40020058 	.word	0x40020058
 8002754:	40020070 	.word	0x40020070
 8002758:	40020088 	.word	0x40020088
 800275c:	400200a0 	.word	0x400200a0
 8002760:	400200b8 	.word	0x400200b8
 8002764:	40020410 	.word	0x40020410
 8002768:	40020428 	.word	0x40020428
 800276c:	40020440 	.word	0x40020440
 8002770:	40020458 	.word	0x40020458
 8002774:	40020470 	.word	0x40020470
 8002778:	40020488 	.word	0x40020488
 800277c:	400204a0 	.word	0x400204a0
 8002780:	400204b8 	.word	0x400204b8
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 8087 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2220      	movs	r2, #32
 80027a8:	409a      	lsls	r2, r3
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d139      	bne.n	800282e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0216 	bic.w	r2, r2, #22
 80027c8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695a      	ldr	r2, [r3, #20]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027d8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d103      	bne.n	80027ea <HAL_DMA_IRQHandler+0x736>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0208 	bic.w	r2, r2, #8
 80027f8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	f003 031f 	and.w	r3, r3, #31
 8002802:	223f      	movs	r2, #63	@ 0x3f
 8002804:	409a      	lsls	r2, r3
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 834a 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
          }
          return;
 800282c:	e344      	b.n	8002eb8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d018      	beq.n	800286e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d108      	bne.n	800285c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	2b00      	cmp	r3, #0
 8002850:	d02c      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	4798      	blx	r3
 800285a:	e027      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d023      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4798      	blx	r3
 800286c:	e01e      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10f      	bne.n	800289c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0210 	bic.w	r2, r2, #16
 800288a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 8306 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 8088 	beq.w	80029d4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2204      	movs	r2, #4
 80028c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a7a      	ldr	r2, [pc, #488]	@ (8002abc <HAL_DMA_IRQHandler+0xa08>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d04a      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a79      	ldr	r2, [pc, #484]	@ (8002ac0 <HAL_DMA_IRQHandler+0xa0c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d045      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a77      	ldr	r2, [pc, #476]	@ (8002ac4 <HAL_DMA_IRQHandler+0xa10>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d040      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a76      	ldr	r2, [pc, #472]	@ (8002ac8 <HAL_DMA_IRQHandler+0xa14>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d03b      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a74      	ldr	r2, [pc, #464]	@ (8002acc <HAL_DMA_IRQHandler+0xa18>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d036      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a73      	ldr	r2, [pc, #460]	@ (8002ad0 <HAL_DMA_IRQHandler+0xa1c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d031      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a71      	ldr	r2, [pc, #452]	@ (8002ad4 <HAL_DMA_IRQHandler+0xa20>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d02c      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a70      	ldr	r2, [pc, #448]	@ (8002ad8 <HAL_DMA_IRQHandler+0xa24>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d027      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a6e      	ldr	r2, [pc, #440]	@ (8002adc <HAL_DMA_IRQHandler+0xa28>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d022      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6d      	ldr	r2, [pc, #436]	@ (8002ae0 <HAL_DMA_IRQHandler+0xa2c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d01d      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a6b      	ldr	r2, [pc, #428]	@ (8002ae4 <HAL_DMA_IRQHandler+0xa30>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d018      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ae8 <HAL_DMA_IRQHandler+0xa34>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d013      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a68      	ldr	r2, [pc, #416]	@ (8002aec <HAL_DMA_IRQHandler+0xa38>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00e      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a67      	ldr	r2, [pc, #412]	@ (8002af0 <HAL_DMA_IRQHandler+0xa3c>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d009      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_DMA_IRQHandler+0xa40>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d004      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a64      	ldr	r2, [pc, #400]	@ (8002af8 <HAL_DMA_IRQHandler+0xa44>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d108      	bne.n	800297e <HAL_DMA_IRQHandler+0x8ca>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <HAL_DMA_IRQHandler+0x8da>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0201 	bic.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	3301      	adds	r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002996:	429a      	cmp	r2, r3
 8002998:	d307      	bcc.n	80029aa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f2      	bne.n	800298e <HAL_DMA_IRQHandler+0x8da>
 80029a8:	e000      	b.n	80029ac <HAL_DMA_IRQHandler+0x8f8>
            break;
 80029aa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2203      	movs	r2, #3
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80029c2:	e003      	b.n	80029cc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 8272 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e26c      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a43      	ldr	r2, [pc, #268]	@ (8002afc <HAL_DMA_IRQHandler+0xa48>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d022      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a42      	ldr	r2, [pc, #264]	@ (8002b00 <HAL_DMA_IRQHandler+0xa4c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d01d      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a40      	ldr	r2, [pc, #256]	@ (8002b04 <HAL_DMA_IRQHandler+0xa50>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d018      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b08 <HAL_DMA_IRQHandler+0xa54>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d013      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3d      	ldr	r2, [pc, #244]	@ (8002b0c <HAL_DMA_IRQHandler+0xa58>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00e      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b10 <HAL_DMA_IRQHandler+0xa5c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d009      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a3a      	ldr	r2, [pc, #232]	@ (8002b14 <HAL_DMA_IRQHandler+0xa60>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d004      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a39      	ldr	r2, [pc, #228]	@ (8002b18 <HAL_DMA_IRQHandler+0xa64>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_DMA_IRQHandler+0x988>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <HAL_DMA_IRQHandler+0x98a>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 823f 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	f003 031f 	and.w	r3, r3, #31
 8002a54:	2204      	movs	r2, #4
 8002a56:	409a      	lsls	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80cd 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80c7 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	2204      	movs	r2, #4
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d049      	beq.n	8002b1c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8210 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002aa4:	e20a      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8206 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ab8:	e200      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
 8002aba:	bf00      	nop
 8002abc:	40020010 	.word	0x40020010
 8002ac0:	40020028 	.word	0x40020028
 8002ac4:	40020040 	.word	0x40020040
 8002ac8:	40020058 	.word	0x40020058
 8002acc:	40020070 	.word	0x40020070
 8002ad0:	40020088 	.word	0x40020088
 8002ad4:	400200a0 	.word	0x400200a0
 8002ad8:	400200b8 	.word	0x400200b8
 8002adc:	40020410 	.word	0x40020410
 8002ae0:	40020428 	.word	0x40020428
 8002ae4:	40020440 	.word	0x40020440
 8002ae8:	40020458 	.word	0x40020458
 8002aec:	40020470 	.word	0x40020470
 8002af0:	40020488 	.word	0x40020488
 8002af4:	400204a0 	.word	0x400204a0
 8002af8:	400204b8 	.word	0x400204b8
 8002afc:	58025408 	.word	0x58025408
 8002b00:	5802541c 	.word	0x5802541c
 8002b04:	58025430 	.word	0x58025430
 8002b08:	58025444 	.word	0x58025444
 8002b0c:	58025458 	.word	0x58025458
 8002b10:	5802546c 	.word	0x5802546c
 8002b14:	58025480 	.word	0x58025480
 8002b18:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f003 0320 	and.w	r3, r3, #32
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d160      	bne.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a7f      	ldr	r2, [pc, #508]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d04a      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a7d      	ldr	r2, [pc, #500]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d045      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d040      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a7a      	ldr	r2, [pc, #488]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d03b      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a79      	ldr	r2, [pc, #484]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d036      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a77      	ldr	r2, [pc, #476]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d031      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a76      	ldr	r2, [pc, #472]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d02c      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a74      	ldr	r2, [pc, #464]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d027      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a73      	ldr	r2, [pc, #460]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d022      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a71      	ldr	r2, [pc, #452]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d01d      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a70      	ldr	r2, [pc, #448]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d018      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a6e      	ldr	r2, [pc, #440]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d013      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a6d      	ldr	r2, [pc, #436]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d00e      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a6b      	ldr	r2, [pc, #428]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d009      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d004      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a68      	ldr	r2, [pc, #416]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d108      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0xb24>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0208 	bic.w	r2, r2, #8
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	e007      	b.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0204 	bic.w	r2, r2, #4
 8002be6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8165 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bfa:	e15f      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	2202      	movs	r2, #2
 8002c06:	409a      	lsls	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 80c5 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80bf 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	2202      	movs	r2, #2
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d018      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d109      	bne.n	8002c56 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 813a 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c54:	e134      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8130 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c68:	e12a      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f040 8089 	bne.w	8002d88 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d04a      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a29      	ldr	r2, [pc, #164]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d045      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a28      	ldr	r2, [pc, #160]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d040      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a26      	ldr	r2, [pc, #152]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d03b      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a25      	ldr	r2, [pc, #148]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d036      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a23      	ldr	r2, [pc, #140]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d02c      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a20      	ldr	r2, [pc, #128]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d027      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1f      	ldr	r2, [pc, #124]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d022      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01d      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1c      	ldr	r2, [pc, #112]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d018      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a19      	ldr	r2, [pc, #100]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a17      	ldr	r2, [pc, #92]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d004      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a14      	ldr	r2, [pc, #80]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d128      	bne.n	8002d68 <HAL_DMA_IRQHandler+0xcb4>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0214 	bic.w	r2, r2, #20
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e027      	b.n	8002d78 <HAL_DMA_IRQHandler+0xcc4>
 8002d28:	40020010 	.word	0x40020010
 8002d2c:	40020028 	.word	0x40020028
 8002d30:	40020040 	.word	0x40020040
 8002d34:	40020058 	.word	0x40020058
 8002d38:	40020070 	.word	0x40020070
 8002d3c:	40020088 	.word	0x40020088
 8002d40:	400200a0 	.word	0x400200a0
 8002d44:	400200b8 	.word	0x400200b8
 8002d48:	40020410 	.word	0x40020410
 8002d4c:	40020428 	.word	0x40020428
 8002d50:	40020440 	.word	0x40020440
 8002d54:	40020458 	.word	0x40020458
 8002d58:	40020470 	.word	0x40020470
 8002d5c:	40020488 	.word	0x40020488
 8002d60:	400204a0 	.word	0x400204a0
 8002d64:	400204b8 	.word	0x400204b8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 020a 	bic.w	r2, r2, #10
 8002d76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8097 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d9a:	e091      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2208      	movs	r2, #8
 8002da6:	409a      	lsls	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8088 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8082 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a41      	ldr	r2, [pc, #260]	@ (8002ec8 <HAL_DMA_IRQHandler+0xe14>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d04a      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8002ecc <HAL_DMA_IRQHandler+0xe18>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d045      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a3e      	ldr	r2, [pc, #248]	@ (8002ed0 <HAL_DMA_IRQHandler+0xe1c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d040      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed4 <HAL_DMA_IRQHandler+0xe20>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d03b      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3b      	ldr	r2, [pc, #236]	@ (8002ed8 <HAL_DMA_IRQHandler+0xe24>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d036      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a39      	ldr	r2, [pc, #228]	@ (8002edc <HAL_DMA_IRQHandler+0xe28>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d031      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a38      	ldr	r2, [pc, #224]	@ (8002ee0 <HAL_DMA_IRQHandler+0xe2c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d02c      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a36      	ldr	r2, [pc, #216]	@ (8002ee4 <HAL_DMA_IRQHandler+0xe30>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d027      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a35      	ldr	r2, [pc, #212]	@ (8002ee8 <HAL_DMA_IRQHandler+0xe34>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d022      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a33      	ldr	r2, [pc, #204]	@ (8002eec <HAL_DMA_IRQHandler+0xe38>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d01d      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a32      	ldr	r2, [pc, #200]	@ (8002ef0 <HAL_DMA_IRQHandler+0xe3c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d018      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a30      	ldr	r2, [pc, #192]	@ (8002ef4 <HAL_DMA_IRQHandler+0xe40>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef8 <HAL_DMA_IRQHandler+0xe44>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d00e      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a2d      	ldr	r2, [pc, #180]	@ (8002efc <HAL_DMA_IRQHandler+0xe48>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d009      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f00 <HAL_DMA_IRQHandler+0xe4c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d004      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a2a      	ldr	r2, [pc, #168]	@ (8002f04 <HAL_DMA_IRQHandler+0xe50>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d108      	bne.n	8002e70 <HAL_DMA_IRQHandler+0xdbc>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 021c 	bic.w	r2, r2, #28
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e007      	b.n	8002e80 <HAL_DMA_IRQHandler+0xdcc>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 020e 	bic.w	r2, r2, #14
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	2201      	movs	r2, #1
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	4798      	blx	r3
 8002eb6:	e004      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002eb8:	bf00      	nop
 8002eba:	e002      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ebc:	bf00      	nop
 8002ebe:	e000      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002ec2:	3728      	adds	r7, #40	@ 0x28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40020010 	.word	0x40020010
 8002ecc:	40020028 	.word	0x40020028
 8002ed0:	40020040 	.word	0x40020040
 8002ed4:	40020058 	.word	0x40020058
 8002ed8:	40020070 	.word	0x40020070
 8002edc:	40020088 	.word	0x40020088
 8002ee0:	400200a0 	.word	0x400200a0
 8002ee4:	400200b8 	.word	0x400200b8
 8002ee8:	40020410 	.word	0x40020410
 8002eec:	40020428 	.word	0x40020428
 8002ef0:	40020440 	.word	0x40020440
 8002ef4:	40020458 	.word	0x40020458
 8002ef8:	40020470 	.word	0x40020470
 8002efc:	40020488 	.word	0x40020488
 8002f00:	400204a0 	.word	0x400204a0
 8002f04:	400204b8 	.word	0x400204b8

08002f08 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f32:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7f      	ldr	r2, [pc, #508]	@ (800313c <DMA_SetConfig+0x21c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d072      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a7d      	ldr	r2, [pc, #500]	@ (8003140 <DMA_SetConfig+0x220>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d06d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a7c      	ldr	r2, [pc, #496]	@ (8003144 <DMA_SetConfig+0x224>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d068      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a7a      	ldr	r2, [pc, #488]	@ (8003148 <DMA_SetConfig+0x228>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d063      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a79      	ldr	r2, [pc, #484]	@ (800314c <DMA_SetConfig+0x22c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d05e      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a77      	ldr	r2, [pc, #476]	@ (8003150 <DMA_SetConfig+0x230>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d059      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a76      	ldr	r2, [pc, #472]	@ (8003154 <DMA_SetConfig+0x234>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d054      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a74      	ldr	r2, [pc, #464]	@ (8003158 <DMA_SetConfig+0x238>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d04f      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a73      	ldr	r2, [pc, #460]	@ (800315c <DMA_SetConfig+0x23c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d04a      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a71      	ldr	r2, [pc, #452]	@ (8003160 <DMA_SetConfig+0x240>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d045      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a70      	ldr	r2, [pc, #448]	@ (8003164 <DMA_SetConfig+0x244>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d040      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a6e      	ldr	r2, [pc, #440]	@ (8003168 <DMA_SetConfig+0x248>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d03b      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6d      	ldr	r2, [pc, #436]	@ (800316c <DMA_SetConfig+0x24c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d036      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003170 <DMA_SetConfig+0x250>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d031      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6a      	ldr	r2, [pc, #424]	@ (8003174 <DMA_SetConfig+0x254>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d02c      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a68      	ldr	r2, [pc, #416]	@ (8003178 <DMA_SetConfig+0x258>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d027      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a67      	ldr	r2, [pc, #412]	@ (800317c <DMA_SetConfig+0x25c>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a65      	ldr	r2, [pc, #404]	@ (8003180 <DMA_SetConfig+0x260>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a64      	ldr	r2, [pc, #400]	@ (8003184 <DMA_SetConfig+0x264>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d018      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a62      	ldr	r2, [pc, #392]	@ (8003188 <DMA_SetConfig+0x268>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a61      	ldr	r2, [pc, #388]	@ (800318c <DMA_SetConfig+0x26c>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00e      	beq.n	800302a <DMA_SetConfig+0x10a>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a5f      	ldr	r2, [pc, #380]	@ (8003190 <DMA_SetConfig+0x270>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d009      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a5e      	ldr	r2, [pc, #376]	@ (8003194 <DMA_SetConfig+0x274>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d004      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a5c      	ldr	r2, [pc, #368]	@ (8003198 <DMA_SetConfig+0x278>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d101      	bne.n	800302e <DMA_SetConfig+0x10e>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <DMA_SetConfig+0x110>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00d      	beq.n	8003050 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800303c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800304e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a39      	ldr	r2, [pc, #228]	@ (800313c <DMA_SetConfig+0x21c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d04a      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <DMA_SetConfig+0x220>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d045      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a36      	ldr	r2, [pc, #216]	@ (8003144 <DMA_SetConfig+0x224>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d040      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a35      	ldr	r2, [pc, #212]	@ (8003148 <DMA_SetConfig+0x228>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d03b      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a33      	ldr	r2, [pc, #204]	@ (800314c <DMA_SetConfig+0x22c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d036      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <DMA_SetConfig+0x230>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d031      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a30      	ldr	r2, [pc, #192]	@ (8003154 <DMA_SetConfig+0x234>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d02c      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2f      	ldr	r2, [pc, #188]	@ (8003158 <DMA_SetConfig+0x238>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d027      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <DMA_SetConfig+0x23c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d022      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <DMA_SetConfig+0x240>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d01d      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003164 <DMA_SetConfig+0x244>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d018      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a29      	ldr	r2, [pc, #164]	@ (8003168 <DMA_SetConfig+0x248>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d013      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a27      	ldr	r2, [pc, #156]	@ (800316c <DMA_SetConfig+0x24c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00e      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a26      	ldr	r2, [pc, #152]	@ (8003170 <DMA_SetConfig+0x250>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d009      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a24      	ldr	r2, [pc, #144]	@ (8003174 <DMA_SetConfig+0x254>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d004      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <DMA_SetConfig+0x258>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <DMA_SetConfig+0x1d4>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <DMA_SetConfig+0x1d6>
 80030f4:	2300      	movs	r3, #0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d059      	beq.n	80031ae <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	223f      	movs	r2, #63	@ 0x3f
 8003104:	409a      	lsls	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003118:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2b40      	cmp	r3, #64	@ 0x40
 8003128:	d138      	bne.n	800319c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800313a:	e086      	b.n	800324a <DMA_SetConfig+0x32a>
 800313c:	40020010 	.word	0x40020010
 8003140:	40020028 	.word	0x40020028
 8003144:	40020040 	.word	0x40020040
 8003148:	40020058 	.word	0x40020058
 800314c:	40020070 	.word	0x40020070
 8003150:	40020088 	.word	0x40020088
 8003154:	400200a0 	.word	0x400200a0
 8003158:	400200b8 	.word	0x400200b8
 800315c:	40020410 	.word	0x40020410
 8003160:	40020428 	.word	0x40020428
 8003164:	40020440 	.word	0x40020440
 8003168:	40020458 	.word	0x40020458
 800316c:	40020470 	.word	0x40020470
 8003170:	40020488 	.word	0x40020488
 8003174:	400204a0 	.word	0x400204a0
 8003178:	400204b8 	.word	0x400204b8
 800317c:	58025408 	.word	0x58025408
 8003180:	5802541c 	.word	0x5802541c
 8003184:	58025430 	.word	0x58025430
 8003188:	58025444 	.word	0x58025444
 800318c:	58025458 	.word	0x58025458
 8003190:	5802546c 	.word	0x5802546c
 8003194:	58025480 	.word	0x58025480
 8003198:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	e04d      	b.n	800324a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x338>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d022      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x33c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01d      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x340>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d018      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x344>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d013      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x348>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00e      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <DMA_SetConfig+0x34c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d009      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a20      	ldr	r2, [pc, #128]	@ (8003270 <DMA_SetConfig+0x350>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d004      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003274 <DMA_SetConfig+0x354>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d101      	bne.n	8003202 <DMA_SetConfig+0x2e2>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <DMA_SetConfig+0x2e4>
 8003202:	2300      	movs	r3, #0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d020      	beq.n	800324a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	2201      	movs	r2, #1
 8003212:	409a      	lsls	r2, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b40      	cmp	r3, #64	@ 0x40
 8003226:	d108      	bne.n	800323a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	60da      	str	r2, [r3, #12]
}
 8003238:	e007      	b.n	800324a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	60da      	str	r2, [r3, #12]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	58025408 	.word	0x58025408
 800325c:	5802541c 	.word	0x5802541c
 8003260:	58025430 	.word	0x58025430
 8003264:	58025444 	.word	0x58025444
 8003268:	58025458 	.word	0x58025458
 800326c:	5802546c 	.word	0x5802546c
 8003270:	58025480 	.word	0x58025480
 8003274:	58025494 	.word	0x58025494

08003278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a42      	ldr	r2, [pc, #264]	@ (8003390 <DMA_CalcBaseAndBitshift+0x118>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d04a      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a41      	ldr	r2, [pc, #260]	@ (8003394 <DMA_CalcBaseAndBitshift+0x11c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d045      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <DMA_CalcBaseAndBitshift+0x120>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d040      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3e      	ldr	r2, [pc, #248]	@ (800339c <DMA_CalcBaseAndBitshift+0x124>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d03b      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a3c      	ldr	r2, [pc, #240]	@ (80033a0 <DMA_CalcBaseAndBitshift+0x128>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d036      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3b      	ldr	r2, [pc, #236]	@ (80033a4 <DMA_CalcBaseAndBitshift+0x12c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d031      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a39      	ldr	r2, [pc, #228]	@ (80033a8 <DMA_CalcBaseAndBitshift+0x130>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d02c      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a38      	ldr	r2, [pc, #224]	@ (80033ac <DMA_CalcBaseAndBitshift+0x134>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d027      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a36      	ldr	r2, [pc, #216]	@ (80033b0 <DMA_CalcBaseAndBitshift+0x138>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d022      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <DMA_CalcBaseAndBitshift+0x13c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d01d      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a33      	ldr	r2, [pc, #204]	@ (80033b8 <DMA_CalcBaseAndBitshift+0x140>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d018      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <DMA_CalcBaseAndBitshift+0x144>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d013      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a30      	ldr	r2, [pc, #192]	@ (80033c0 <DMA_CalcBaseAndBitshift+0x148>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00e      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a2f      	ldr	r2, [pc, #188]	@ (80033c4 <DMA_CalcBaseAndBitshift+0x14c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d009      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a2d      	ldr	r2, [pc, #180]	@ (80033c8 <DMA_CalcBaseAndBitshift+0x150>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d004      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a2c      	ldr	r2, [pc, #176]	@ (80033cc <DMA_CalcBaseAndBitshift+0x154>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d101      	bne.n	8003324 <DMA_CalcBaseAndBitshift+0xac>
 8003320:	2301      	movs	r3, #1
 8003322:	e000      	b.n	8003326 <DMA_CalcBaseAndBitshift+0xae>
 8003324:	2300      	movs	r3, #0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d024      	beq.n	8003374 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3b10      	subs	r3, #16
 8003332:	4a27      	ldr	r2, [pc, #156]	@ (80033d0 <DMA_CalcBaseAndBitshift+0x158>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	4a24      	ldr	r2, [pc, #144]	@ (80033d4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	461a      	mov	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d908      	bls.n	8003364 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	4b1f      	ldr	r3, [pc, #124]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800335a:	4013      	ands	r3, r2
 800335c:	1d1a      	adds	r2, r3, #4
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	659a      	str	r2, [r3, #88]	@ 0x58
 8003362:	e00d      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	4b1b      	ldr	r3, [pc, #108]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800336c:	4013      	ands	r3, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6593      	str	r3, [r2, #88]	@ 0x58
 8003372:	e005      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40020010 	.word	0x40020010
 8003394:	40020028 	.word	0x40020028
 8003398:	40020040 	.word	0x40020040
 800339c:	40020058 	.word	0x40020058
 80033a0:	40020070 	.word	0x40020070
 80033a4:	40020088 	.word	0x40020088
 80033a8:	400200a0 	.word	0x400200a0
 80033ac:	400200b8 	.word	0x400200b8
 80033b0:	40020410 	.word	0x40020410
 80033b4:	40020428 	.word	0x40020428
 80033b8:	40020440 	.word	0x40020440
 80033bc:	40020458 	.word	0x40020458
 80033c0:	40020470 	.word	0x40020470
 80033c4:	40020488 	.word	0x40020488
 80033c8:	400204a0 	.word	0x400204a0
 80033cc:	400204b8 	.word	0x400204b8
 80033d0:	aaaaaaab 	.word	0xaaaaaaab
 80033d4:	08011404 	.word	0x08011404
 80033d8:	fffffc00 	.word	0xfffffc00

080033dc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d120      	bne.n	8003432 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d858      	bhi.n	80034aa <DMA_CheckFifoParam+0xce>
 80033f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <DMA_CheckFifoParam+0x24>)
 80033fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fe:	bf00      	nop
 8003400:	08003411 	.word	0x08003411
 8003404:	08003423 	.word	0x08003423
 8003408:	08003411 	.word	0x08003411
 800340c:	080034ab 	.word	0x080034ab
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d048      	beq.n	80034ae <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003420:	e045      	b.n	80034ae <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800342a:	d142      	bne.n	80034b2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003430:	e03f      	b.n	80034b2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800343a:	d123      	bne.n	8003484 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	2b03      	cmp	r3, #3
 8003442:	d838      	bhi.n	80034b6 <DMA_CheckFifoParam+0xda>
 8003444:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <DMA_CheckFifoParam+0x70>)
 8003446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344a:	bf00      	nop
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003463 	.word	0x08003463
 8003454:	0800345d 	.word	0x0800345d
 8003458:	08003475 	.word	0x08003475
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
        break;
 8003460:	e030      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d025      	beq.n	80034ba <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003472:	e022      	b.n	80034ba <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800347c:	d11f      	bne.n	80034be <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003482:	e01c      	b.n	80034be <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	2b02      	cmp	r3, #2
 800348a:	d902      	bls.n	8003492 <DMA_CheckFifoParam+0xb6>
 800348c:	2b03      	cmp	r3, #3
 800348e:	d003      	beq.n	8003498 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003490:	e018      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
        break;
 8003496:	e015      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00e      	beq.n	80034c2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
    break;
 80034a8:	e00b      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
        break;
 80034aa:	bf00      	nop
 80034ac:	e00a      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ae:	bf00      	nop
 80034b0:	e008      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b2:	bf00      	nop
 80034b4:	e006      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b6:	bf00      	nop
 80034b8:	e004      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ba:	bf00      	nop
 80034bc:	e002      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034be:	bf00      	nop
 80034c0:	e000      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
    break;
 80034c2:	bf00      	nop
    }
  }

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a38      	ldr	r2, [pc, #224]	@ (80035c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d022      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a36      	ldr	r2, [pc, #216]	@ (80035cc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d01d      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a35      	ldr	r2, [pc, #212]	@ (80035d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d018      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a33      	ldr	r2, [pc, #204]	@ (80035d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a32      	ldr	r2, [pc, #200]	@ (80035d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00e      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a30      	ldr	r2, [pc, #192]	@ (80035dc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d009      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a2f      	ldr	r2, [pc, #188]	@ (80035e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d004      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a2d      	ldr	r2, [pc, #180]	@ (80035e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003536:	2300      	movs	r3, #0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01a      	beq.n	8003572 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	3b08      	subs	r3, #8
 8003544:	4a28      	ldr	r2, [pc, #160]	@ (80035e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003546:	fba2 2303 	umull	r2, r3, r2, r3
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4b26      	ldr	r3, [pc, #152]	@ (80035ec <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	461a      	mov	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a24      	ldr	r2, [pc, #144]	@ (80035f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003560:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	2201      	movs	r2, #1
 800356a:	409a      	lsls	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003570:	e024      	b.n	80035bc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b2db      	uxtb	r3, r3
 8003578:	3b10      	subs	r3, #16
 800357a:	4a1e      	ldr	r2, [pc, #120]	@ (80035f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d806      	bhi.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d902      	bls.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3308      	adds	r3, #8
 8003598:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a16      	ldr	r2, [pc, #88]	@ (8003604 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80035ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035bc:	bf00      	nop
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	58025408 	.word	0x58025408
 80035cc:	5802541c 	.word	0x5802541c
 80035d0:	58025430 	.word	0x58025430
 80035d4:	58025444 	.word	0x58025444
 80035d8:	58025458 	.word	0x58025458
 80035dc:	5802546c 	.word	0x5802546c
 80035e0:	58025480 	.word	0x58025480
 80035e4:	58025494 	.word	0x58025494
 80035e8:	cccccccd 	.word	0xcccccccd
 80035ec:	16009600 	.word	0x16009600
 80035f0:	58025880 	.word	0x58025880
 80035f4:	aaaaaaab 	.word	0xaaaaaaab
 80035f8:	400204b8 	.word	0x400204b8
 80035fc:	4002040f 	.word	0x4002040f
 8003600:	10008200 	.word	0x10008200
 8003604:	40020880 	.word	0x40020880

08003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d04a      	beq.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b08      	cmp	r3, #8
 8003622:	d847      	bhi.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a25      	ldr	r2, [pc, #148]	@ (80036c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d022      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a24      	ldr	r2, [pc, #144]	@ (80036c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d01d      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a22      	ldr	r2, [pc, #136]	@ (80036c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d018      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d013      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1f      	ldr	r2, [pc, #124]	@ (80036d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00e      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1e      	ldr	r2, [pc, #120]	@ (80036d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d009      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1c      	ldr	r2, [pc, #112]	@ (80036d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d004      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1b      	ldr	r2, [pc, #108]	@ (80036dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d101      	bne.n	8003678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003678:	2300      	movs	r3, #0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4b17      	ldr	r3, [pc, #92]	@ (80036e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a15      	ldr	r2, [pc, #84]	@ (80036e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003690:	671a      	str	r2, [r3, #112]	@ 0x70
 8003692:	e009      	b.n	80036a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003698:	4413      	add	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	461a      	mov	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80036a6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	2201      	movs	r2, #1
 80036ae:	409a      	lsls	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	58025408 	.word	0x58025408
 80036c4:	5802541c 	.word	0x5802541c
 80036c8:	58025430 	.word	0x58025430
 80036cc:	58025444 	.word	0x58025444
 80036d0:	58025458 	.word	0x58025458
 80036d4:	5802546c 	.word	0x5802546c
 80036d8:	58025480 	.word	0x58025480
 80036dc:	58025494 	.word	0x58025494
 80036e0:	1600963f 	.word	0x1600963f
 80036e4:	58025940 	.word	0x58025940
 80036e8:	1000823f 	.word	0x1000823f
 80036ec:	40020940 	.word	0x40020940

080036f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b089      	sub	sp, #36	@ 0x24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80036fe:	4b89      	ldr	r3, [pc, #548]	@ (8003924 <HAL_GPIO_Init+0x234>)
 8003700:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003702:	e194      	b.n	8003a2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2101      	movs	r1, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	4013      	ands	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8186 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d005      	beq.n	8003734 <HAL_GPIO_Init+0x44>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0303 	and.w	r3, r3, #3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d130      	bne.n	8003796 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800376a:	2201      	movs	r2, #1
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	091b      	lsrs	r3, r3, #4
 8003780:	f003 0201 	and.w	r2, r3, #1
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d017      	beq.n	80037d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	2203      	movs	r2, #3
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d123      	bne.n	8003826 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	08da      	lsrs	r2, r3, #3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3208      	adds	r2, #8
 80037e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	220f      	movs	r2, #15
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	691a      	ldr	r2, [r3, #16]
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	08da      	lsrs	r2, r3, #3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3208      	adds	r2, #8
 8003820:	69b9      	ldr	r1, [r7, #24]
 8003822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	2203      	movs	r2, #3
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 0203 	and.w	r2, r3, #3
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80e0 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003868:	4b2f      	ldr	r3, [pc, #188]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800386a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800386e:	4a2e      	ldr	r2, [pc, #184]	@ (8003928 <HAL_GPIO_Init+0x238>)
 8003870:	f043 0302 	orr.w	r3, r3, #2
 8003874:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003878:	4b2b      	ldr	r3, [pc, #172]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800387a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003886:	4a29      	ldr	r2, [pc, #164]	@ (800392c <HAL_GPIO_Init+0x23c>)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	089b      	lsrs	r3, r3, #2
 800388c:	3302      	adds	r3, #2
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a20      	ldr	r2, [pc, #128]	@ (8003930 <HAL_GPIO_Init+0x240>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d052      	beq.n	8003958 <HAL_GPIO_Init+0x268>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003934 <HAL_GPIO_Init+0x244>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d031      	beq.n	800391e <HAL_GPIO_Init+0x22e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <HAL_GPIO_Init+0x248>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d02b      	beq.n	800391a <HAL_GPIO_Init+0x22a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a1d      	ldr	r2, [pc, #116]	@ (800393c <HAL_GPIO_Init+0x24c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d025      	beq.n	8003916 <HAL_GPIO_Init+0x226>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_GPIO_Init+0x250>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d01f      	beq.n	8003912 <HAL_GPIO_Init+0x222>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003944 <HAL_GPIO_Init+0x254>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d019      	beq.n	800390e <HAL_GPIO_Init+0x21e>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003948 <HAL_GPIO_Init+0x258>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_GPIO_Init+0x21a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a19      	ldr	r2, [pc, #100]	@ (800394c <HAL_GPIO_Init+0x25c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00d      	beq.n	8003906 <HAL_GPIO_Init+0x216>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a18      	ldr	r2, [pc, #96]	@ (8003950 <HAL_GPIO_Init+0x260>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <HAL_GPIO_Init+0x212>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a17      	ldr	r2, [pc, #92]	@ (8003954 <HAL_GPIO_Init+0x264>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_GPIO_Init+0x20e>
 80038fa:	2309      	movs	r3, #9
 80038fc:	e02d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 80038fe:	230a      	movs	r3, #10
 8003900:	e02b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003902:	2308      	movs	r3, #8
 8003904:	e029      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003906:	2307      	movs	r3, #7
 8003908:	e027      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390a:	2306      	movs	r3, #6
 800390c:	e025      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390e:	2305      	movs	r3, #5
 8003910:	e023      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003912:	2304      	movs	r3, #4
 8003914:	e021      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003916:	2303      	movs	r3, #3
 8003918:	e01f      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391a:	2302      	movs	r3, #2
 800391c:	e01d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391e:	2301      	movs	r3, #1
 8003920:	e01b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003922:	bf00      	nop
 8003924:	58000080 	.word	0x58000080
 8003928:	58024400 	.word	0x58024400
 800392c:	58000400 	.word	0x58000400
 8003930:	58020000 	.word	0x58020000
 8003934:	58020400 	.word	0x58020400
 8003938:	58020800 	.word	0x58020800
 800393c:	58020c00 	.word	0x58020c00
 8003940:	58021000 	.word	0x58021000
 8003944:	58021400 	.word	0x58021400
 8003948:	58021800 	.word	0x58021800
 800394c:	58021c00 	.word	0x58021c00
 8003950:	58022000 	.word	0x58022000
 8003954:	58022400 	.word	0x58022400
 8003958:	2300      	movs	r3, #0
 800395a:	69fa      	ldr	r2, [r7, #28]
 800395c:	f002 0203 	and.w	r2, r2, #3
 8003960:	0092      	lsls	r2, r2, #2
 8003962:	4093      	lsls	r3, r2
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800396a:	4938      	ldr	r1, [pc, #224]	@ (8003a4c <HAL_GPIO_Init+0x35c>)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	089b      	lsrs	r3, r3, #2
 8003970:	3302      	adds	r3, #2
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	43db      	mvns	r3, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800399e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80039a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	43db      	mvns	r3, r3
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4013      	ands	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f47f ae63 	bne.w	8003704 <HAL_GPIO_Init+0x14>
  }
}
 8003a3e:	bf00      	nop
 8003a40:	bf00      	nop
 8003a42:	3724      	adds	r7, #36	@ 0x24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	58000400 	.word	0x58000400

08003a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a60:	787b      	ldrb	r3, [r7, #1]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a66:	887a      	ldrh	r2, [r7, #2]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003a6c:	e003      	b.n	8003a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a6e:	887b      	ldrh	r3, [r7, #2]
 8003a70:	041a      	lsls	r2, r3, #16
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	619a      	str	r2, [r3, #24]
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b085      	sub	sp, #20
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a94:	887a      	ldrh	r2, [r7, #2]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	041a      	lsls	r2, r3, #16
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	43d9      	mvns	r1, r3
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	400b      	ands	r3, r1
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	619a      	str	r2, [r3, #24]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e08b      	b.n	8003be2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f00b fc3e 	bl	800f360 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2224      	movs	r2, #36	@ 0x24
 8003ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0201 	bic.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b08:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b18:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d107      	bne.n	8003b32 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	e006      	b.n	8003b40 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b3e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d108      	bne.n	8003b5a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b56:	605a      	str	r2, [r3, #4]
 8003b58:	e007      	b.n	8003b6a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6859      	ldr	r1, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	4b1d      	ldr	r3, [pc, #116]	@ (8003bec <HAL_I2C_Init+0x134>)
 8003b76:	430b      	orrs	r3, r1
 8003b78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68da      	ldr	r2, [r3, #12]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691a      	ldr	r2, [r3, #16]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69d9      	ldr	r1, [r3, #28]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a1a      	ldr	r2, [r3, #32]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	02008000 	.word	0x02008000

08003bf0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b088      	sub	sp, #32
 8003bf4:	af02      	add	r7, sp, #8
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	4608      	mov	r0, r1
 8003bfa:	4611      	mov	r1, r2
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	4603      	mov	r3, r0
 8003c00:	817b      	strh	r3, [r7, #10]
 8003c02:	460b      	mov	r3, r1
 8003c04:	813b      	strh	r3, [r7, #8]
 8003c06:	4613      	mov	r3, r2
 8003c08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b20      	cmp	r3, #32
 8003c14:	f040 80f9 	bne.w	8003e0a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d002      	beq.n	8003c24 <HAL_I2C_Mem_Write+0x34>
 8003c1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d105      	bne.n	8003c30 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c2a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e0ed      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d101      	bne.n	8003c3e <HAL_I2C_Mem_Write+0x4e>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e0e6      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c46:	f7fc fdbf 	bl	80007c8 <HAL_GetTick>
 8003c4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	2319      	movs	r3, #25
 8003c52:	2201      	movs	r2, #1
 8003c54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f000 fbc9 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e0d1      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2221      	movs	r2, #33	@ 0x21
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2240      	movs	r2, #64	@ 0x40
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6a3a      	ldr	r2, [r7, #32]
 8003c82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c90:	88f8      	ldrh	r0, [r7, #6]
 8003c92:	893a      	ldrh	r2, [r7, #8]
 8003c94:	8979      	ldrh	r1, [r7, #10]
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	9301      	str	r3, [sp, #4]
 8003c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f000 fad9 	bl	8004258 <I2C_RequestMemoryWrite>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d005      	beq.n	8003cb8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e0a9      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	2bff      	cmp	r3, #255	@ 0xff
 8003cc0:	d90e      	bls.n	8003ce0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	22ff      	movs	r2, #255	@ 0xff
 8003cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	8979      	ldrh	r1, [r7, #10]
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 fd4d 	bl	8004778 <I2C_TransferConfig>
 8003cde:	e00f      	b.n	8003d00 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	8979      	ldrh	r1, [r7, #10]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 fd3c 	bl	8004778 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 fbcc 	bl	80044a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e07b      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d18:	781a      	ldrb	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d24:	1c5a      	adds	r2, r3, #1
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b29a      	uxth	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d034      	beq.n	8003db8 <HAL_I2C_Mem_Write+0x1c8>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d130      	bne.n	8003db8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	9300      	str	r3, [sp, #0]
 8003d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	2180      	movs	r1, #128	@ 0x80
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 fb45 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e04d      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	2bff      	cmp	r3, #255	@ 0xff
 8003d78:	d90e      	bls.n	8003d98 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	22ff      	movs	r2, #255	@ 0xff
 8003d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	8979      	ldrh	r1, [r7, #10]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 fcf1 	bl	8004778 <I2C_TransferConfig>
 8003d96:	e00f      	b.n	8003db8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	8979      	ldrh	r1, [r7, #10]
 8003daa:	2300      	movs	r3, #0
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 fce0 	bl	8004778 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d19e      	bne.n	8003d00 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 fbb2 	bl	8004530 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e01a      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6859      	ldr	r1, [r3, #4]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e14 <HAL_I2C_Mem_Write+0x224>)
 8003dea:	400b      	ands	r3, r1
 8003dec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2220      	movs	r2, #32
 8003df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e06:	2300      	movs	r3, #0
 8003e08:	e000      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e0a:	2302      	movs	r3, #2
  }
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3718      	adds	r7, #24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	fe00e800 	.word	0xfe00e800

08003e18 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b088      	sub	sp, #32
 8003e1c:	af02      	add	r7, sp, #8
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	4608      	mov	r0, r1
 8003e22:	4611      	mov	r1, r2
 8003e24:	461a      	mov	r2, r3
 8003e26:	4603      	mov	r3, r0
 8003e28:	817b      	strh	r3, [r7, #10]
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	813b      	strh	r3, [r7, #8]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b20      	cmp	r3, #32
 8003e3c:	f040 80fd 	bne.w	800403a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e40:	6a3b      	ldr	r3, [r7, #32]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <HAL_I2C_Mem_Read+0x34>
 8003e46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d105      	bne.n	8003e58 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e52:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e0f1      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d101      	bne.n	8003e66 <HAL_I2C_Mem_Read+0x4e>
 8003e62:	2302      	movs	r3, #2
 8003e64:	e0ea      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e6e:	f7fc fcab 	bl	80007c8 <HAL_GetTick>
 8003e72:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	2319      	movs	r3, #25
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 fab5 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e0d5      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2222      	movs	r2, #34	@ 0x22
 8003e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2240      	movs	r2, #64	@ 0x40
 8003e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a3a      	ldr	r2, [r7, #32]
 8003eaa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003eb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003eb8:	88f8      	ldrh	r0, [r7, #6]
 8003eba:	893a      	ldrh	r2, [r7, #8]
 8003ebc:	8979      	ldrh	r1, [r7, #10]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	9301      	str	r3, [sp, #4]
 8003ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec4:	9300      	str	r3, [sp, #0]
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 fa19 	bl	8004300 <I2C_RequestMemoryRead>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e0ad      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	2bff      	cmp	r3, #255	@ 0xff
 8003ee8:	d90e      	bls.n	8003f08 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	22ff      	movs	r2, #255	@ 0xff
 8003eee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef4:	b2da      	uxtb	r2, r3
 8003ef6:	8979      	ldrh	r1, [r7, #10]
 8003ef8:	4b52      	ldr	r3, [pc, #328]	@ (8004044 <HAL_I2C_Mem_Read+0x22c>)
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f000 fc39 	bl	8004778 <I2C_TransferConfig>
 8003f06:	e00f      	b.n	8003f28 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	8979      	ldrh	r1, [r7, #10]
 8003f1a:	4b4a      	ldr	r3, [pc, #296]	@ (8004044 <HAL_I2C_Mem_Read+0x22c>)
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f22:	68f8      	ldr	r0, [r7, #12]
 8003f24:	f000 fc28 	bl	8004778 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	9300      	str	r3, [sp, #0]
 8003f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2e:	2200      	movs	r2, #0
 8003f30:	2104      	movs	r1, #4
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 fa5c 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e07c      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4c:	b2d2      	uxtb	r2, r2
 8003f4e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d034      	beq.n	8003fe8 <HAL_I2C_Mem_Read+0x1d0>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d130      	bne.n	8003fe8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2180      	movs	r1, #128	@ 0x80
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 fa2d 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e04d      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2bff      	cmp	r3, #255	@ 0xff
 8003fa8:	d90e      	bls.n	8003fc8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	22ff      	movs	r2, #255	@ 0xff
 8003fae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	8979      	ldrh	r1, [r7, #10]
 8003fb8:	2300      	movs	r3, #0
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 fbd9 	bl	8004778 <I2C_TransferConfig>
 8003fc6:	e00f      	b.n	8003fe8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd6:	b2da      	uxtb	r2, r3
 8003fd8:	8979      	ldrh	r1, [r7, #10]
 8003fda:	2300      	movs	r3, #0
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 fbc8 	bl	8004778 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d19a      	bne.n	8003f28 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fa9a 	bl	8004530 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e01a      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2220      	movs	r2, #32
 800400c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	6859      	ldr	r1, [r3, #4]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	4b0b      	ldr	r3, [pc, #44]	@ (8004048 <HAL_I2C_Mem_Read+0x230>)
 800401a:	400b      	ands	r3, r1
 800401c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004036:	2300      	movs	r3, #0
 8004038:	e000      	b.n	800403c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800403a:	2302      	movs	r3, #2
  }
}
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	80002400 	.word	0x80002400
 8004048:	fe00e800 	.word	0xfe00e800

0800404c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b08a      	sub	sp, #40	@ 0x28
 8004050:	af02      	add	r7, sp, #8
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	607a      	str	r2, [r7, #4]
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	460b      	mov	r3, r1
 800405a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800405c:	2300      	movs	r3, #0
 800405e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8004060:	2300      	movs	r3, #0
 8004062:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800406a:	b2db      	uxtb	r3, r3
 800406c:	2b20      	cmp	r3, #32
 800406e:	f040 80e9 	bne.w	8004244 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800407c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004080:	d101      	bne.n	8004086 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004082:	2302      	movs	r3, #2
 8004084:	e0df      	b.n	8004246 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_I2C_IsDeviceReady+0x48>
 8004090:	2302      	movs	r3, #2
 8004092:	e0d8      	b.n	8004246 <HAL_I2C_IsDeviceReady+0x1fa>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2224      	movs	r2, #36	@ 0x24
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d105      	bne.n	80040be <HAL_I2C_IsDeviceReady+0x72>
 80040b2:	897b      	ldrh	r3, [r7, #10]
 80040b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040b8:	4b65      	ldr	r3, [pc, #404]	@ (8004250 <HAL_I2C_IsDeviceReady+0x204>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	e004      	b.n	80040c8 <HAL_I2C_IsDeviceReady+0x7c>
 80040be:	897b      	ldrh	r3, [r7, #10]
 80040c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80040c4:	4b63      	ldr	r3, [pc, #396]	@ (8004254 <HAL_I2C_IsDeviceReady+0x208>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	6812      	ldr	r2, [r2, #0]
 80040cc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80040ce:	f7fc fb7b 	bl	80007c8 <HAL_GetTick>
 80040d2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	f003 0320 	and.w	r3, r3, #32
 80040de:	2b20      	cmp	r3, #32
 80040e0:	bf0c      	ite	eq
 80040e2:	2301      	moveq	r3, #1
 80040e4:	2300      	movne	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	f003 0310 	and.w	r3, r3, #16
 80040f4:	2b10      	cmp	r3, #16
 80040f6:	bf0c      	ite	eq
 80040f8:	2301      	moveq	r3, #1
 80040fa:	2300      	movne	r3, #0
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004100:	e034      	b.n	800416c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004108:	d01a      	beq.n	8004140 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800410a:	f7fc fb5d 	bl	80007c8 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	429a      	cmp	r2, r3
 8004118:	d302      	bcc.n	8004120 <HAL_I2C_IsDeviceReady+0xd4>
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10f      	bne.n	8004140 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2220      	movs	r2, #32
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412c:	f043 0220 	orr.w	r2, r3, #32
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e082      	b.n	8004246 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	f003 0320 	and.w	r3, r3, #32
 800414a:	2b20      	cmp	r3, #32
 800414c:	bf0c      	ite	eq
 800414e:	2301      	moveq	r3, #1
 8004150:	2300      	movne	r3, #0
 8004152:	b2db      	uxtb	r3, r3
 8004154:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	f003 0310 	and.w	r3, r3, #16
 8004160:	2b10      	cmp	r3, #16
 8004162:	bf0c      	ite	eq
 8004164:	2301      	moveq	r3, #1
 8004166:	2300      	movne	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800416c:	7fbb      	ldrb	r3, [r7, #30]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d102      	bne.n	8004178 <HAL_I2C_IsDeviceReady+0x12c>
 8004172:	7f7b      	ldrb	r3, [r7, #29]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0c4      	beq.n	8004102 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	699b      	ldr	r3, [r3, #24]
 800417e:	f003 0310 	and.w	r3, r3, #16
 8004182:	2b10      	cmp	r3, #16
 8004184:	d027      	beq.n	80041d6 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2200      	movs	r2, #0
 800418e:	2120      	movs	r1, #32
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 f92d 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00e      	beq.n	80041ba <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d107      	bne.n	80041b4 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2220      	movs	r2, #32
 80041aa:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2200      	movs	r2, #0
 80041b0:	645a      	str	r2, [r3, #68]	@ 0x44
 80041b2:	e026      	b.n	8004202 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	77fb      	strb	r3, [r7, #31]
 80041b8:	e023      	b.n	8004202 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2220      	movs	r2, #32
 80041c0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2220      	movs	r2, #32
 80041c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	e037      	b.n	8004246 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2210      	movs	r2, #16
 80041dc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2200      	movs	r2, #0
 80041e6:	2120      	movs	r1, #32
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 f901 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d002      	beq.n	80041fa <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	77fb      	strb	r3, [r7, #31]
 80041f8:	e003      	b.n	8004202 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2220      	movs	r2, #32
 8004200:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	3301      	adds	r3, #1
 8004206:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	429a      	cmp	r2, r3
 800420e:	d904      	bls.n	800421a <HAL_I2C_IsDeviceReady+0x1ce>
 8004210:	7ffb      	ldrb	r3, [r7, #31]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d101      	bne.n	800421a <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8004216:	2300      	movs	r3, #0
 8004218:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	429a      	cmp	r2, r3
 8004220:	f63f af43 	bhi.w	80040aa <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e000      	b.n	8004246 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8004244:	2302      	movs	r3, #2
  }
}
 8004246:	4618      	mov	r0, r3
 8004248:	3720      	adds	r7, #32
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	02002000 	.word	0x02002000
 8004254:	02002800 	.word	0x02002800

08004258 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af02      	add	r7, sp, #8
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	4608      	mov	r0, r1
 8004262:	4611      	mov	r1, r2
 8004264:	461a      	mov	r2, r3
 8004266:	4603      	mov	r3, r0
 8004268:	817b      	strh	r3, [r7, #10]
 800426a:	460b      	mov	r3, r1
 800426c:	813b      	strh	r3, [r7, #8]
 800426e:	4613      	mov	r3, r2
 8004270:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004272:	88fb      	ldrh	r3, [r7, #6]
 8004274:	b2da      	uxtb	r2, r3
 8004276:	8979      	ldrh	r1, [r7, #10]
 8004278:	4b20      	ldr	r3, [pc, #128]	@ (80042fc <I2C_RequestMemoryWrite+0xa4>)
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 fa79 	bl	8004778 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004286:	69fa      	ldr	r2, [r7, #28]
 8004288:	69b9      	ldr	r1, [r7, #24]
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f000 f909 	bl	80044a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e02c      	b.n	80042f4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800429a:	88fb      	ldrh	r3, [r7, #6]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d105      	bne.n	80042ac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042a0:	893b      	ldrh	r3, [r7, #8]
 80042a2:	b2da      	uxtb	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80042aa:	e015      	b.n	80042d8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80042ac:	893b      	ldrh	r3, [r7, #8]
 80042ae:	0a1b      	lsrs	r3, r3, #8
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	b2da      	uxtb	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ba:	69fa      	ldr	r2, [r7, #28]
 80042bc:	69b9      	ldr	r1, [r7, #24]
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f8ef 	bl	80044a2 <I2C_WaitOnTXISFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e012      	b.n	80042f4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80042ce:	893b      	ldrh	r3, [r7, #8]
 80042d0:	b2da      	uxtb	r2, r3
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	9300      	str	r3, [sp, #0]
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	2200      	movs	r2, #0
 80042e0:	2180      	movs	r1, #128	@ 0x80
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 f884 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d001      	beq.n	80042f2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e000      	b.n	80042f4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	80002000 	.word	0x80002000

08004300 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af02      	add	r7, sp, #8
 8004306:	60f8      	str	r0, [r7, #12]
 8004308:	4608      	mov	r0, r1
 800430a:	4611      	mov	r1, r2
 800430c:	461a      	mov	r2, r3
 800430e:	4603      	mov	r3, r0
 8004310:	817b      	strh	r3, [r7, #10]
 8004312:	460b      	mov	r3, r1
 8004314:	813b      	strh	r3, [r7, #8]
 8004316:	4613      	mov	r3, r2
 8004318:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800431a:	88fb      	ldrh	r3, [r7, #6]
 800431c:	b2da      	uxtb	r2, r3
 800431e:	8979      	ldrh	r1, [r7, #10]
 8004320:	4b20      	ldr	r3, [pc, #128]	@ (80043a4 <I2C_RequestMemoryRead+0xa4>)
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	2300      	movs	r3, #0
 8004326:	68f8      	ldr	r0, [r7, #12]
 8004328:	f000 fa26 	bl	8004778 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800432c:	69fa      	ldr	r2, [r7, #28]
 800432e:	69b9      	ldr	r1, [r7, #24]
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 f8b6 	bl	80044a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d001      	beq.n	8004340 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e02c      	b.n	800439a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004340:	88fb      	ldrh	r3, [r7, #6]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d105      	bne.n	8004352 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004346:	893b      	ldrh	r3, [r7, #8]
 8004348:	b2da      	uxtb	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004350:	e015      	b.n	800437e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004352:	893b      	ldrh	r3, [r7, #8]
 8004354:	0a1b      	lsrs	r3, r3, #8
 8004356:	b29b      	uxth	r3, r3
 8004358:	b2da      	uxtb	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004360:	69fa      	ldr	r2, [r7, #28]
 8004362:	69b9      	ldr	r1, [r7, #24]
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 f89c 	bl	80044a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e012      	b.n	800439a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004374:	893b      	ldrh	r3, [r7, #8]
 8004376:	b2da      	uxtb	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	2200      	movs	r2, #0
 8004386:	2140      	movs	r1, #64	@ 0x40
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 f831 	bl	80043f0 <I2C_WaitOnFlagUntilTimeout>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e000      	b.n	800439a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	80002000 	.word	0x80002000

080043a8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d103      	bne.n	80043c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2200      	movs	r2, #0
 80043c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d007      	beq.n	80043e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	699a      	ldr	r2, [r3, #24]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f042 0201 	orr.w	r2, r2, #1
 80043e2:	619a      	str	r2, [r3, #24]
  }
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	603b      	str	r3, [r7, #0]
 80043fc:	4613      	mov	r3, r2
 80043fe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004400:	e03b      	b.n	800447a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	6839      	ldr	r1, [r7, #0]
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 f8d6 	bl	80045b8 <I2C_IsErrorOccurred>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e041      	b.n	800449a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800441c:	d02d      	beq.n	800447a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800441e:	f7fc f9d3 	bl	80007c8 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	683a      	ldr	r2, [r7, #0]
 800442a:	429a      	cmp	r2, r3
 800442c:	d302      	bcc.n	8004434 <I2C_WaitOnFlagUntilTimeout+0x44>
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d122      	bne.n	800447a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	699a      	ldr	r2, [r3, #24]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	4013      	ands	r3, r2
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	429a      	cmp	r2, r3
 8004442:	bf0c      	ite	eq
 8004444:	2301      	moveq	r3, #1
 8004446:	2300      	movne	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	461a      	mov	r2, r3
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	429a      	cmp	r2, r3
 8004450:	d113      	bne.n	800447a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004456:	f043 0220 	orr.w	r2, r3, #32
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2220      	movs	r2, #32
 8004462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e00f      	b.n	800449a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	699a      	ldr	r2, [r3, #24]
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4013      	ands	r3, r2
 8004484:	68ba      	ldr	r2, [r7, #8]
 8004486:	429a      	cmp	r2, r3
 8004488:	bf0c      	ite	eq
 800448a:	2301      	moveq	r3, #1
 800448c:	2300      	movne	r3, #0
 800448e:	b2db      	uxtb	r3, r3
 8004490:	461a      	mov	r2, r3
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	429a      	cmp	r2, r3
 8004496:	d0b4      	beq.n	8004402 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b084      	sub	sp, #16
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80044ae:	e033      	b.n	8004518 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	68b9      	ldr	r1, [r7, #8]
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	f000 f87f 	bl	80045b8 <I2C_IsErrorOccurred>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d001      	beq.n	80044c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e031      	b.n	8004528 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ca:	d025      	beq.n	8004518 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044cc:	f7fc f97c 	bl	80007c8 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	68ba      	ldr	r2, [r7, #8]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d302      	bcc.n	80044e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d11a      	bne.n	8004518 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d013      	beq.n	8004518 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044f4:	f043 0220 	orr.w	r2, r3, #32
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2220      	movs	r2, #32
 8004500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e007      	b.n	8004528 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b02      	cmp	r3, #2
 8004524:	d1c4      	bne.n	80044b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	4618      	mov	r0, r3
 800452a:	3710      	adds	r7, #16
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800453c:	e02f      	b.n	800459e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	68b9      	ldr	r1, [r7, #8]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 f838 	bl	80045b8 <I2C_IsErrorOccurred>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e02d      	b.n	80045ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004552:	f7fc f939 	bl	80007c8 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	429a      	cmp	r2, r3
 8004560:	d302      	bcc.n	8004568 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d11a      	bne.n	800459e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	f003 0320 	and.w	r3, r3, #32
 8004572:	2b20      	cmp	r3, #32
 8004574:	d013      	beq.n	800459e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800457a:	f043 0220 	orr.w	r2, r3, #32
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2220      	movs	r2, #32
 8004586:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e007      	b.n	80045ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b20      	cmp	r3, #32
 80045aa:	d1c8      	bne.n	800453e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
	...

080045b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b08a      	sub	sp, #40	@ 0x28
 80045bc:	af00      	add	r7, sp, #0
 80045be:	60f8      	str	r0, [r7, #12]
 80045c0:	60b9      	str	r1, [r7, #8]
 80045c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045c4:	2300      	movs	r3, #0
 80045c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80045d2:	2300      	movs	r3, #0
 80045d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	f003 0310 	and.w	r3, r3, #16
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d068      	beq.n	80046b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2210      	movs	r2, #16
 80045ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045ec:	e049      	b.n	8004682 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f4:	d045      	beq.n	8004682 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045f6:	f7fc f8e7 	bl	80007c8 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	1ad3      	subs	r3, r2, r3
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	429a      	cmp	r2, r3
 8004604:	d302      	bcc.n	800460c <I2C_IsErrorOccurred+0x54>
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d13a      	bne.n	8004682 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004616:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800461e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800462a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800462e:	d121      	bne.n	8004674 <I2C_IsErrorOccurred+0xbc>
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004636:	d01d      	beq.n	8004674 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004638:	7cfb      	ldrb	r3, [r7, #19]
 800463a:	2b20      	cmp	r3, #32
 800463c:	d01a      	beq.n	8004674 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800464c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800464e:	f7fc f8bb 	bl	80007c8 <HAL_GetTick>
 8004652:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004654:	e00e      	b.n	8004674 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004656:	f7fc f8b7 	bl	80007c8 <HAL_GetTick>
 800465a:	4602      	mov	r2, r0
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b19      	cmp	r3, #25
 8004662:	d907      	bls.n	8004674 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	f043 0320 	orr.w	r3, r3, #32
 800466a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004672:	e006      	b.n	8004682 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	f003 0320 	and.w	r3, r3, #32
 800467e:	2b20      	cmp	r3, #32
 8004680:	d1e9      	bne.n	8004656 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	f003 0320 	and.w	r3, r3, #32
 800468c:	2b20      	cmp	r3, #32
 800468e:	d003      	beq.n	8004698 <I2C_IsErrorOccurred+0xe0>
 8004690:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0aa      	beq.n	80045ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004698:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800469c:	2b00      	cmp	r3, #0
 800469e:	d103      	bne.n	80046a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2220      	movs	r2, #32
 80046a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046a8:	6a3b      	ldr	r3, [r7, #32]
 80046aa:	f043 0304 	orr.w	r3, r3, #4
 80046ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d00b      	beq.n	80046e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80046c8:	6a3b      	ldr	r3, [r7, #32]
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80046d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00b      	beq.n	8004702 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	f043 0308 	orr.w	r3, r3, #8
 80046f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80046fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00b      	beq.n	8004724 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800470c:	6a3b      	ldr	r3, [r7, #32]
 800470e:	f043 0302 	orr.w	r3, r3, #2
 8004712:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800471c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004724:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004728:	2b00      	cmp	r3, #0
 800472a:	d01c      	beq.n	8004766 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f7ff fe3b 	bl	80043a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	6859      	ldr	r1, [r3, #4]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	4b0d      	ldr	r3, [pc, #52]	@ (8004774 <I2C_IsErrorOccurred+0x1bc>)
 800473e:	400b      	ands	r3, r1
 8004740:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	431a      	orrs	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2220      	movs	r2, #32
 8004752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004766:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800476a:	4618      	mov	r0, r3
 800476c:	3728      	adds	r7, #40	@ 0x28
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	fe00e800 	.word	0xfe00e800

08004778 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004778:	b480      	push	{r7}
 800477a:	b087      	sub	sp, #28
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	607b      	str	r3, [r7, #4]
 8004782:	460b      	mov	r3, r1
 8004784:	817b      	strh	r3, [r7, #10]
 8004786:	4613      	mov	r3, r2
 8004788:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800478a:	897b      	ldrh	r3, [r7, #10]
 800478c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004790:	7a7b      	ldrb	r3, [r7, #9]
 8004792:	041b      	lsls	r3, r3, #16
 8004794:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004798:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047a6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	6a3b      	ldr	r3, [r7, #32]
 80047b0:	0d5b      	lsrs	r3, r3, #21
 80047b2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80047b6:	4b08      	ldr	r3, [pc, #32]	@ (80047d8 <I2C_TransferConfig+0x60>)
 80047b8:	430b      	orrs	r3, r1
 80047ba:	43db      	mvns	r3, r3
 80047bc:	ea02 0103 	and.w	r1, r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	430a      	orrs	r2, r1
 80047c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80047ca:	bf00      	nop
 80047cc:	371c      	adds	r7, #28
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	03ff63ff 	.word	0x03ff63ff

080047dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b20      	cmp	r3, #32
 80047f0:	d138      	bne.n	8004864 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d101      	bne.n	8004800 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80047fc:	2302      	movs	r3, #2
 80047fe:	e032      	b.n	8004866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2224      	movs	r2, #36	@ 0x24
 800480c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f022 0201 	bic.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800482e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	6819      	ldr	r1, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2220      	movs	r2, #32
 8004854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004860:	2300      	movs	r3, #0
 8004862:	e000      	b.n	8004866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004864:	2302      	movs	r3, #2
  }
}
 8004866:	4618      	mov	r0, r3
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004872:	b480      	push	{r7}
 8004874:	b085      	sub	sp, #20
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
 800487a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b20      	cmp	r3, #32
 8004886:	d139      	bne.n	80048fc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800488e:	2b01      	cmp	r3, #1
 8004890:	d101      	bne.n	8004896 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004892:	2302      	movs	r3, #2
 8004894:	e033      	b.n	80048fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2224      	movs	r2, #36	@ 0x24
 80048a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0201 	bic.w	r2, r2, #1
 80048b4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80048c4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	021b      	lsls	r3, r3, #8
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f042 0201 	orr.w	r2, r2, #1
 80048e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2220      	movs	r2, #32
 80048ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80048f8:	2300      	movs	r3, #0
 80048fa:	e000      	b.n	80048fe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80048fc:	2302      	movs	r3, #2
  }
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b086      	sub	sp, #24
 800490e:	af02      	add	r7, sp, #8
 8004910:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e0fe      	b.n	8004b1a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d106      	bne.n	8004936 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f00b fb61 	bl	800fff8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2203      	movs	r2, #3
 800493a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4618      	mov	r0, r3
 8004944:	f007 f9e5 	bl	800bd12 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6818      	ldr	r0, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	7c1a      	ldrb	r2, [r3, #16]
 8004950:	f88d 2000 	strb.w	r2, [sp]
 8004954:	3304      	adds	r3, #4
 8004956:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004958:	f007 f8b6 	bl	800bac8 <USB_CoreInit>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d005      	beq.n	800496e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2202      	movs	r2, #2
 8004966:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e0d5      	b.n	8004b1a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2100      	movs	r1, #0
 8004974:	4618      	mov	r0, r3
 8004976:	f007 f9dd 	bl	800bd34 <USB_SetCurrentMode>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d005      	beq.n	800498c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e0c6      	b.n	8004b1a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800498c:	2300      	movs	r3, #0
 800498e:	73fb      	strb	r3, [r7, #15]
 8004990:	e04a      	b.n	8004a28 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004992:	7bfa      	ldrb	r2, [r7, #15]
 8004994:	6879      	ldr	r1, [r7, #4]
 8004996:	4613      	mov	r3, r2
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	4413      	add	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	440b      	add	r3, r1
 80049a0:	3315      	adds	r3, #21
 80049a2:	2201      	movs	r2, #1
 80049a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80049a6:	7bfa      	ldrb	r2, [r7, #15]
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	4613      	mov	r3, r2
 80049ac:	00db      	lsls	r3, r3, #3
 80049ae:	4413      	add	r3, r2
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	440b      	add	r3, r1
 80049b4:	3314      	adds	r3, #20
 80049b6:	7bfa      	ldrb	r2, [r7, #15]
 80049b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80049ba:	7bfa      	ldrb	r2, [r7, #15]
 80049bc:	7bfb      	ldrb	r3, [r7, #15]
 80049be:	b298      	uxth	r0, r3
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	4413      	add	r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	332e      	adds	r3, #46	@ 0x2e
 80049ce:	4602      	mov	r2, r0
 80049d0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80049d2:	7bfa      	ldrb	r2, [r7, #15]
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	4613      	mov	r3, r2
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	4413      	add	r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	3318      	adds	r3, #24
 80049e2:	2200      	movs	r2, #0
 80049e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80049e6:	7bfa      	ldrb	r2, [r7, #15]
 80049e8:	6879      	ldr	r1, [r7, #4]
 80049ea:	4613      	mov	r3, r2
 80049ec:	00db      	lsls	r3, r3, #3
 80049ee:	4413      	add	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	440b      	add	r3, r1
 80049f4:	331c      	adds	r3, #28
 80049f6:	2200      	movs	r2, #0
 80049f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80049fa:	7bfa      	ldrb	r2, [r7, #15]
 80049fc:	6879      	ldr	r1, [r7, #4]
 80049fe:	4613      	mov	r3, r2
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	4413      	add	r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	440b      	add	r3, r1
 8004a08:	3320      	adds	r3, #32
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004a0e:	7bfa      	ldrb	r2, [r7, #15]
 8004a10:	6879      	ldr	r1, [r7, #4]
 8004a12:	4613      	mov	r3, r2
 8004a14:	00db      	lsls	r3, r3, #3
 8004a16:	4413      	add	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	3324      	adds	r3, #36	@ 0x24
 8004a1e:	2200      	movs	r2, #0
 8004a20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a22:	7bfb      	ldrb	r3, [r7, #15]
 8004a24:	3301      	adds	r3, #1
 8004a26:	73fb      	strb	r3, [r7, #15]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	791b      	ldrb	r3, [r3, #4]
 8004a2c:	7bfa      	ldrb	r2, [r7, #15]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d3af      	bcc.n	8004992 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a32:	2300      	movs	r3, #0
 8004a34:	73fb      	strb	r3, [r7, #15]
 8004a36:	e044      	b.n	8004ac2 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004a38:	7bfa      	ldrb	r2, [r7, #15]
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	00db      	lsls	r3, r3, #3
 8004a40:	4413      	add	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	440b      	add	r3, r1
 8004a46:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004a4e:	7bfa      	ldrb	r2, [r7, #15]
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004a60:	7bfa      	ldrb	r2, [r7, #15]
 8004a62:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004a64:	7bfa      	ldrb	r2, [r7, #15]
 8004a66:	6879      	ldr	r1, [r7, #4]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	00db      	lsls	r3, r3, #3
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	440b      	add	r3, r1
 8004a72:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004a76:	2200      	movs	r2, #0
 8004a78:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004a7a:	7bfa      	ldrb	r2, [r7, #15]
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	00db      	lsls	r3, r3, #3
 8004a82:	4413      	add	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	440b      	add	r3, r1
 8004a88:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004a90:	7bfa      	ldrb	r2, [r7, #15]
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	4613      	mov	r3, r2
 8004a96:	00db      	lsls	r3, r3, #3
 8004a98:	4413      	add	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004aa6:	7bfa      	ldrb	r2, [r7, #15]
 8004aa8:	6879      	ldr	r1, [r7, #4]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	00db      	lsls	r3, r3, #3
 8004aae:	4413      	add	r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	440b      	add	r3, r1
 8004ab4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004ab8:	2200      	movs	r2, #0
 8004aba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004abc:	7bfb      	ldrb	r3, [r7, #15]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	73fb      	strb	r3, [r7, #15]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	791b      	ldrb	r3, [r3, #4]
 8004ac6:	7bfa      	ldrb	r2, [r7, #15]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d3b5      	bcc.n	8004a38 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6818      	ldr	r0, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	7c1a      	ldrb	r2, [r3, #16]
 8004ad4:	f88d 2000 	strb.w	r2, [sp]
 8004ad8:	3304      	adds	r3, #4
 8004ada:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004adc:	f007 f976 	bl	800bdcc <USB_DevInit>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d005      	beq.n	8004af2 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2202      	movs	r2, #2
 8004aea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e013      	b.n	8004b1a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	7b1b      	ldrb	r3, [r3, #12]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d102      	bne.n	8004b0e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f001 f96f 	bl	8005dec <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f008 f9b9 	bl	800ce8a <USB_DevDisconnect>

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b084      	sub	sp, #16
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_PCD_Start+0x1c>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e022      	b.n	8004b84 <HAL_PCD_Start+0x62>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d009      	beq.n	8004b66 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d105      	bne.n	8004b66 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f007 f8c0 	bl	800bcf0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4618      	mov	r0, r3
 8004b76:	f008 f967 	bl	800ce48 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3710      	adds	r7, #16
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004b8c:	b590      	push	{r4, r7, lr}
 8004b8e:	b08d      	sub	sp, #52	@ 0x34
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f008 fa25 	bl	800cff2 <USB_GetMode>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f040 84b9 	bne.w	8005522 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f008 f989 	bl	800cecc <USB_ReadInterrupts>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	f000 84af 	beq.w	8005520 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	0a1b      	lsrs	r3, r3, #8
 8004bcc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f008 f976 	bl	800cecc <USB_ReadInterrupts>
 8004be0:	4603      	mov	r3, r0
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d107      	bne.n	8004bfa <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	695a      	ldr	r2, [r3, #20]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f002 0202 	and.w	r2, r2, #2
 8004bf8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f008 f964 	bl	800cecc <USB_ReadInterrupts>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f003 0310 	and.w	r3, r3, #16
 8004c0a:	2b10      	cmp	r3, #16
 8004c0c:	d161      	bne.n	8004cd2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	699a      	ldr	r2, [r3, #24]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 0210 	bic.w	r2, r2, #16
 8004c1c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004c1e:	6a3b      	ldr	r3, [r7, #32]
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	f003 020f 	and.w	r2, r3, #15
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	00db      	lsls	r3, r3, #3
 8004c2e:	4413      	add	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	4413      	add	r3, r2
 8004c3a:	3304      	adds	r3, #4
 8004c3c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004c44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c48:	d124      	bne.n	8004c94 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004c50:	4013      	ands	r3, r2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d035      	beq.n	8004cc2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	091b      	lsrs	r3, r3, #4
 8004c5e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004c60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	461a      	mov	r2, r3
 8004c68:	6a38      	ldr	r0, [r7, #32]
 8004c6a:	f007 ff9b 	bl	800cba4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	68da      	ldr	r2, [r3, #12]
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	091b      	lsrs	r3, r3, #4
 8004c76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c7a:	441a      	add	r2, r3
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	695a      	ldr	r2, [r3, #20]
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	091b      	lsrs	r3, r3, #4
 8004c88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c8c:	441a      	add	r2, r3
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	615a      	str	r2, [r3, #20]
 8004c92:	e016      	b.n	8004cc2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004c9a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004c9e:	d110      	bne.n	8004cc2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ca6:	2208      	movs	r2, #8
 8004ca8:	4619      	mov	r1, r3
 8004caa:	6a38      	ldr	r0, [r7, #32]
 8004cac:	f007 ff7a 	bl	800cba4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	695a      	ldr	r2, [r3, #20]
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	091b      	lsrs	r3, r3, #4
 8004cb8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004cbc:	441a      	add	r2, r3
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	699a      	ldr	r2, [r3, #24]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f042 0210 	orr.w	r2, r2, #16
 8004cd0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f008 f8f8 	bl	800cecc <USB_ReadInterrupts>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ce2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ce6:	f040 80a7 	bne.w	8004e38 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f008 f8fd 	bl	800cef2 <USB_ReadDevAllOutEpInterrupt>
 8004cf8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004cfa:	e099      	b.n	8004e30 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 808e 	beq.w	8004e24 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	4611      	mov	r1, r2
 8004d12:	4618      	mov	r0, r3
 8004d14:	f008 f921 	bl	800cf5a <USB_ReadDevOutEPInterrupt>
 8004d18:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00c      	beq.n	8004d3e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d26:	015a      	lsls	r2, r3, #5
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d30:	461a      	mov	r2, r3
 8004d32:	2301      	movs	r3, #1
 8004d34:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004d36:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fed1 	bl	8005ae0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f003 0308 	and.w	r3, r3, #8
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00c      	beq.n	8004d62 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4a:	015a      	lsls	r2, r3, #5
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	4413      	add	r3, r2
 8004d50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d54:	461a      	mov	r2, r3
 8004d56:	2308      	movs	r3, #8
 8004d58:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004d5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 ffa7 	bl	8005cb0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f003 0310 	and.w	r3, r3, #16
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d008      	beq.n	8004d7e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6e:	015a      	lsls	r2, r3, #5
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	4413      	add	r3, r2
 8004d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d78:	461a      	mov	r2, r3
 8004d7a:	2310      	movs	r3, #16
 8004d7c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d030      	beq.n	8004dea <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d90:	2b80      	cmp	r3, #128	@ 0x80
 8004d92:	d109      	bne.n	8004da8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	69fa      	ldr	r2, [r7, #28]
 8004d9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004da2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004da6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004da8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004daa:	4613      	mov	r3, r2
 8004dac:	00db      	lsls	r3, r3, #3
 8004dae:	4413      	add	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	4413      	add	r3, r2
 8004dba:	3304      	adds	r3, #4
 8004dbc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	78db      	ldrb	r3, [r3, #3]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d108      	bne.n	8004dd8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f00b fa36 	bl	8010244 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dda:	015a      	lsls	r2, r3, #5
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	4413      	add	r3, r2
 8004de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004de4:	461a      	mov	r2, r3
 8004de6:	2302      	movs	r3, #2
 8004de8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	f003 0320 	and.w	r3, r3, #32
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d008      	beq.n	8004e06 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e00:	461a      	mov	r2, r3
 8004e02:	2320      	movs	r3, #32
 8004e04:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d009      	beq.n	8004e24 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e12:	015a      	lsls	r2, r3, #5
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	4413      	add	r3, r2
 8004e18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004e22:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e26:	3301      	adds	r3, #1
 8004e28:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2c:	085b      	lsrs	r3, r3, #1
 8004e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f47f af62 	bne.w	8004cfc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	f008 f845 	bl	800cecc <USB_ReadInterrupts>
 8004e42:	4603      	mov	r3, r0
 8004e44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e4c:	f040 80db 	bne.w	8005006 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f008 f866 	bl	800cf26 <USB_ReadDevAllInEpInterrupt>
 8004e5a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004e60:	e0cd      	b.n	8004ffe <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f000 80c2 	beq.w	8004ff2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e74:	b2d2      	uxtb	r2, r2
 8004e76:	4611      	mov	r1, r2
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f008 f88c 	bl	800cf96 <USB_ReadDevInEPInterrupt>
 8004e7e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d057      	beq.n	8004f3a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8c:	f003 030f 	and.w	r3, r3, #15
 8004e90:	2201      	movs	r2, #1
 8004e92:	fa02 f303 	lsl.w	r3, r2, r3
 8004e96:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	43db      	mvns	r3, r3
 8004ea4:	69f9      	ldr	r1, [r7, #28]
 8004ea6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004eaa:	4013      	ands	r3, r2
 8004eac:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004eba:	461a      	mov	r2, r3
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	799b      	ldrb	r3, [r3, #6]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d132      	bne.n	8004f2e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004ec8:	6879      	ldr	r1, [r7, #4]
 8004eca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ecc:	4613      	mov	r3, r2
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	4413      	add	r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	440b      	add	r3, r1
 8004ed6:	3320      	adds	r3, #32
 8004ed8:	6819      	ldr	r1, [r3, #0]
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ede:	4613      	mov	r3, r2
 8004ee0:	00db      	lsls	r3, r3, #3
 8004ee2:	4413      	add	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4403      	add	r3, r0
 8004ee8:	331c      	adds	r3, #28
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4419      	add	r1, r3
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	00db      	lsls	r3, r3, #3
 8004ef6:	4413      	add	r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	4403      	add	r3, r0
 8004efc:	3320      	adds	r3, #32
 8004efe:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d113      	bne.n	8004f2e <HAL_PCD_IRQHandler+0x3a2>
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	00db      	lsls	r3, r3, #3
 8004f0e:	4413      	add	r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	440b      	add	r3, r1
 8004f14:	3324      	adds	r3, #36	@ 0x24
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d108      	bne.n	8004f2e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6818      	ldr	r0, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f26:	461a      	mov	r2, r3
 8004f28:	2101      	movs	r1, #1
 8004f2a:	f008 f895 	bl	800d058 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	4619      	mov	r1, r3
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f00b f900 	bl	801013a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	f003 0308 	and.w	r3, r3, #8
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d008      	beq.n	8004f56 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f46:	015a      	lsls	r2, r3, #5
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f50:	461a      	mov	r2, r3
 8004f52:	2308      	movs	r3, #8
 8004f54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f003 0310 	and.w	r3, r3, #16
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d008      	beq.n	8004f72 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	2310      	movs	r3, #16
 8004f70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d008      	beq.n	8004f8e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	015a      	lsls	r2, r3, #5
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	4413      	add	r3, r2
 8004f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f88:	461a      	mov	r2, r3
 8004f8a:	2340      	movs	r3, #64	@ 0x40
 8004f8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d023      	beq.n	8004fe0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004f98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f9a:	6a38      	ldr	r0, [r7, #32]
 8004f9c:	f007 f874 	bl	800c088 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	00db      	lsls	r3, r3, #3
 8004fa6:	4413      	add	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	3310      	adds	r3, #16
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	4413      	add	r3, r2
 8004fb0:	3304      	adds	r3, #4
 8004fb2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	78db      	ldrb	r3, [r3, #3]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d108      	bne.n	8004fce <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f00b f94d 	bl	8010268 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	015a      	lsls	r2, r3, #5
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fda:	461a      	mov	r2, r3
 8004fdc:	2302      	movs	r3, #2
 8004fde:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004fea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 fcea 	bl	80059c6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffa:	085b      	lsrs	r3, r3, #1
 8004ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005000:	2b00      	cmp	r3, #0
 8005002:	f47f af2e 	bne.w	8004e62 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4618      	mov	r0, r3
 800500c:	f007 ff5e 	bl	800cecc <USB_ReadInterrupts>
 8005010:	4603      	mov	r3, r0
 8005012:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005016:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800501a:	d122      	bne.n	8005062 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	69fa      	ldr	r2, [r7, #28]
 8005026:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800502a:	f023 0301 	bic.w	r3, r3, #1
 800502e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005036:	2b01      	cmp	r3, #1
 8005038:	d108      	bne.n	800504c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005042:	2100      	movs	r1, #0
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 fef5 	bl	8005e34 <HAL_PCDEx_LPM_Callback>
 800504a:	e002      	b.n	8005052 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f00b f8eb 	bl	8010228 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	695a      	ldr	r2, [r3, #20]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005060:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4618      	mov	r0, r3
 8005068:	f007 ff30 	bl	800cecc <USB_ReadInterrupts>
 800506c:	4603      	mov	r3, r0
 800506e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005072:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005076:	d112      	bne.n	800509e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005078:	69fb      	ldr	r3, [r7, #28]
 800507a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	2b01      	cmp	r3, #1
 8005086:	d102      	bne.n	800508e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f00b f8a7 	bl	80101dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	695a      	ldr	r2, [r3, #20]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800509c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f007 ff12 	bl	800cecc <USB_ReadInterrupts>
 80050a8:	4603      	mov	r3, r0
 80050aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050b2:	d121      	bne.n	80050f8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	695a      	ldr	r2, [r3, #20]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80050c2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d111      	bne.n	80050f2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050dc:	089b      	lsrs	r3, r3, #2
 80050de:	f003 020f 	and.w	r2, r3, #15
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80050e8:	2101      	movs	r1, #1
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fea2 	bl	8005e34 <HAL_PCDEx_LPM_Callback>
 80050f0:	e002      	b.n	80050f8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f00b f872 	bl	80101dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f007 fee5 	bl	800cecc <USB_ReadInterrupts>
 8005102:	4603      	mov	r3, r0
 8005104:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800510c:	f040 80b7 	bne.w	800527e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800511e:	f023 0301 	bic.w	r3, r3, #1
 8005122:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2110      	movs	r1, #16
 800512a:	4618      	mov	r0, r3
 800512c:	f006 ffac 	bl	800c088 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005130:	2300      	movs	r3, #0
 8005132:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005134:	e046      	b.n	80051c4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005138:	015a      	lsls	r2, r3, #5
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	4413      	add	r3, r2
 800513e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005142:	461a      	mov	r2, r3
 8005144:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005148:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800514a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	4413      	add	r3, r2
 8005152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800515a:	0151      	lsls	r1, r2, #5
 800515c:	69fa      	ldr	r2, [r7, #28]
 800515e:	440a      	add	r2, r1
 8005160:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005164:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005168:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800516a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800516c:	015a      	lsls	r2, r3, #5
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	4413      	add	r3, r2
 8005172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005176:	461a      	mov	r2, r3
 8005178:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800517c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800517e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005180:	015a      	lsls	r2, r3, #5
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	4413      	add	r3, r2
 8005186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800518e:	0151      	lsls	r1, r2, #5
 8005190:	69fa      	ldr	r2, [r7, #28]
 8005192:	440a      	add	r2, r1
 8005194:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005198:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800519c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800519e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a0:	015a      	lsls	r2, r3, #5
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	4413      	add	r3, r2
 80051a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051ae:	0151      	lsls	r1, r2, #5
 80051b0:	69fa      	ldr	r2, [r7, #28]
 80051b2:	440a      	add	r2, r1
 80051b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80051bc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c0:	3301      	adds	r3, #1
 80051c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	791b      	ldrb	r3, [r3, #4]
 80051c8:	461a      	mov	r2, r3
 80051ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d3b2      	bcc.n	8005136 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d6:	69db      	ldr	r3, [r3, #28]
 80051d8:	69fa      	ldr	r2, [r7, #28]
 80051da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051de:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80051e2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	7bdb      	ldrb	r3, [r3, #15]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d016      	beq.n	800521a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051f6:	69fa      	ldr	r2, [r7, #28]
 80051f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051fc:	f043 030b 	orr.w	r3, r3, #11
 8005200:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800520a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520c:	69fa      	ldr	r2, [r7, #28]
 800520e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005212:	f043 030b 	orr.w	r3, r3, #11
 8005216:	6453      	str	r3, [r2, #68]	@ 0x44
 8005218:	e015      	b.n	8005246 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005220:	695a      	ldr	r2, [r3, #20]
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005228:	4619      	mov	r1, r3
 800522a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800522e:	4313      	orrs	r3, r2
 8005230:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	69fa      	ldr	r2, [r7, #28]
 800523c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005240:	f043 030b 	orr.w	r3, r3, #11
 8005244:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	69fa      	ldr	r2, [r7, #28]
 8005250:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005254:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005258:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005268:	461a      	mov	r2, r3
 800526a:	f007 fef5 	bl	800d058 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	695a      	ldr	r2, [r3, #20]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800527c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4618      	mov	r0, r3
 8005284:	f007 fe22 	bl	800cecc <USB_ReadInterrupts>
 8005288:	4603      	mov	r3, r0
 800528a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800528e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005292:	d123      	bne.n	80052dc <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4618      	mov	r0, r3
 800529a:	f007 feb9 	bl	800d010 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4618      	mov	r0, r3
 80052a4:	f006 ff69 	bl	800c17a <USB_GetDevSpeed>
 80052a8:	4603      	mov	r3, r0
 80052aa:	461a      	mov	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681c      	ldr	r4, [r3, #0]
 80052b4:	f001 fd9e 	bl	8006df4 <HAL_RCC_GetHCLKFreq>
 80052b8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80052be:	461a      	mov	r2, r3
 80052c0:	4620      	mov	r0, r4
 80052c2:	f006 fc73 	bl	800bbac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f00a ff5f 	bl	801018a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695a      	ldr	r2, [r3, #20]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80052da:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f007 fdf3 	bl	800cecc <USB_ReadInterrupts>
 80052e6:	4603      	mov	r3, r0
 80052e8:	f003 0308 	and.w	r3, r3, #8
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d10a      	bne.n	8005306 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f00a ff3c 	bl	801016e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	695a      	ldr	r2, [r3, #20]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f002 0208 	and.w	r2, r2, #8
 8005304:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4618      	mov	r0, r3
 800530c:	f007 fdde 	bl	800cecc <USB_ReadInterrupts>
 8005310:	4603      	mov	r3, r0
 8005312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005316:	2b80      	cmp	r3, #128	@ 0x80
 8005318:	d123      	bne.n	8005362 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800531a:	6a3b      	ldr	r3, [r7, #32]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005322:	6a3b      	ldr	r3, [r7, #32]
 8005324:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005326:	2301      	movs	r3, #1
 8005328:	627b      	str	r3, [r7, #36]	@ 0x24
 800532a:	e014      	b.n	8005356 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005330:	4613      	mov	r3, r2
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	4413      	add	r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	440b      	add	r3, r1
 800533a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	2b01      	cmp	r3, #1
 8005342:	d105      	bne.n	8005350 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005346:	b2db      	uxtb	r3, r3
 8005348:	4619      	mov	r1, r3
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 fb0a 	bl	8005964 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005352:	3301      	adds	r3, #1
 8005354:	627b      	str	r3, [r7, #36]	@ 0x24
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	791b      	ldrb	r3, [r3, #4]
 800535a:	461a      	mov	r2, r3
 800535c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535e:	4293      	cmp	r3, r2
 8005360:	d3e4      	bcc.n	800532c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4618      	mov	r0, r3
 8005368:	f007 fdb0 	bl	800cecc <USB_ReadInterrupts>
 800536c:	4603      	mov	r3, r0
 800536e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005372:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005376:	d13c      	bne.n	80053f2 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005378:	2301      	movs	r3, #1
 800537a:	627b      	str	r3, [r7, #36]	@ 0x24
 800537c:	e02b      	b.n	80053d6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800537e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005380:	015a      	lsls	r2, r3, #5
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	4413      	add	r3, r2
 8005386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005392:	4613      	mov	r3, r2
 8005394:	00db      	lsls	r3, r3, #3
 8005396:	4413      	add	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	440b      	add	r3, r1
 800539c:	3318      	adds	r3, #24
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d115      	bne.n	80053d0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80053a4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	da12      	bge.n	80053d0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80053aa:	6879      	ldr	r1, [r7, #4]
 80053ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053ae:	4613      	mov	r3, r2
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	4413      	add	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	440b      	add	r3, r1
 80053b8:	3317      	adds	r3, #23
 80053ba:	2201      	movs	r2, #1
 80053bc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80053be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	4619      	mov	r1, r3
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 faca 	bl	8005964 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80053d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d2:	3301      	adds	r3, #1
 80053d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	791b      	ldrb	r3, [r3, #4]
 80053da:	461a      	mov	r2, r3
 80053dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053de:	4293      	cmp	r3, r2
 80053e0:	d3cd      	bcc.n	800537e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	695a      	ldr	r2, [r3, #20]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80053f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f007 fd68 	bl	800cecc <USB_ReadInterrupts>
 80053fc:	4603      	mov	r3, r0
 80053fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005402:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005406:	d156      	bne.n	80054b6 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005408:	2301      	movs	r3, #1
 800540a:	627b      	str	r3, [r7, #36]	@ 0x24
 800540c:	e045      	b.n	800549a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800540e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005410:	015a      	lsls	r2, r3, #5
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	4413      	add	r3, r2
 8005416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005422:	4613      	mov	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	4413      	add	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d12e      	bne.n	8005494 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005436:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005438:	2b00      	cmp	r3, #0
 800543a:	da2b      	bge.n	8005494 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	0c1a      	lsrs	r2, r3, #16
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005446:	4053      	eors	r3, r2
 8005448:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800544c:	2b00      	cmp	r3, #0
 800544e:	d121      	bne.n	8005494 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005450:	6879      	ldr	r1, [r7, #4]
 8005452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005454:	4613      	mov	r3, r2
 8005456:	00db      	lsls	r3, r3, #3
 8005458:	4413      	add	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	440b      	add	r3, r1
 800545e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005462:	2201      	movs	r2, #1
 8005464:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005472:	6a3b      	ldr	r3, [r7, #32]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10a      	bne.n	8005494 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	69fa      	ldr	r2, [r7, #28]
 8005488:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800548c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005490:	6053      	str	r3, [r2, #4]
            break;
 8005492:	e008      	b.n	80054a6 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005496:	3301      	adds	r3, #1
 8005498:	627b      	str	r3, [r7, #36]	@ 0x24
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	791b      	ldrb	r3, [r3, #4]
 800549e:	461a      	mov	r2, r3
 80054a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d3b3      	bcc.n	800540e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	695a      	ldr	r2, [r3, #20]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80054b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f007 fd06 	bl	800cecc <USB_ReadInterrupts>
 80054c0:	4603      	mov	r3, r0
 80054c2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80054c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054ca:	d10a      	bne.n	80054e2 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f00a fedd 	bl	801028c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695a      	ldr	r2, [r3, #20]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80054e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f007 fcf0 	bl	800cecc <USB_ReadInterrupts>
 80054ec:	4603      	mov	r3, r0
 80054ee:	f003 0304 	and.w	r3, r3, #4
 80054f2:	2b04      	cmp	r3, #4
 80054f4:	d115      	bne.n	8005522 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	f003 0304 	and.w	r3, r3, #4
 8005504:	2b00      	cmp	r3, #0
 8005506:	d002      	beq.n	800550e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f00a fecd 	bl	80102a8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6859      	ldr	r1, [r3, #4]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	430a      	orrs	r2, r1
 800551c:	605a      	str	r2, [r3, #4]
 800551e:	e000      	b.n	8005522 <HAL_PCD_IRQHandler+0x996>
      return;
 8005520:	bf00      	nop
    }
  }
}
 8005522:	3734      	adds	r7, #52	@ 0x34
 8005524:	46bd      	mov	sp, r7
 8005526:	bd90      	pop	{r4, r7, pc}

08005528 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	460b      	mov	r3, r1
 8005532:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800553a:	2b01      	cmp	r3, #1
 800553c:	d101      	bne.n	8005542 <HAL_PCD_SetAddress+0x1a>
 800553e:	2302      	movs	r3, #2
 8005540:	e012      	b.n	8005568 <HAL_PCD_SetAddress+0x40>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2201      	movs	r2, #1
 8005546:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	78fa      	ldrb	r2, [r7, #3]
 800554e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	78fa      	ldrb	r2, [r7, #3]
 8005556:	4611      	mov	r1, r2
 8005558:	4618      	mov	r0, r3
 800555a:	f007 fc4f 	bl	800cdfc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3708      	adds	r7, #8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	4608      	mov	r0, r1
 800557a:	4611      	mov	r1, r2
 800557c:	461a      	mov	r2, r3
 800557e:	4603      	mov	r3, r0
 8005580:	70fb      	strb	r3, [r7, #3]
 8005582:	460b      	mov	r3, r1
 8005584:	803b      	strh	r3, [r7, #0]
 8005586:	4613      	mov	r3, r2
 8005588:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800558a:	2300      	movs	r3, #0
 800558c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800558e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005592:	2b00      	cmp	r3, #0
 8005594:	da0f      	bge.n	80055b6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005596:	78fb      	ldrb	r3, [r7, #3]
 8005598:	f003 020f 	and.w	r2, r3, #15
 800559c:	4613      	mov	r3, r2
 800559e:	00db      	lsls	r3, r3, #3
 80055a0:	4413      	add	r3, r2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	3310      	adds	r3, #16
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	4413      	add	r3, r2
 80055aa:	3304      	adds	r3, #4
 80055ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2201      	movs	r2, #1
 80055b2:	705a      	strb	r2, [r3, #1]
 80055b4:	e00f      	b.n	80055d6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055b6:	78fb      	ldrb	r3, [r7, #3]
 80055b8:	f003 020f 	and.w	r2, r3, #15
 80055bc:	4613      	mov	r3, r2
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	4413      	add	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	4413      	add	r3, r2
 80055cc:	3304      	adds	r3, #4
 80055ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80055d6:	78fb      	ldrb	r3, [r7, #3]
 80055d8:	f003 030f 	and.w	r3, r3, #15
 80055dc:	b2da      	uxtb	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80055e2:	883b      	ldrh	r3, [r7, #0]
 80055e4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	78ba      	ldrb	r2, [r7, #2]
 80055f0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	785b      	ldrb	r3, [r3, #1]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d004      	beq.n	8005604 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	461a      	mov	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005604:	78bb      	ldrb	r3, [r7, #2]
 8005606:	2b02      	cmp	r3, #2
 8005608:	d102      	bne.n	8005610 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005616:	2b01      	cmp	r3, #1
 8005618:	d101      	bne.n	800561e <HAL_PCD_EP_Open+0xae>
 800561a:	2302      	movs	r3, #2
 800561c:	e00e      	b.n	800563c <HAL_PCD_EP_Open+0xcc>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68f9      	ldr	r1, [r7, #12]
 800562c:	4618      	mov	r0, r3
 800562e:	f006 fdc9 	bl	800c1c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800563a:	7afb      	ldrb	r3, [r7, #11]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	460b      	mov	r3, r1
 800564e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005650:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005654:	2b00      	cmp	r3, #0
 8005656:	da0f      	bge.n	8005678 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005658:	78fb      	ldrb	r3, [r7, #3]
 800565a:	f003 020f 	and.w	r2, r3, #15
 800565e:	4613      	mov	r3, r2
 8005660:	00db      	lsls	r3, r3, #3
 8005662:	4413      	add	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	3310      	adds	r3, #16
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	4413      	add	r3, r2
 800566c:	3304      	adds	r3, #4
 800566e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2201      	movs	r2, #1
 8005674:	705a      	strb	r2, [r3, #1]
 8005676:	e00f      	b.n	8005698 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005678:	78fb      	ldrb	r3, [r7, #3]
 800567a:	f003 020f 	and.w	r2, r3, #15
 800567e:	4613      	mov	r3, r2
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	4413      	add	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	4413      	add	r3, r2
 800568e:	3304      	adds	r3, #4
 8005690:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005698:	78fb      	ldrb	r3, [r7, #3]
 800569a:	f003 030f 	and.w	r3, r3, #15
 800569e:	b2da      	uxtb	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d101      	bne.n	80056b2 <HAL_PCD_EP_Close+0x6e>
 80056ae:	2302      	movs	r3, #2
 80056b0:	e00e      	b.n	80056d0 <HAL_PCD_EP_Close+0x8c>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68f9      	ldr	r1, [r7, #12]
 80056c0:	4618      	mov	r0, r3
 80056c2:	f006 fe07 	bl	800c2d4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3710      	adds	r7, #16
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	607a      	str	r2, [r7, #4]
 80056e2:	603b      	str	r3, [r7, #0]
 80056e4:	460b      	mov	r3, r1
 80056e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056e8:	7afb      	ldrb	r3, [r7, #11]
 80056ea:	f003 020f 	and.w	r2, r3, #15
 80056ee:	4613      	mov	r3, r2
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	4413      	add	r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4413      	add	r3, r2
 80056fe:	3304      	adds	r3, #4
 8005700:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2200      	movs	r2, #0
 8005712:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2200      	movs	r2, #0
 8005718:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800571a:	7afb      	ldrb	r3, [r7, #11]
 800571c:	f003 030f 	and.w	r3, r3, #15
 8005720:	b2da      	uxtb	r2, r3
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	799b      	ldrb	r3, [r3, #6]
 800572a:	2b01      	cmp	r3, #1
 800572c:	d102      	bne.n	8005734 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6818      	ldr	r0, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	799b      	ldrb	r3, [r3, #6]
 800573c:	461a      	mov	r2, r3
 800573e:	6979      	ldr	r1, [r7, #20]
 8005740:	f006 fea4 	bl	800c48c <USB_EPStartXfer>

  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3718      	adds	r7, #24
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800574e:	b480      	push	{r7}
 8005750:	b083      	sub	sp, #12
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
 8005756:	460b      	mov	r3, r1
 8005758:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800575a:	78fb      	ldrb	r3, [r7, #3]
 800575c:	f003 020f 	and.w	r2, r3, #15
 8005760:	6879      	ldr	r1, [r7, #4]
 8005762:	4613      	mov	r3, r2
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	4413      	add	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	440b      	add	r3, r1
 800576c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005770:	681b      	ldr	r3, [r3, #0]
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b086      	sub	sp, #24
 8005782:	af00      	add	r7, sp, #0
 8005784:	60f8      	str	r0, [r7, #12]
 8005786:	607a      	str	r2, [r7, #4]
 8005788:	603b      	str	r3, [r7, #0]
 800578a:	460b      	mov	r3, r1
 800578c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800578e:	7afb      	ldrb	r3, [r7, #11]
 8005790:	f003 020f 	and.w	r2, r3, #15
 8005794:	4613      	mov	r3, r2
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	4413      	add	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	3310      	adds	r3, #16
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	4413      	add	r3, r2
 80057a2:	3304      	adds	r3, #4
 80057a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	683a      	ldr	r2, [r7, #0]
 80057b0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	2200      	movs	r2, #0
 80057b6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	2201      	movs	r2, #1
 80057bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80057be:	7afb      	ldrb	r3, [r7, #11]
 80057c0:	f003 030f 	and.w	r3, r3, #15
 80057c4:	b2da      	uxtb	r2, r3
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	799b      	ldrb	r3, [r3, #6]
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d102      	bne.n	80057d8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6818      	ldr	r0, [r3, #0]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	799b      	ldrb	r3, [r3, #6]
 80057e0:	461a      	mov	r2, r3
 80057e2:	6979      	ldr	r1, [r7, #20]
 80057e4:	f006 fe52 	bl	800c48c <USB_EPStartXfer>

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3718      	adds	r7, #24
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
 80057fa:	460b      	mov	r3, r1
 80057fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80057fe:	78fb      	ldrb	r3, [r7, #3]
 8005800:	f003 030f 	and.w	r3, r3, #15
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	7912      	ldrb	r2, [r2, #4]
 8005808:	4293      	cmp	r3, r2
 800580a:	d901      	bls.n	8005810 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e04f      	b.n	80058b0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005810:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005814:	2b00      	cmp	r3, #0
 8005816:	da0f      	bge.n	8005838 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	f003 020f 	and.w	r2, r3, #15
 800581e:	4613      	mov	r3, r2
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	4413      	add	r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	3310      	adds	r3, #16
 8005828:	687a      	ldr	r2, [r7, #4]
 800582a:	4413      	add	r3, r2
 800582c:	3304      	adds	r3, #4
 800582e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2201      	movs	r2, #1
 8005834:	705a      	strb	r2, [r3, #1]
 8005836:	e00d      	b.n	8005854 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005838:	78fa      	ldrb	r2, [r7, #3]
 800583a:	4613      	mov	r3, r2
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4413      	add	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	4413      	add	r3, r2
 800584a:	3304      	adds	r3, #4
 800584c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2200      	movs	r2, #0
 8005852:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2201      	movs	r2, #1
 8005858:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800585a:	78fb      	ldrb	r3, [r7, #3]
 800585c:	f003 030f 	and.w	r3, r3, #15
 8005860:	b2da      	uxtb	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800586c:	2b01      	cmp	r3, #1
 800586e:	d101      	bne.n	8005874 <HAL_PCD_EP_SetStall+0x82>
 8005870:	2302      	movs	r3, #2
 8005872:	e01d      	b.n	80058b0 <HAL_PCD_EP_SetStall+0xbe>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68f9      	ldr	r1, [r7, #12]
 8005882:	4618      	mov	r0, r3
 8005884:	f007 f9e6 	bl	800cc54 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005888:	78fb      	ldrb	r3, [r7, #3]
 800588a:	f003 030f 	and.w	r3, r3, #15
 800588e:	2b00      	cmp	r3, #0
 8005890:	d109      	bne.n	80058a6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	7999      	ldrb	r1, [r3, #6]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80058a0:	461a      	mov	r2, r3
 80058a2:	f007 fbd9 	bl	800d058 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	460b      	mov	r3, r1
 80058c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80058c4:	78fb      	ldrb	r3, [r7, #3]
 80058c6:	f003 030f 	and.w	r3, r3, #15
 80058ca:	687a      	ldr	r2, [r7, #4]
 80058cc:	7912      	ldrb	r2, [r2, #4]
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d901      	bls.n	80058d6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e042      	b.n	800595c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80058d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	da0f      	bge.n	80058fe <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80058de:	78fb      	ldrb	r3, [r7, #3]
 80058e0:	f003 020f 	and.w	r2, r3, #15
 80058e4:	4613      	mov	r3, r2
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4413      	add	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	3310      	adds	r3, #16
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	4413      	add	r3, r2
 80058f2:	3304      	adds	r3, #4
 80058f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	705a      	strb	r2, [r3, #1]
 80058fc:	e00f      	b.n	800591e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80058fe:	78fb      	ldrb	r3, [r7, #3]
 8005900:	f003 020f 	and.w	r2, r3, #15
 8005904:	4613      	mov	r3, r2
 8005906:	00db      	lsls	r3, r3, #3
 8005908:	4413      	add	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	4413      	add	r3, r2
 8005914:	3304      	adds	r3, #4
 8005916:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2200      	movs	r2, #0
 8005922:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005924:	78fb      	ldrb	r3, [r7, #3]
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	b2da      	uxtb	r2, r3
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005936:	2b01      	cmp	r3, #1
 8005938:	d101      	bne.n	800593e <HAL_PCD_EP_ClrStall+0x86>
 800593a:	2302      	movs	r3, #2
 800593c:	e00e      	b.n	800595c <HAL_PCD_EP_ClrStall+0xa4>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68f9      	ldr	r1, [r7, #12]
 800594c:	4618      	mov	r0, r3
 800594e:	f007 f9ef 	bl	800cd30 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3710      	adds	r7, #16
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	460b      	mov	r3, r1
 800596e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005970:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005974:	2b00      	cmp	r3, #0
 8005976:	da0c      	bge.n	8005992 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005978:	78fb      	ldrb	r3, [r7, #3]
 800597a:	f003 020f 	and.w	r2, r3, #15
 800597e:	4613      	mov	r3, r2
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	4413      	add	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	3310      	adds	r3, #16
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	4413      	add	r3, r2
 800598c:	3304      	adds	r3, #4
 800598e:	60fb      	str	r3, [r7, #12]
 8005990:	e00c      	b.n	80059ac <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005992:	78fb      	ldrb	r3, [r7, #3]
 8005994:	f003 020f 	and.w	r2, r3, #15
 8005998:	4613      	mov	r3, r2
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	4413      	add	r3, r2
 80059a8:	3304      	adds	r3, #4
 80059aa:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68f9      	ldr	r1, [r7, #12]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f007 f80e 	bl	800c9d4 <USB_EPStopXfer>
 80059b8:	4603      	mov	r3, r0
 80059ba:	72fb      	strb	r3, [r7, #11]

  return ret;
 80059bc:	7afb      	ldrb	r3, [r7, #11]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80059c6:	b580      	push	{r7, lr}
 80059c8:	b08a      	sub	sp, #40	@ 0x28
 80059ca:	af02      	add	r7, sp, #8
 80059cc:	6078      	str	r0, [r7, #4]
 80059ce:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	4613      	mov	r3, r2
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	3310      	adds	r3, #16
 80059e6:	687a      	ldr	r2, [r7, #4]
 80059e8:	4413      	add	r3, r2
 80059ea:	3304      	adds	r3, #4
 80059ec:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	695a      	ldr	r2, [r3, #20]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d901      	bls.n	80059fe <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e06b      	b.n	8005ad6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	691a      	ldr	r2, [r3, #16]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	69fa      	ldr	r2, [r7, #28]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d902      	bls.n	8005a1a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	3303      	adds	r3, #3
 8005a1e:	089b      	lsrs	r3, r3, #2
 8005a20:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005a22:	e02a      	b.n	8005a7a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	691a      	ldr	r2, [r3, #16]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	69fa      	ldr	r2, [r7, #28]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d902      	bls.n	8005a40 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	3303      	adds	r3, #3
 8005a44:	089b      	lsrs	r3, r3, #2
 8005a46:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	68d9      	ldr	r1, [r3, #12]
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	b2da      	uxtb	r2, r3
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	6978      	ldr	r0, [r7, #20]
 8005a5e:	f007 f863 	bl	800cb28 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	441a      	add	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	695a      	ldr	r2, [r3, #20]
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	441a      	add	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	015a      	lsls	r2, r3, #5
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	4413      	add	r3, r2
 8005a82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005a8a:	69ba      	ldr	r2, [r7, #24]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d809      	bhi.n	8005aa4 <PCD_WriteEmptyTxFifo+0xde>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	695a      	ldr	r2, [r3, #20]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d203      	bcs.n	8005aa4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d1bf      	bne.n	8005a24 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	691a      	ldr	r2, [r3, #16]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d811      	bhi.n	8005ad4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	f003 030f 	and.w	r3, r3, #15
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8005abc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ac4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	43db      	mvns	r3, r3
 8005aca:	6939      	ldr	r1, [r7, #16]
 8005acc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3720      	adds	r7, #32
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
	...

08005ae0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b088      	sub	sp, #32
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	333c      	adds	r3, #60	@ 0x3c
 8005af8:	3304      	adds	r3, #4
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	015a      	lsls	r2, r3, #5
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	4413      	add	r3, r2
 8005b06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	799b      	ldrb	r3, [r3, #6]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d17b      	bne.n	8005c0e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	f003 0308 	and.w	r3, r3, #8
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d015      	beq.n	8005b4c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	4a61      	ldr	r2, [pc, #388]	@ (8005ca8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	f240 80b9 	bls.w	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 80b3 	beq.w	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	015a      	lsls	r2, r3, #5
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b42:	461a      	mov	r2, r3
 8005b44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b48:	6093      	str	r3, [r2, #8]
 8005b4a:	e0a7      	b.n	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	f003 0320 	and.w	r3, r3, #32
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d009      	beq.n	8005b6a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	015a      	lsls	r2, r3, #5
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b62:	461a      	mov	r2, r3
 8005b64:	2320      	movs	r3, #32
 8005b66:	6093      	str	r3, [r2, #8]
 8005b68:	e098      	b.n	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	f040 8093 	bne.w	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	4a4b      	ldr	r2, [pc, #300]	@ (8005ca8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d90f      	bls.n	8005b9e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00a      	beq.n	8005b9e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	015a      	lsls	r2, r3, #5
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	4413      	add	r3, r2
 8005b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b94:	461a      	mov	r2, r3
 8005b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b9a:	6093      	str	r3, [r2, #8]
 8005b9c:	e07e      	b.n	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	00db      	lsls	r3, r3, #3
 8005ba4:	4413      	add	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	4413      	add	r3, r2
 8005bb0:	3304      	adds	r3, #4
 8005bb2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a1a      	ldr	r2, [r3, #32]
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	0159      	lsls	r1, r3, #5
 8005bbc:	69bb      	ldr	r3, [r7, #24]
 8005bbe:	440b      	add	r3, r1
 8005bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bca:	1ad2      	subs	r2, r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d114      	bne.n	8005c00 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d109      	bne.n	8005bf2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6818      	ldr	r0, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005be8:	461a      	mov	r2, r3
 8005bea:	2101      	movs	r1, #1
 8005bec:	f007 fa34 	bl	800d058 <USB_EP0_OutStart>
 8005bf0:	e006      	b.n	8005c00 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	441a      	add	r2, r3
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	4619      	mov	r1, r3
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f00a fa7c 	bl	8010104 <HAL_PCD_DataOutStageCallback>
 8005c0c:	e046      	b.n	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	4a26      	ldr	r2, [pc, #152]	@ (8005cac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d124      	bne.n	8005c60 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00a      	beq.n	8005c36 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c32:	6093      	str	r3, [r2, #8]
 8005c34:	e032      	b.n	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	f003 0320 	and.w	r3, r3, #32
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	015a      	lsls	r2, r3, #5
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	2320      	movs	r3, #32
 8005c50:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	4619      	mov	r1, r3
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f00a fa53 	bl	8010104 <HAL_PCD_DataOutStageCallback>
 8005c5e:	e01d      	b.n	8005c9c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d114      	bne.n	8005c90 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	00db      	lsls	r3, r3, #3
 8005c6e:	4413      	add	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	440b      	add	r3, r1
 8005c74:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d108      	bne.n	8005c90 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6818      	ldr	r0, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c88:	461a      	mov	r2, r3
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	f007 f9e4 	bl	800d058 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	4619      	mov	r1, r3
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f00a fa34 	bl	8010104 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3720      	adds	r7, #32
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	4f54300a 	.word	0x4f54300a
 8005cac:	4f54310a 	.word	0x4f54310a

08005cb0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	333c      	adds	r3, #60	@ 0x3c
 8005cc8:	3304      	adds	r3, #4
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	015a      	lsls	r2, r3, #5
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	4a15      	ldr	r2, [pc, #84]	@ (8005d38 <PCD_EP_OutSetupPacket_int+0x88>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d90e      	bls.n	8005d04 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d009      	beq.n	8005d04 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	015a      	lsls	r2, r3, #5
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d02:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f00a f9eb 	bl	80100e0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8005d38 <PCD_EP_OutSetupPacket_int+0x88>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d90c      	bls.n	8005d2c <PCD_EP_OutSetupPacket_int+0x7c>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	799b      	ldrb	r3, [r3, #6]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d108      	bne.n	8005d2c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6818      	ldr	r0, [r3, #0]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d24:	461a      	mov	r2, r3
 8005d26:	2101      	movs	r1, #1
 8005d28:	f007 f996 	bl	800d058 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3718      	adds	r7, #24
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	4f54300a 	.word	0x4f54300a

08005d3c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	460b      	mov	r3, r1
 8005d46:	70fb      	strb	r3, [r7, #3]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d52:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005d54:	78fb      	ldrb	r3, [r7, #3]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d107      	bne.n	8005d6a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005d5a:	883b      	ldrh	r3, [r7, #0]
 8005d5c:	0419      	lsls	r1, r3, #16
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d68:	e028      	b.n	8005dbc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d70:	0c1b      	lsrs	r3, r3, #16
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	4413      	add	r3, r2
 8005d76:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005d78:	2300      	movs	r3, #0
 8005d7a:	73fb      	strb	r3, [r7, #15]
 8005d7c:	e00d      	b.n	8005d9a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	7bfb      	ldrb	r3, [r7, #15]
 8005d84:	3340      	adds	r3, #64	@ 0x40
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	4413      	add	r3, r2
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	0c1b      	lsrs	r3, r3, #16
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	4413      	add	r3, r2
 8005d92:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	3301      	adds	r3, #1
 8005d98:	73fb      	strb	r3, [r7, #15]
 8005d9a:	7bfa      	ldrb	r2, [r7, #15]
 8005d9c:	78fb      	ldrb	r3, [r7, #3]
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d3ec      	bcc.n	8005d7e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005da4:	883b      	ldrh	r3, [r7, #0]
 8005da6:	0418      	lsls	r0, r3, #16
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6819      	ldr	r1, [r3, #0]
 8005dac:	78fb      	ldrb	r3, [r7, #3]
 8005dae:	3b01      	subs	r3, #1
 8005db0:	68ba      	ldr	r2, [r7, #8]
 8005db2:	4302      	orrs	r2, r0
 8005db4:	3340      	adds	r3, #64	@ 0x40
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	440b      	add	r3, r1
 8005dba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b083      	sub	sp, #12
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	887a      	ldrh	r2, [r7, #2]
 8005ddc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b085      	sub	sp, #20
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	699b      	ldr	r3, [r3, #24]
 8005e0e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e1a:	4b05      	ldr	r3, [pc, #20]	@ (8005e30 <HAL_PCDEx_ActivateLPM+0x44>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3714      	adds	r7, #20
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr
 8005e30:	10000003 	.word	0x10000003

08005e34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	460b      	mov	r3, r1
 8005e3e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005e54:	4b19      	ldr	r3, [pc, #100]	@ (8005ebc <HAL_PWREx_ConfigSupply+0x70>)
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f003 0304 	and.w	r3, r3, #4
 8005e5c:	2b04      	cmp	r3, #4
 8005e5e:	d00a      	beq.n	8005e76 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005e60:	4b16      	ldr	r3, [pc, #88]	@ (8005ebc <HAL_PWREx_ConfigSupply+0x70>)
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f003 0307 	and.w	r3, r3, #7
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d001      	beq.n	8005e72 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e01f      	b.n	8005eb2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005e72:	2300      	movs	r3, #0
 8005e74:	e01d      	b.n	8005eb2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005e76:	4b11      	ldr	r3, [pc, #68]	@ (8005ebc <HAL_PWREx_ConfigSupply+0x70>)
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	f023 0207 	bic.w	r2, r3, #7
 8005e7e:	490f      	ldr	r1, [pc, #60]	@ (8005ebc <HAL_PWREx_ConfigSupply+0x70>)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005e86:	f7fa fc9f 	bl	80007c8 <HAL_GetTick>
 8005e8a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005e8c:	e009      	b.n	8005ea2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005e8e:	f7fa fc9b 	bl	80007c8 <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e9c:	d901      	bls.n	8005ea2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e007      	b.n	8005eb2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005ea2:	4b06      	ldr	r3, [pc, #24]	@ (8005ebc <HAL_PWREx_ConfigSupply+0x70>)
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eae:	d1ee      	bne.n	8005e8e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	58024800 	.word	0x58024800

08005ec0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005ec4:	4b05      	ldr	r3, [pc, #20]	@ (8005edc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	4a04      	ldr	r2, [pc, #16]	@ (8005edc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005eca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ece:	60d3      	str	r3, [r2, #12]
}
 8005ed0:	bf00      	nop
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	58024800 	.word	0x58024800

08005ee0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b08c      	sub	sp, #48	@ 0x30
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d102      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	f000 bc48 	b.w	8006784 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 8088 	beq.w	8006012 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f02:	4b99      	ldr	r3, [pc, #612]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005f0c:	4b96      	ldr	r3, [pc, #600]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f10:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f14:	2b10      	cmp	r3, #16
 8005f16:	d007      	beq.n	8005f28 <HAL_RCC_OscConfig+0x48>
 8005f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1a:	2b18      	cmp	r3, #24
 8005f1c:	d111      	bne.n	8005f42 <HAL_RCC_OscConfig+0x62>
 8005f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f20:	f003 0303 	and.w	r3, r3, #3
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d10c      	bne.n	8005f42 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f28:	4b8f      	ldr	r3, [pc, #572]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d06d      	beq.n	8006010 <HAL_RCC_OscConfig+0x130>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d169      	bne.n	8006010 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	f000 bc21 	b.w	8006784 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f4a:	d106      	bne.n	8005f5a <HAL_RCC_OscConfig+0x7a>
 8005f4c:	4b86      	ldr	r3, [pc, #536]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a85      	ldr	r2, [pc, #532]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f56:	6013      	str	r3, [r2, #0]
 8005f58:	e02e      	b.n	8005fb8 <HAL_RCC_OscConfig+0xd8>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10c      	bne.n	8005f7c <HAL_RCC_OscConfig+0x9c>
 8005f62:	4b81      	ldr	r3, [pc, #516]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a80      	ldr	r2, [pc, #512]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f6c:	6013      	str	r3, [r2, #0]
 8005f6e:	4b7e      	ldr	r3, [pc, #504]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a7d      	ldr	r2, [pc, #500]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f78:	6013      	str	r3, [r2, #0]
 8005f7a:	e01d      	b.n	8005fb8 <HAL_RCC_OscConfig+0xd8>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f84:	d10c      	bne.n	8005fa0 <HAL_RCC_OscConfig+0xc0>
 8005f86:	4b78      	ldr	r3, [pc, #480]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a77      	ldr	r2, [pc, #476]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f90:	6013      	str	r3, [r2, #0]
 8005f92:	4b75      	ldr	r3, [pc, #468]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a74      	ldr	r2, [pc, #464]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f9c:	6013      	str	r3, [r2, #0]
 8005f9e:	e00b      	b.n	8005fb8 <HAL_RCC_OscConfig+0xd8>
 8005fa0:	4b71      	ldr	r3, [pc, #452]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a70      	ldr	r2, [pc, #448]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005fa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005faa:	6013      	str	r3, [r2, #0]
 8005fac:	4b6e      	ldr	r3, [pc, #440]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a6d      	ldr	r2, [pc, #436]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005fb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005fb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d013      	beq.n	8005fe8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fc0:	f7fa fc02 	bl	80007c8 <HAL_GetTick>
 8005fc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005fc6:	e008      	b.n	8005fda <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fc8:	f7fa fbfe 	bl	80007c8 <HAL_GetTick>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd0:	1ad3      	subs	r3, r2, r3
 8005fd2:	2b64      	cmp	r3, #100	@ 0x64
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e3d4      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005fda:	4b63      	ldr	r3, [pc, #396]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0f0      	beq.n	8005fc8 <HAL_RCC_OscConfig+0xe8>
 8005fe6:	e014      	b.n	8006012 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe8:	f7fa fbee 	bl	80007c8 <HAL_GetTick>
 8005fec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005fee:	e008      	b.n	8006002 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ff0:	f7fa fbea 	bl	80007c8 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	2b64      	cmp	r3, #100	@ 0x64
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e3c0      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006002:	4b59      	ldr	r3, [pc, #356]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1f0      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x110>
 800600e:	e000      	b.n	8006012 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006010:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0302 	and.w	r3, r3, #2
 800601a:	2b00      	cmp	r3, #0
 800601c:	f000 80ca 	beq.w	80061b4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006020:	4b51      	ldr	r3, [pc, #324]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006028:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800602a:	4b4f      	ldr	r3, [pc, #316]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 800602c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006030:	6a3b      	ldr	r3, [r7, #32]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d007      	beq.n	8006046 <HAL_RCC_OscConfig+0x166>
 8006036:	6a3b      	ldr	r3, [r7, #32]
 8006038:	2b18      	cmp	r3, #24
 800603a:	d156      	bne.n	80060ea <HAL_RCC_OscConfig+0x20a>
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	f003 0303 	and.w	r3, r3, #3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d151      	bne.n	80060ea <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006046:	4b48      	ldr	r3, [pc, #288]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0304 	and.w	r3, r3, #4
 800604e:	2b00      	cmp	r3, #0
 8006050:	d005      	beq.n	800605e <HAL_RCC_OscConfig+0x17e>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e392      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800605e:	4b42      	ldr	r3, [pc, #264]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f023 0219 	bic.w	r2, r3, #25
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	493f      	ldr	r1, [pc, #252]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 800606c:	4313      	orrs	r3, r2
 800606e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006070:	f7fa fbaa 	bl	80007c8 <HAL_GetTick>
 8006074:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006078:	f7fa fba6 	bl	80007c8 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b02      	cmp	r3, #2
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e37c      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800608a:	4b37      	ldr	r3, [pc, #220]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0304 	and.w	r3, r3, #4
 8006092:	2b00      	cmp	r3, #0
 8006094:	d0f0      	beq.n	8006078 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006096:	f7fa fbc7 	bl	8000828 <HAL_GetREVID>
 800609a:	4603      	mov	r3, r0
 800609c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d817      	bhi.n	80060d4 <HAL_RCC_OscConfig+0x1f4>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	2b40      	cmp	r3, #64	@ 0x40
 80060aa:	d108      	bne.n	80060be <HAL_RCC_OscConfig+0x1de>
 80060ac:	4b2e      	ldr	r3, [pc, #184]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80060b4:	4a2c      	ldr	r2, [pc, #176]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 80060b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060ba:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060bc:	e07a      	b.n	80061b4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060be:	4b2a      	ldr	r3, [pc, #168]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	031b      	lsls	r3, r3, #12
 80060cc:	4926      	ldr	r1, [pc, #152]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 80060ce:	4313      	orrs	r3, r2
 80060d0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060d2:	e06f      	b.n	80061b4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060d4:	4b24      	ldr	r3, [pc, #144]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	061b      	lsls	r3, r3, #24
 80060e2:	4921      	ldr	r1, [pc, #132]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060e8:	e064      	b.n	80061b4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d047      	beq.n	8006182 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80060f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f023 0219 	bic.w	r2, r3, #25
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	491a      	ldr	r1, [pc, #104]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006100:	4313      	orrs	r3, r2
 8006102:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fa fb60 	bl	80007c8 <HAL_GetTick>
 8006108:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800610c:	f7fa fb5c 	bl	80007c8 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e332      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800611e:	4b12      	ldr	r3, [pc, #72]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0304 	and.w	r3, r3, #4
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0f0      	beq.n	800610c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800612a:	f7fa fb7d 	bl	8000828 <HAL_GetREVID>
 800612e:	4603      	mov	r3, r0
 8006130:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006134:	4293      	cmp	r3, r2
 8006136:	d819      	bhi.n	800616c <HAL_RCC_OscConfig+0x28c>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	2b40      	cmp	r3, #64	@ 0x40
 800613e:	d108      	bne.n	8006152 <HAL_RCC_OscConfig+0x272>
 8006140:	4b09      	ldr	r3, [pc, #36]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006148:	4a07      	ldr	r2, [pc, #28]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 800614a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800614e:	6053      	str	r3, [r2, #4]
 8006150:	e030      	b.n	80061b4 <HAL_RCC_OscConfig+0x2d4>
 8006152:	4b05      	ldr	r3, [pc, #20]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	031b      	lsls	r3, r3, #12
 8006160:	4901      	ldr	r1, [pc, #4]	@ (8006168 <HAL_RCC_OscConfig+0x288>)
 8006162:	4313      	orrs	r3, r2
 8006164:	604b      	str	r3, [r1, #4]
 8006166:	e025      	b.n	80061b4 <HAL_RCC_OscConfig+0x2d4>
 8006168:	58024400 	.word	0x58024400
 800616c:	4b9a      	ldr	r3, [pc, #616]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	691b      	ldr	r3, [r3, #16]
 8006178:	061b      	lsls	r3, r3, #24
 800617a:	4997      	ldr	r1, [pc, #604]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800617c:	4313      	orrs	r3, r2
 800617e:	604b      	str	r3, [r1, #4]
 8006180:	e018      	b.n	80061b4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006182:	4b95      	ldr	r3, [pc, #596]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a94      	ldr	r2, [pc, #592]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006188:	f023 0301 	bic.w	r3, r3, #1
 800618c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800618e:	f7fa fb1b 	bl	80007c8 <HAL_GetTick>
 8006192:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006194:	e008      	b.n	80061a8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006196:	f7fa fb17 	bl	80007c8 <HAL_GetTick>
 800619a:	4602      	mov	r2, r0
 800619c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	2b02      	cmp	r3, #2
 80061a2:	d901      	bls.n	80061a8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80061a4:	2303      	movs	r3, #3
 80061a6:	e2ed      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80061a8:	4b8b      	ldr	r3, [pc, #556]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0304 	and.w	r3, r3, #4
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1f0      	bne.n	8006196 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0310 	and.w	r3, r3, #16
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 80a9 	beq.w	8006314 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061c2:	4b85      	ldr	r3, [pc, #532]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061ca:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80061cc:	4b82      	ldr	r3, [pc, #520]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80061ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	2b08      	cmp	r3, #8
 80061d6:	d007      	beq.n	80061e8 <HAL_RCC_OscConfig+0x308>
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	2b18      	cmp	r3, #24
 80061dc:	d13a      	bne.n	8006254 <HAL_RCC_OscConfig+0x374>
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f003 0303 	and.w	r3, r3, #3
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d135      	bne.n	8006254 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80061e8:	4b7b      	ldr	r3, [pc, #492]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d005      	beq.n	8006200 <HAL_RCC_OscConfig+0x320>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	2b80      	cmp	r3, #128	@ 0x80
 80061fa:	d001      	beq.n	8006200 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e2c1      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006200:	f7fa fb12 	bl	8000828 <HAL_GetREVID>
 8006204:	4603      	mov	r3, r0
 8006206:	f241 0203 	movw	r2, #4099	@ 0x1003
 800620a:	4293      	cmp	r3, r2
 800620c:	d817      	bhi.n	800623e <HAL_RCC_OscConfig+0x35e>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a1b      	ldr	r3, [r3, #32]
 8006212:	2b20      	cmp	r3, #32
 8006214:	d108      	bne.n	8006228 <HAL_RCC_OscConfig+0x348>
 8006216:	4b70      	ldr	r3, [pc, #448]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800621e:	4a6e      	ldr	r2, [pc, #440]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006220:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006224:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006226:	e075      	b.n	8006314 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006228:	4b6b      	ldr	r3, [pc, #428]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	069b      	lsls	r3, r3, #26
 8006236:	4968      	ldr	r1, [pc, #416]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006238:	4313      	orrs	r3, r2
 800623a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800623c:	e06a      	b.n	8006314 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800623e:	4b66      	ldr	r3, [pc, #408]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a1b      	ldr	r3, [r3, #32]
 800624a:	061b      	lsls	r3, r3, #24
 800624c:	4962      	ldr	r1, [pc, #392]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800624e:	4313      	orrs	r3, r2
 8006250:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006252:	e05f      	b.n	8006314 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d042      	beq.n	80062e2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800625c:	4b5e      	ldr	r3, [pc, #376]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a5d      	ldr	r2, [pc, #372]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006266:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006268:	f7fa faae 	bl	80007c8 <HAL_GetTick>
 800626c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800626e:	e008      	b.n	8006282 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006270:	f7fa faaa 	bl	80007c8 <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	2b02      	cmp	r3, #2
 800627c:	d901      	bls.n	8006282 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e280      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006282:	4b55      	ldr	r3, [pc, #340]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800628a:	2b00      	cmp	r3, #0
 800628c:	d0f0      	beq.n	8006270 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800628e:	f7fa facb 	bl	8000828 <HAL_GetREVID>
 8006292:	4603      	mov	r3, r0
 8006294:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006298:	4293      	cmp	r3, r2
 800629a:	d817      	bhi.n	80062cc <HAL_RCC_OscConfig+0x3ec>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a1b      	ldr	r3, [r3, #32]
 80062a0:	2b20      	cmp	r3, #32
 80062a2:	d108      	bne.n	80062b6 <HAL_RCC_OscConfig+0x3d6>
 80062a4:	4b4c      	ldr	r3, [pc, #304]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80062ac:	4a4a      	ldr	r2, [pc, #296]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80062b2:	6053      	str	r3, [r2, #4]
 80062b4:	e02e      	b.n	8006314 <HAL_RCC_OscConfig+0x434>
 80062b6:	4b48      	ldr	r3, [pc, #288]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a1b      	ldr	r3, [r3, #32]
 80062c2:	069b      	lsls	r3, r3, #26
 80062c4:	4944      	ldr	r1, [pc, #272]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062c6:	4313      	orrs	r3, r2
 80062c8:	604b      	str	r3, [r1, #4]
 80062ca:	e023      	b.n	8006314 <HAL_RCC_OscConfig+0x434>
 80062cc:	4b42      	ldr	r3, [pc, #264]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6a1b      	ldr	r3, [r3, #32]
 80062d8:	061b      	lsls	r3, r3, #24
 80062da:	493f      	ldr	r1, [pc, #252]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	60cb      	str	r3, [r1, #12]
 80062e0:	e018      	b.n	8006314 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80062e2:	4b3d      	ldr	r3, [pc, #244]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a3c      	ldr	r2, [pc, #240]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80062e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ee:	f7fa fa6b 	bl	80007c8 <HAL_GetTick>
 80062f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80062f4:	e008      	b.n	8006308 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80062f6:	f7fa fa67 	bl	80007c8 <HAL_GetTick>
 80062fa:	4602      	mov	r2, r0
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	2b02      	cmp	r3, #2
 8006302:	d901      	bls.n	8006308 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e23d      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006308:	4b33      	ldr	r3, [pc, #204]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1f0      	bne.n	80062f6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0308 	and.w	r3, r3, #8
 800631c:	2b00      	cmp	r3, #0
 800631e:	d036      	beq.n	800638e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	695b      	ldr	r3, [r3, #20]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d019      	beq.n	800635c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006328:	4b2b      	ldr	r3, [pc, #172]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800632a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800632c:	4a2a      	ldr	r2, [pc, #168]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800632e:	f043 0301 	orr.w	r3, r3, #1
 8006332:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006334:	f7fa fa48 	bl	80007c8 <HAL_GetTick>
 8006338:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800633a:	e008      	b.n	800634e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800633c:	f7fa fa44 	bl	80007c8 <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	2b02      	cmp	r3, #2
 8006348:	d901      	bls.n	800634e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e21a      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800634e:	4b22      	ldr	r3, [pc, #136]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b00      	cmp	r3, #0
 8006358:	d0f0      	beq.n	800633c <HAL_RCC_OscConfig+0x45c>
 800635a:	e018      	b.n	800638e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800635c:	4b1e      	ldr	r3, [pc, #120]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 800635e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006360:	4a1d      	ldr	r2, [pc, #116]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006362:	f023 0301 	bic.w	r3, r3, #1
 8006366:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006368:	f7fa fa2e 	bl	80007c8 <HAL_GetTick>
 800636c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800636e:	e008      	b.n	8006382 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006370:	f7fa fa2a 	bl	80007c8 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b02      	cmp	r3, #2
 800637c:	d901      	bls.n	8006382 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e200      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006382:	4b15      	ldr	r3, [pc, #84]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 8006384:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1f0      	bne.n	8006370 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	d039      	beq.n	800640e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	699b      	ldr	r3, [r3, #24]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d01c      	beq.n	80063dc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80063a2:	4b0d      	ldr	r3, [pc, #52]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a0c      	ldr	r2, [pc, #48]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80063a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80063ac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80063ae:	f7fa fa0b 	bl	80007c8 <HAL_GetTick>
 80063b2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80063b4:	e008      	b.n	80063c8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80063b6:	f7fa fa07 	bl	80007c8 <HAL_GetTick>
 80063ba:	4602      	mov	r2, r0
 80063bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	d901      	bls.n	80063c8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80063c4:	2303      	movs	r3, #3
 80063c6:	e1dd      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80063c8:	4b03      	ldr	r3, [pc, #12]	@ (80063d8 <HAL_RCC_OscConfig+0x4f8>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d0f0      	beq.n	80063b6 <HAL_RCC_OscConfig+0x4d6>
 80063d4:	e01b      	b.n	800640e <HAL_RCC_OscConfig+0x52e>
 80063d6:	bf00      	nop
 80063d8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80063dc:	4b9b      	ldr	r3, [pc, #620]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a9a      	ldr	r2, [pc, #616]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80063e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063e6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80063e8:	f7fa f9ee 	bl	80007c8 <HAL_GetTick>
 80063ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80063ee:	e008      	b.n	8006402 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80063f0:	f7fa f9ea 	bl	80007c8 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d901      	bls.n	8006402 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e1c0      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006402:	4b92      	ldr	r3, [pc, #584]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1f0      	bne.n	80063f0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 8081 	beq.w	800651e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800641c:	4b8c      	ldr	r3, [pc, #560]	@ (8006650 <HAL_RCC_OscConfig+0x770>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a8b      	ldr	r2, [pc, #556]	@ (8006650 <HAL_RCC_OscConfig+0x770>)
 8006422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006426:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006428:	f7fa f9ce 	bl	80007c8 <HAL_GetTick>
 800642c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800642e:	e008      	b.n	8006442 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006430:	f7fa f9ca 	bl	80007c8 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	2b64      	cmp	r3, #100	@ 0x64
 800643c:	d901      	bls.n	8006442 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e1a0      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006442:	4b83      	ldr	r3, [pc, #524]	@ (8006650 <HAL_RCC_OscConfig+0x770>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800644a:	2b00      	cmp	r3, #0
 800644c:	d0f0      	beq.n	8006430 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	2b01      	cmp	r3, #1
 8006454:	d106      	bne.n	8006464 <HAL_RCC_OscConfig+0x584>
 8006456:	4b7d      	ldr	r3, [pc, #500]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800645a:	4a7c      	ldr	r2, [pc, #496]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800645c:	f043 0301 	orr.w	r3, r3, #1
 8006460:	6713      	str	r3, [r2, #112]	@ 0x70
 8006462:	e02d      	b.n	80064c0 <HAL_RCC_OscConfig+0x5e0>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d10c      	bne.n	8006486 <HAL_RCC_OscConfig+0x5a6>
 800646c:	4b77      	ldr	r3, [pc, #476]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800646e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006470:	4a76      	ldr	r2, [pc, #472]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006472:	f023 0301 	bic.w	r3, r3, #1
 8006476:	6713      	str	r3, [r2, #112]	@ 0x70
 8006478:	4b74      	ldr	r3, [pc, #464]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800647a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800647c:	4a73      	ldr	r2, [pc, #460]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800647e:	f023 0304 	bic.w	r3, r3, #4
 8006482:	6713      	str	r3, [r2, #112]	@ 0x70
 8006484:	e01c      	b.n	80064c0 <HAL_RCC_OscConfig+0x5e0>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	2b05      	cmp	r3, #5
 800648c:	d10c      	bne.n	80064a8 <HAL_RCC_OscConfig+0x5c8>
 800648e:	4b6f      	ldr	r3, [pc, #444]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006492:	4a6e      	ldr	r2, [pc, #440]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006494:	f043 0304 	orr.w	r3, r3, #4
 8006498:	6713      	str	r3, [r2, #112]	@ 0x70
 800649a:	4b6c      	ldr	r3, [pc, #432]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800649c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800649e:	4a6b      	ldr	r2, [pc, #428]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80064a0:	f043 0301 	orr.w	r3, r3, #1
 80064a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80064a6:	e00b      	b.n	80064c0 <HAL_RCC_OscConfig+0x5e0>
 80064a8:	4b68      	ldr	r3, [pc, #416]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80064aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ac:	4a67      	ldr	r2, [pc, #412]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80064ae:	f023 0301 	bic.w	r3, r3, #1
 80064b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80064b4:	4b65      	ldr	r3, [pc, #404]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80064b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064b8:	4a64      	ldr	r2, [pc, #400]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80064ba:	f023 0304 	bic.w	r3, r3, #4
 80064be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d015      	beq.n	80064f4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064c8:	f7fa f97e 	bl	80007c8 <HAL_GetTick>
 80064cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80064ce:	e00a      	b.n	80064e6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064d0:	f7fa f97a 	bl	80007c8 <HAL_GetTick>
 80064d4:	4602      	mov	r2, r0
 80064d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80064de:	4293      	cmp	r3, r2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e14e      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80064e6:	4b59      	ldr	r3, [pc, #356]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80064e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d0ee      	beq.n	80064d0 <HAL_RCC_OscConfig+0x5f0>
 80064f2:	e014      	b.n	800651e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064f4:	f7fa f968 	bl	80007c8 <HAL_GetTick>
 80064f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80064fa:	e00a      	b.n	8006512 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064fc:	f7fa f964 	bl	80007c8 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800650a:	4293      	cmp	r3, r2
 800650c:	d901      	bls.n	8006512 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e138      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006512:	4b4e      	ldr	r3, [pc, #312]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1ee      	bne.n	80064fc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006522:	2b00      	cmp	r3, #0
 8006524:	f000 812d 	beq.w	8006782 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006528:	4b48      	ldr	r3, [pc, #288]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006530:	2b18      	cmp	r3, #24
 8006532:	f000 80bd 	beq.w	80066b0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800653a:	2b02      	cmp	r3, #2
 800653c:	f040 809e 	bne.w	800667c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006540:	4b42      	ldr	r3, [pc, #264]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a41      	ldr	r2, [pc, #260]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006546:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800654a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654c:	f7fa f93c 	bl	80007c8 <HAL_GetTick>
 8006550:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006552:	e008      	b.n	8006566 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006554:	f7fa f938 	bl	80007c8 <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	2b02      	cmp	r3, #2
 8006560:	d901      	bls.n	8006566 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e10e      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006566:	4b39      	ldr	r3, [pc, #228]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1f0      	bne.n	8006554 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006572:	4b36      	ldr	r3, [pc, #216]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006574:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006576:	4b37      	ldr	r3, [pc, #220]	@ (8006654 <HAL_RCC_OscConfig+0x774>)
 8006578:	4013      	ands	r3, r2
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006582:	0112      	lsls	r2, r2, #4
 8006584:	430a      	orrs	r2, r1
 8006586:	4931      	ldr	r1, [pc, #196]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006588:	4313      	orrs	r3, r2
 800658a:	628b      	str	r3, [r1, #40]	@ 0x28
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006590:	3b01      	subs	r3, #1
 8006592:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800659a:	3b01      	subs	r3, #1
 800659c:	025b      	lsls	r3, r3, #9
 800659e:	b29b      	uxth	r3, r3
 80065a0:	431a      	orrs	r2, r3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a6:	3b01      	subs	r3, #1
 80065a8:	041b      	lsls	r3, r3, #16
 80065aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80065ae:	431a      	orrs	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b4:	3b01      	subs	r3, #1
 80065b6:	061b      	lsls	r3, r3, #24
 80065b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80065bc:	4923      	ldr	r1, [pc, #140]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80065c2:	4b22      	ldr	r3, [pc, #136]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c6:	4a21      	ldr	r2, [pc, #132]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065c8:	f023 0301 	bic.w	r3, r3, #1
 80065cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80065ce:	4b1f      	ldr	r3, [pc, #124]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065d2:	4b21      	ldr	r3, [pc, #132]	@ (8006658 <HAL_RCC_OscConfig+0x778>)
 80065d4:	4013      	ands	r3, r2
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80065da:	00d2      	lsls	r2, r2, #3
 80065dc:	491b      	ldr	r1, [pc, #108]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80065e2:	4b1a      	ldr	r3, [pc, #104]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e6:	f023 020c 	bic.w	r2, r3, #12
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ee:	4917      	ldr	r1, [pc, #92]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065f0:	4313      	orrs	r3, r2
 80065f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80065f4:	4b15      	ldr	r3, [pc, #84]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 80065f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f8:	f023 0202 	bic.w	r2, r3, #2
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006600:	4912      	ldr	r1, [pc, #72]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006602:	4313      	orrs	r3, r2
 8006604:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006606:	4b11      	ldr	r3, [pc, #68]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800660a:	4a10      	ldr	r2, [pc, #64]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800660c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006610:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006612:	4b0e      	ldr	r3, [pc, #56]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006616:	4a0d      	ldr	r2, [pc, #52]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800661c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800661e:	4b0b      	ldr	r3, [pc, #44]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006622:	4a0a      	ldr	r2, [pc, #40]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006624:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006628:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800662a:	4b08      	ldr	r3, [pc, #32]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800662c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800662e:	4a07      	ldr	r2, [pc, #28]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006630:	f043 0301 	orr.w	r3, r3, #1
 8006634:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006636:	4b05      	ldr	r3, [pc, #20]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a04      	ldr	r2, [pc, #16]	@ (800664c <HAL_RCC_OscConfig+0x76c>)
 800663c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006642:	f7fa f8c1 	bl	80007c8 <HAL_GetTick>
 8006646:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006648:	e011      	b.n	800666e <HAL_RCC_OscConfig+0x78e>
 800664a:	bf00      	nop
 800664c:	58024400 	.word	0x58024400
 8006650:	58024800 	.word	0x58024800
 8006654:	fffffc0c 	.word	0xfffffc0c
 8006658:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800665c:	f7fa f8b4 	bl	80007c8 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b02      	cmp	r3, #2
 8006668:	d901      	bls.n	800666e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e08a      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800666e:	4b47      	ldr	r3, [pc, #284]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d0f0      	beq.n	800665c <HAL_RCC_OscConfig+0x77c>
 800667a:	e082      	b.n	8006782 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800667c:	4b43      	ldr	r3, [pc, #268]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a42      	ldr	r2, [pc, #264]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 8006682:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006686:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006688:	f7fa f89e 	bl	80007c8 <HAL_GetTick>
 800668c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800668e:	e008      	b.n	80066a2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006690:	f7fa f89a 	bl	80007c8 <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e070      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80066a2:	4b3a      	ldr	r3, [pc, #232]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1f0      	bne.n	8006690 <HAL_RCC_OscConfig+0x7b0>
 80066ae:	e068      	b.n	8006782 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80066b0:	4b36      	ldr	r3, [pc, #216]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 80066b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80066b6:	4b35      	ldr	r3, [pc, #212]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 80066b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ba:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d031      	beq.n	8006728 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	f003 0203 	and.w	r2, r3, #3
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d12a      	bne.n	8006728 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	091b      	lsrs	r3, r3, #4
 80066d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066de:	429a      	cmp	r2, r3
 80066e0:	d122      	bne.n	8006728 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d11a      	bne.n	8006728 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	0a5b      	lsrs	r3, r3, #9
 80066f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066fe:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006700:	429a      	cmp	r2, r3
 8006702:	d111      	bne.n	8006728 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	0c1b      	lsrs	r3, r3, #16
 8006708:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006710:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006712:	429a      	cmp	r2, r3
 8006714:	d108      	bne.n	8006728 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	0e1b      	lsrs	r3, r3, #24
 800671a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006722:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006724:	429a      	cmp	r2, r3
 8006726:	d001      	beq.n	800672c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e02b      	b.n	8006784 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800672c:	4b17      	ldr	r3, [pc, #92]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 800672e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006730:	08db      	lsrs	r3, r3, #3
 8006732:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006736:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	429a      	cmp	r2, r3
 8006740:	d01f      	beq.n	8006782 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006742:	4b12      	ldr	r3, [pc, #72]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 8006744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006746:	4a11      	ldr	r2, [pc, #68]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 8006748:	f023 0301 	bic.w	r3, r3, #1
 800674c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800674e:	f7fa f83b 	bl	80007c8 <HAL_GetTick>
 8006752:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006754:	bf00      	nop
 8006756:	f7fa f837 	bl	80007c8 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675e:	4293      	cmp	r3, r2
 8006760:	d0f9      	beq.n	8006756 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006762:	4b0a      	ldr	r3, [pc, #40]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 8006764:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006766:	4b0a      	ldr	r3, [pc, #40]	@ (8006790 <HAL_RCC_OscConfig+0x8b0>)
 8006768:	4013      	ands	r3, r2
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800676e:	00d2      	lsls	r2, r2, #3
 8006770:	4906      	ldr	r1, [pc, #24]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 8006772:	4313      	orrs	r3, r2
 8006774:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006776:	4b05      	ldr	r3, [pc, #20]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 8006778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677a:	4a04      	ldr	r2, [pc, #16]	@ (800678c <HAL_RCC_OscConfig+0x8ac>)
 800677c:	f043 0301 	orr.w	r3, r3, #1
 8006780:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3730      	adds	r7, #48	@ 0x30
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	58024400 	.word	0x58024400
 8006790:	ffff0007 	.word	0xffff0007

08006794 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d101      	bne.n	80067a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e19c      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80067a8:	4b8a      	ldr	r3, [pc, #552]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 030f 	and.w	r3, r3, #15
 80067b0:	683a      	ldr	r2, [r7, #0]
 80067b2:	429a      	cmp	r2, r3
 80067b4:	d910      	bls.n	80067d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067b6:	4b87      	ldr	r3, [pc, #540]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f023 020f 	bic.w	r2, r3, #15
 80067be:	4985      	ldr	r1, [pc, #532]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067c6:	4b83      	ldr	r3, [pc, #524]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 030f 	and.w	r3, r3, #15
 80067ce:	683a      	ldr	r2, [r7, #0]
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d001      	beq.n	80067d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e184      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0304 	and.w	r3, r3, #4
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d010      	beq.n	8006806 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	691a      	ldr	r2, [r3, #16]
 80067e8:	4b7b      	ldr	r3, [pc, #492]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d908      	bls.n	8006806 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80067f4:	4b78      	ldr	r3, [pc, #480]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80067f6:	699b      	ldr	r3, [r3, #24]
 80067f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	4975      	ldr	r1, [pc, #468]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006802:	4313      	orrs	r3, r2
 8006804:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0308 	and.w	r3, r3, #8
 800680e:	2b00      	cmp	r3, #0
 8006810:	d010      	beq.n	8006834 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	695a      	ldr	r2, [r3, #20]
 8006816:	4b70      	ldr	r3, [pc, #448]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800681e:	429a      	cmp	r2, r3
 8006820:	d908      	bls.n	8006834 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006822:	4b6d      	ldr	r3, [pc, #436]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006824:	69db      	ldr	r3, [r3, #28]
 8006826:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	496a      	ldr	r1, [pc, #424]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006830:	4313      	orrs	r3, r2
 8006832:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0310 	and.w	r3, r3, #16
 800683c:	2b00      	cmp	r3, #0
 800683e:	d010      	beq.n	8006862 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	699a      	ldr	r2, [r3, #24]
 8006844:	4b64      	ldr	r3, [pc, #400]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006846:	69db      	ldr	r3, [r3, #28]
 8006848:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800684c:	429a      	cmp	r2, r3
 800684e:	d908      	bls.n	8006862 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006850:	4b61      	ldr	r3, [pc, #388]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	495e      	ldr	r1, [pc, #376]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 800685e:	4313      	orrs	r3, r2
 8006860:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0320 	and.w	r3, r3, #32
 800686a:	2b00      	cmp	r3, #0
 800686c:	d010      	beq.n	8006890 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	69da      	ldr	r2, [r3, #28]
 8006872:	4b59      	ldr	r3, [pc, #356]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006874:	6a1b      	ldr	r3, [r3, #32]
 8006876:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800687a:	429a      	cmp	r2, r3
 800687c:	d908      	bls.n	8006890 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800687e:	4b56      	ldr	r3, [pc, #344]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	4953      	ldr	r1, [pc, #332]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 800688c:	4313      	orrs	r3, r2
 800688e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d010      	beq.n	80068be <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	68da      	ldr	r2, [r3, #12]
 80068a0:	4b4d      	ldr	r3, [pc, #308]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	f003 030f 	and.w	r3, r3, #15
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d908      	bls.n	80068be <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068ac:	4b4a      	ldr	r3, [pc, #296]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	f023 020f 	bic.w	r2, r3, #15
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	4947      	ldr	r1, [pc, #284]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d055      	beq.n	8006976 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80068ca:	4b43      	ldr	r3, [pc, #268]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	4940      	ldr	r1, [pc, #256]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d107      	bne.n	80068f4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068e4:	4b3c      	ldr	r3, [pc, #240]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d121      	bne.n	8006934 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e0f6      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	2b03      	cmp	r3, #3
 80068fa:	d107      	bne.n	800690c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068fc:	4b36      	ldr	r3, [pc, #216]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d115      	bne.n	8006934 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e0ea      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	2b01      	cmp	r3, #1
 8006912:	d107      	bne.n	8006924 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006914:	4b30      	ldr	r3, [pc, #192]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800691c:	2b00      	cmp	r3, #0
 800691e:	d109      	bne.n	8006934 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e0de      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006924:	4b2c      	ldr	r3, [pc, #176]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0304 	and.w	r3, r3, #4
 800692c:	2b00      	cmp	r3, #0
 800692e:	d101      	bne.n	8006934 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e0d6      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006934:	4b28      	ldr	r3, [pc, #160]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	f023 0207 	bic.w	r2, r3, #7
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	4925      	ldr	r1, [pc, #148]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006942:	4313      	orrs	r3, r2
 8006944:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006946:	f7f9 ff3f 	bl	80007c8 <HAL_GetTick>
 800694a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800694c:	e00a      	b.n	8006964 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800694e:	f7f9 ff3b 	bl	80007c8 <HAL_GetTick>
 8006952:	4602      	mov	r2, r0
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800695c:	4293      	cmp	r3, r2
 800695e:	d901      	bls.n	8006964 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006960:	2303      	movs	r3, #3
 8006962:	e0be      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006964:	4b1c      	ldr	r3, [pc, #112]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006966:	691b      	ldr	r3, [r3, #16]
 8006968:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	00db      	lsls	r3, r3, #3
 8006972:	429a      	cmp	r2, r3
 8006974:	d1eb      	bne.n	800694e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0302 	and.w	r3, r3, #2
 800697e:	2b00      	cmp	r3, #0
 8006980:	d010      	beq.n	80069a4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68da      	ldr	r2, [r3, #12]
 8006986:	4b14      	ldr	r3, [pc, #80]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006988:	699b      	ldr	r3, [r3, #24]
 800698a:	f003 030f 	and.w	r3, r3, #15
 800698e:	429a      	cmp	r2, r3
 8006990:	d208      	bcs.n	80069a4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006992:	4b11      	ldr	r3, [pc, #68]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	f023 020f 	bic.w	r2, r3, #15
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	490e      	ldr	r1, [pc, #56]	@ (80069d8 <HAL_RCC_ClockConfig+0x244>)
 80069a0:	4313      	orrs	r3, r2
 80069a2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80069a4:	4b0b      	ldr	r3, [pc, #44]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 030f 	and.w	r3, r3, #15
 80069ac:	683a      	ldr	r2, [r7, #0]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d214      	bcs.n	80069dc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069b2:	4b08      	ldr	r3, [pc, #32]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f023 020f 	bic.w	r2, r3, #15
 80069ba:	4906      	ldr	r1, [pc, #24]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	4313      	orrs	r3, r2
 80069c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069c2:	4b04      	ldr	r3, [pc, #16]	@ (80069d4 <HAL_RCC_ClockConfig+0x240>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 030f 	and.w	r3, r3, #15
 80069ca:	683a      	ldr	r2, [r7, #0]
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d005      	beq.n	80069dc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e086      	b.n	8006ae2 <HAL_RCC_ClockConfig+0x34e>
 80069d4:	52002000 	.word	0x52002000
 80069d8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0304 	and.w	r3, r3, #4
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d010      	beq.n	8006a0a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	691a      	ldr	r2, [r3, #16]
 80069ec:	4b3f      	ldr	r3, [pc, #252]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 80069ee:	699b      	ldr	r3, [r3, #24]
 80069f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d208      	bcs.n	8006a0a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80069f8:	4b3c      	ldr	r3, [pc, #240]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 80069fa:	699b      	ldr	r3, [r3, #24]
 80069fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	691b      	ldr	r3, [r3, #16]
 8006a04:	4939      	ldr	r1, [pc, #228]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a06:	4313      	orrs	r3, r2
 8006a08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0308 	and.w	r3, r3, #8
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d010      	beq.n	8006a38 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	695a      	ldr	r2, [r3, #20]
 8006a1a:	4b34      	ldr	r3, [pc, #208]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a1c:	69db      	ldr	r3, [r3, #28]
 8006a1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d208      	bcs.n	8006a38 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006a26:	4b31      	ldr	r3, [pc, #196]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	492e      	ldr	r1, [pc, #184]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a34:	4313      	orrs	r3, r2
 8006a36:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0310 	and.w	r3, r3, #16
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d010      	beq.n	8006a66 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	699a      	ldr	r2, [r3, #24]
 8006a48:	4b28      	ldr	r3, [pc, #160]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a4a:	69db      	ldr	r3, [r3, #28]
 8006a4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d208      	bcs.n	8006a66 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006a54:	4b25      	ldr	r3, [pc, #148]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a56:	69db      	ldr	r3, [r3, #28]
 8006a58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	4922      	ldr	r1, [pc, #136]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a62:	4313      	orrs	r3, r2
 8006a64:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0320 	and.w	r3, r3, #32
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d010      	beq.n	8006a94 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	69da      	ldr	r2, [r3, #28]
 8006a76:	4b1d      	ldr	r3, [pc, #116]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d208      	bcs.n	8006a94 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006a82:	4b1a      	ldr	r3, [pc, #104]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a84:	6a1b      	ldr	r3, [r3, #32]
 8006a86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	69db      	ldr	r3, [r3, #28]
 8006a8e:	4917      	ldr	r1, [pc, #92]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006a94:	f000 f834 	bl	8006b00 <HAL_RCC_GetSysClockFreq>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	4b14      	ldr	r3, [pc, #80]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	0a1b      	lsrs	r3, r3, #8
 8006aa0:	f003 030f 	and.w	r3, r3, #15
 8006aa4:	4912      	ldr	r1, [pc, #72]	@ (8006af0 <HAL_RCC_ClockConfig+0x35c>)
 8006aa6:	5ccb      	ldrb	r3, [r1, r3]
 8006aa8:	f003 031f 	and.w	r3, r3, #31
 8006aac:	fa22 f303 	lsr.w	r3, r2, r3
 8006ab0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8006aec <HAL_RCC_ClockConfig+0x358>)
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	f003 030f 	and.w	r3, r3, #15
 8006aba:	4a0d      	ldr	r2, [pc, #52]	@ (8006af0 <HAL_RCC_ClockConfig+0x35c>)
 8006abc:	5cd3      	ldrb	r3, [r2, r3]
 8006abe:	f003 031f 	and.w	r3, r3, #31
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8006af4 <HAL_RCC_ClockConfig+0x360>)
 8006aca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006acc:	4a0a      	ldr	r2, [pc, #40]	@ (8006af8 <HAL_RCC_ClockConfig+0x364>)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8006afc <HAL_RCC_ClockConfig+0x368>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f7f9 fe2c 	bl	8000734 <HAL_InitTick>
 8006adc:	4603      	mov	r3, r0
 8006ade:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3718      	adds	r7, #24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	58024400 	.word	0x58024400
 8006af0:	08011634 	.word	0x08011634
 8006af4:	240000a4 	.word	0x240000a4
 8006af8:	240000a0 	.word	0x240000a0
 8006afc:	24000000 	.word	0x24000000

08006b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b089      	sub	sp, #36	@ 0x24
 8006b04:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b06:	4bb3      	ldr	r3, [pc, #716]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b08:	691b      	ldr	r3, [r3, #16]
 8006b0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b0e:	2b18      	cmp	r3, #24
 8006b10:	f200 8155 	bhi.w	8006dbe <HAL_RCC_GetSysClockFreq+0x2be>
 8006b14:	a201      	add	r2, pc, #4	@ (adr r2, 8006b1c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1a:	bf00      	nop
 8006b1c:	08006b81 	.word	0x08006b81
 8006b20:	08006dbf 	.word	0x08006dbf
 8006b24:	08006dbf 	.word	0x08006dbf
 8006b28:	08006dbf 	.word	0x08006dbf
 8006b2c:	08006dbf 	.word	0x08006dbf
 8006b30:	08006dbf 	.word	0x08006dbf
 8006b34:	08006dbf 	.word	0x08006dbf
 8006b38:	08006dbf 	.word	0x08006dbf
 8006b3c:	08006ba7 	.word	0x08006ba7
 8006b40:	08006dbf 	.word	0x08006dbf
 8006b44:	08006dbf 	.word	0x08006dbf
 8006b48:	08006dbf 	.word	0x08006dbf
 8006b4c:	08006dbf 	.word	0x08006dbf
 8006b50:	08006dbf 	.word	0x08006dbf
 8006b54:	08006dbf 	.word	0x08006dbf
 8006b58:	08006dbf 	.word	0x08006dbf
 8006b5c:	08006bad 	.word	0x08006bad
 8006b60:	08006dbf 	.word	0x08006dbf
 8006b64:	08006dbf 	.word	0x08006dbf
 8006b68:	08006dbf 	.word	0x08006dbf
 8006b6c:	08006dbf 	.word	0x08006dbf
 8006b70:	08006dbf 	.word	0x08006dbf
 8006b74:	08006dbf 	.word	0x08006dbf
 8006b78:	08006dbf 	.word	0x08006dbf
 8006b7c:	08006bb3 	.word	0x08006bb3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b80:	4b94      	ldr	r3, [pc, #592]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f003 0320 	and.w	r3, r3, #32
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d009      	beq.n	8006ba0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b8c:	4b91      	ldr	r3, [pc, #580]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	08db      	lsrs	r3, r3, #3
 8006b92:	f003 0303 	and.w	r3, r3, #3
 8006b96:	4a90      	ldr	r2, [pc, #576]	@ (8006dd8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006b98:	fa22 f303 	lsr.w	r3, r2, r3
 8006b9c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006b9e:	e111      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006ba0:	4b8d      	ldr	r3, [pc, #564]	@ (8006dd8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ba2:	61bb      	str	r3, [r7, #24]
      break;
 8006ba4:	e10e      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006ba6:	4b8d      	ldr	r3, [pc, #564]	@ (8006ddc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006ba8:	61bb      	str	r3, [r7, #24]
      break;
 8006baa:	e10b      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006bac:	4b8c      	ldr	r3, [pc, #560]	@ (8006de0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006bae:	61bb      	str	r3, [r7, #24]
      break;
 8006bb0:	e108      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006bb2:	4b88      	ldr	r3, [pc, #544]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb6:	f003 0303 	and.w	r3, r3, #3
 8006bba:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006bbc:	4b85      	ldr	r3, [pc, #532]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc0:	091b      	lsrs	r3, r3, #4
 8006bc2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bc6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006bc8:	4b82      	ldr	r3, [pc, #520]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006bd2:	4b80      	ldr	r3, [pc, #512]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bd6:	08db      	lsrs	r3, r3, #3
 8006bd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	fb02 f303 	mul.w	r3, r2, r3
 8006be2:	ee07 3a90 	vmov	s15, r3
 8006be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bea:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f000 80e1 	beq.w	8006db8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	f000 8083 	beq.w	8006d04 <HAL_RCC_GetSysClockFreq+0x204>
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	f200 80a1 	bhi.w	8006d48 <HAL_RCC_GetSysClockFreq+0x248>
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d003      	beq.n	8006c14 <HAL_RCC_GetSysClockFreq+0x114>
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d056      	beq.n	8006cc0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006c12:	e099      	b.n	8006d48 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c14:	4b6f      	ldr	r3, [pc, #444]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0320 	and.w	r3, r3, #32
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d02d      	beq.n	8006c7c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c20:	4b6c      	ldr	r3, [pc, #432]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	08db      	lsrs	r3, r3, #3
 8006c26:	f003 0303 	and.w	r3, r3, #3
 8006c2a:	4a6b      	ldr	r2, [pc, #428]	@ (8006dd8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c30:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	ee07 3a90 	vmov	s15, r3
 8006c38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	ee07 3a90 	vmov	s15, r3
 8006c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c4a:	4b62      	ldr	r3, [pc, #392]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c52:	ee07 3a90 	vmov	s15, r3
 8006c56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006c5e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006de4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006c62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c76:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006c7a:	e087      	b.n	8006d8c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	ee07 3a90 	vmov	s15, r3
 8006c82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c86:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006de8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006c8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c8e:	4b51      	ldr	r3, [pc, #324]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c96:	ee07 3a90 	vmov	s15, r3
 8006c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ca2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006de4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ca6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006caa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006cbe:	e065      	b.n	8006d8c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	ee07 3a90 	vmov	s15, r3
 8006cc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cca:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006dec <HAL_RCC_GetSysClockFreq+0x2ec>
 8006cce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cd2:	4b40      	ldr	r3, [pc, #256]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cda:	ee07 3a90 	vmov	s15, r3
 8006cde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ce2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ce6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006de4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006cea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cf2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cf6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cfe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006d02:	e043      	b.n	8006d8c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	ee07 3a90 	vmov	s15, r3
 8006d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d0e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006df0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006d12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d16:	4b2f      	ldr	r3, [pc, #188]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d1e:	ee07 3a90 	vmov	s15, r3
 8006d22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d26:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d2a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006de4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006d46:	e021      	b.n	8006d8c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	ee07 3a90 	vmov	s15, r3
 8006d4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d52:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006dec <HAL_RCC_GetSysClockFreq+0x2ec>
 8006d56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d62:	ee07 3a90 	vmov	s15, r3
 8006d66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d6e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006de4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006d8a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006d8c:	4b11      	ldr	r3, [pc, #68]	@ (8006dd4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d90:	0a5b      	lsrs	r3, r3, #9
 8006d92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d96:	3301      	adds	r3, #1
 8006d98:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	ee07 3a90 	vmov	s15, r3
 8006da0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006da4:	edd7 6a07 	vldr	s13, [r7, #28]
 8006da8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006db0:	ee17 3a90 	vmov	r3, s15
 8006db4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006db6:	e005      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006db8:	2300      	movs	r3, #0
 8006dba:	61bb      	str	r3, [r7, #24]
      break;
 8006dbc:	e002      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006dbe:	4b07      	ldr	r3, [pc, #28]	@ (8006ddc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006dc0:	61bb      	str	r3, [r7, #24]
      break;
 8006dc2:	bf00      	nop
  }

  return sysclockfreq;
 8006dc4:	69bb      	ldr	r3, [r7, #24]
}
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	3724      	adds	r7, #36	@ 0x24
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
 8006dd2:	bf00      	nop
 8006dd4:	58024400 	.word	0x58024400
 8006dd8:	03d09000 	.word	0x03d09000
 8006ddc:	003d0900 	.word	0x003d0900
 8006de0:	017d7840 	.word	0x017d7840
 8006de4:	46000000 	.word	0x46000000
 8006de8:	4c742400 	.word	0x4c742400
 8006dec:	4a742400 	.word	0x4a742400
 8006df0:	4bbebc20 	.word	0x4bbebc20

08006df4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006dfa:	f7ff fe81 	bl	8006b00 <HAL_RCC_GetSysClockFreq>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	4b10      	ldr	r3, [pc, #64]	@ (8006e44 <HAL_RCC_GetHCLKFreq+0x50>)
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	0a1b      	lsrs	r3, r3, #8
 8006e06:	f003 030f 	and.w	r3, r3, #15
 8006e0a:	490f      	ldr	r1, [pc, #60]	@ (8006e48 <HAL_RCC_GetHCLKFreq+0x54>)
 8006e0c:	5ccb      	ldrb	r3, [r1, r3]
 8006e0e:	f003 031f 	and.w	r3, r3, #31
 8006e12:	fa22 f303 	lsr.w	r3, r2, r3
 8006e16:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e18:	4b0a      	ldr	r3, [pc, #40]	@ (8006e44 <HAL_RCC_GetHCLKFreq+0x50>)
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	f003 030f 	and.w	r3, r3, #15
 8006e20:	4a09      	ldr	r2, [pc, #36]	@ (8006e48 <HAL_RCC_GetHCLKFreq+0x54>)
 8006e22:	5cd3      	ldrb	r3, [r2, r3]
 8006e24:	f003 031f 	and.w	r3, r3, #31
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e2e:	4a07      	ldr	r2, [pc, #28]	@ (8006e4c <HAL_RCC_GetHCLKFreq+0x58>)
 8006e30:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e32:	4a07      	ldr	r2, [pc, #28]	@ (8006e50 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006e38:	4b04      	ldr	r3, [pc, #16]	@ (8006e4c <HAL_RCC_GetHCLKFreq+0x58>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3708      	adds	r7, #8
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	58024400 	.word	0x58024400
 8006e48:	08011634 	.word	0x08011634
 8006e4c:	240000a4 	.word	0x240000a4
 8006e50:	240000a0 	.word	0x240000a0

08006e54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006e58:	f7ff ffcc 	bl	8006df4 <HAL_RCC_GetHCLKFreq>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	4b06      	ldr	r3, [pc, #24]	@ (8006e78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	091b      	lsrs	r3, r3, #4
 8006e64:	f003 0307 	and.w	r3, r3, #7
 8006e68:	4904      	ldr	r1, [pc, #16]	@ (8006e7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e6a:	5ccb      	ldrb	r3, [r1, r3]
 8006e6c:	f003 031f 	and.w	r3, r3, #31
 8006e70:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	58024400 	.word	0x58024400
 8006e7c:	08011634 	.word	0x08011634

08006e80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006e84:	f7ff ffb6 	bl	8006df4 <HAL_RCC_GetHCLKFreq>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	4b06      	ldr	r3, [pc, #24]	@ (8006ea4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e8c:	69db      	ldr	r3, [r3, #28]
 8006e8e:	0a1b      	lsrs	r3, r3, #8
 8006e90:	f003 0307 	and.w	r3, r3, #7
 8006e94:	4904      	ldr	r1, [pc, #16]	@ (8006ea8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006e96:	5ccb      	ldrb	r3, [r1, r3]
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	58024400 	.word	0x58024400
 8006ea8:	08011634 	.word	0x08011634

08006eac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006eb0:	b0ca      	sub	sp, #296	@ 0x128
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006eb8:	2300      	movs	r3, #0
 8006eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ecc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006ed0:	2500      	movs	r5, #0
 8006ed2:	ea54 0305 	orrs.w	r3, r4, r5
 8006ed6:	d049      	beq.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006edc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ede:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ee2:	d02f      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006ee4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006ee8:	d828      	bhi.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006eea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006eee:	d01a      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006ef0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ef4:	d822      	bhi.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d003      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006efa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006efe:	d007      	beq.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006f00:	e01c      	b.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f02:	4bb8      	ldr	r3, [pc, #736]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f06:	4ab7      	ldr	r2, [pc, #732]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006f0e:	e01a      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f14:	3308      	adds	r3, #8
 8006f16:	2102      	movs	r1, #2
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f002 fb61 	bl	80095e0 <RCCEx_PLL2_Config>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006f24:	e00f      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2a:	3328      	adds	r3, #40	@ 0x28
 8006f2c:	2102      	movs	r1, #2
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f002 fc08 	bl	8009744 <RCCEx_PLL3_Config>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006f3a:	e004      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f42:	e000      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006f44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d10a      	bne.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006f4e:	4ba5      	ldr	r3, [pc, #660]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f52:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f5c:	4aa1      	ldr	r2, [pc, #644]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006f5e:	430b      	orrs	r3, r1
 8006f60:	6513      	str	r3, [r2, #80]	@ 0x50
 8006f62:	e003      	b.n	8006f6c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f74:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006f78:	f04f 0900 	mov.w	r9, #0
 8006f7c:	ea58 0309 	orrs.w	r3, r8, r9
 8006f80:	d047      	beq.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f88:	2b04      	cmp	r3, #4
 8006f8a:	d82a      	bhi.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f94 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f92:	bf00      	nop
 8006f94:	08006fa9 	.word	0x08006fa9
 8006f98:	08006fb7 	.word	0x08006fb7
 8006f9c:	08006fcd 	.word	0x08006fcd
 8006fa0:	08006feb 	.word	0x08006feb
 8006fa4:	08006feb 	.word	0x08006feb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fa8:	4b8e      	ldr	r3, [pc, #568]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fac:	4a8d      	ldr	r2, [pc, #564]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006fb4:	e01a      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fba:	3308      	adds	r3, #8
 8006fbc:	2100      	movs	r1, #0
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f002 fb0e 	bl	80095e0 <RCCEx_PLL2_Config>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006fca:	e00f      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd0:	3328      	adds	r3, #40	@ 0x28
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f002 fbb5 	bl	8009744 <RCCEx_PLL3_Config>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006fe0:	e004      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fe8:	e000      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10a      	bne.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ff4:	4b7b      	ldr	r3, [pc, #492]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff8:	f023 0107 	bic.w	r1, r3, #7
 8006ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007002:	4a78      	ldr	r2, [pc, #480]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007004:	430b      	orrs	r3, r1
 8007006:	6513      	str	r3, [r2, #80]	@ 0x50
 8007008:	e003      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800700a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800700e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800701e:	f04f 0b00 	mov.w	fp, #0
 8007022:	ea5a 030b 	orrs.w	r3, sl, fp
 8007026:	d04c      	beq.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007028:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800702c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800702e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007032:	d030      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007034:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007038:	d829      	bhi.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800703a:	2bc0      	cmp	r3, #192	@ 0xc0
 800703c:	d02d      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800703e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007040:	d825      	bhi.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007042:	2b80      	cmp	r3, #128	@ 0x80
 8007044:	d018      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007046:	2b80      	cmp	r3, #128	@ 0x80
 8007048:	d821      	bhi.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800704a:	2b00      	cmp	r3, #0
 800704c:	d002      	beq.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800704e:	2b40      	cmp	r3, #64	@ 0x40
 8007050:	d007      	beq.n	8007062 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007052:	e01c      	b.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007054:	4b63      	ldr	r3, [pc, #396]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007058:	4a62      	ldr	r2, [pc, #392]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800705a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800705e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007060:	e01c      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007066:	3308      	adds	r3, #8
 8007068:	2100      	movs	r1, #0
 800706a:	4618      	mov	r0, r3
 800706c:	f002 fab8 	bl	80095e0 <RCCEx_PLL2_Config>
 8007070:	4603      	mov	r3, r0
 8007072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007076:	e011      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800707c:	3328      	adds	r3, #40	@ 0x28
 800707e:	2100      	movs	r1, #0
 8007080:	4618      	mov	r0, r3
 8007082:	f002 fb5f 	bl	8009744 <RCCEx_PLL3_Config>
 8007086:	4603      	mov	r3, r0
 8007088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800708c:	e006      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007094:	e002      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007096:	bf00      	nop
 8007098:	e000      	b.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800709a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800709c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10a      	bne.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80070a4:	4b4f      	ldr	r3, [pc, #316]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070a8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80070ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070b2:	4a4c      	ldr	r2, [pc, #304]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070b4:	430b      	orrs	r3, r1
 80070b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80070b8:	e003      	b.n	80070c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80070c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ca:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80070ce:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80070d2:	2300      	movs	r3, #0
 80070d4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80070d8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80070dc:	460b      	mov	r3, r1
 80070de:	4313      	orrs	r3, r2
 80070e0:	d053      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80070e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80070ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80070ee:	d035      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80070f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80070f4:	d82e      	bhi.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80070f6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80070fa:	d031      	beq.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80070fc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007100:	d828      	bhi.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007102:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007106:	d01a      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007108:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800710c:	d822      	bhi.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800710e:	2b00      	cmp	r3, #0
 8007110:	d003      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007112:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007116:	d007      	beq.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007118:	e01c      	b.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800711a:	4b32      	ldr	r3, [pc, #200]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800711c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800711e:	4a31      	ldr	r2, [pc, #196]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007124:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007126:	e01c      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712c:	3308      	adds	r3, #8
 800712e:	2100      	movs	r1, #0
 8007130:	4618      	mov	r0, r3
 8007132:	f002 fa55 	bl	80095e0 <RCCEx_PLL2_Config>
 8007136:	4603      	mov	r3, r0
 8007138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800713c:	e011      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800713e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007142:	3328      	adds	r3, #40	@ 0x28
 8007144:	2100      	movs	r1, #0
 8007146:	4618      	mov	r0, r3
 8007148:	f002 fafc 	bl	8009744 <RCCEx_PLL3_Config>
 800714c:	4603      	mov	r3, r0
 800714e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007152:	e006      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800715a:	e002      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800715c:	bf00      	nop
 800715e:	e000      	b.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007160:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007162:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10b      	bne.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800716a:	4b1e      	ldr	r3, [pc, #120]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800716c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800716e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007176:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800717a:	4a1a      	ldr	r2, [pc, #104]	@ (80071e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800717c:	430b      	orrs	r3, r1
 800717e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007180:	e003      	b.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007186:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800718a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007192:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007196:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800719a:	2300      	movs	r3, #0
 800719c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80071a0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80071a4:	460b      	mov	r3, r1
 80071a6:	4313      	orrs	r3, r2
 80071a8:	d056      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80071aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071b6:	d038      	beq.n	800722a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80071b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80071bc:	d831      	bhi.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80071be:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80071c2:	d034      	beq.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80071c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80071c8:	d82b      	bhi.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80071ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80071ce:	d01d      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80071d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80071d4:	d825      	bhi.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d006      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80071da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071de:	d00a      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80071e0:	e01f      	b.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80071e2:	bf00      	nop
 80071e4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071e8:	4ba2      	ldr	r3, [pc, #648]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ec:	4aa1      	ldr	r2, [pc, #644]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80071ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80071f4:	e01c      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fa:	3308      	adds	r3, #8
 80071fc:	2100      	movs	r1, #0
 80071fe:	4618      	mov	r0, r3
 8007200:	f002 f9ee 	bl	80095e0 <RCCEx_PLL2_Config>
 8007204:	4603      	mov	r3, r0
 8007206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800720a:	e011      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800720c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007210:	3328      	adds	r3, #40	@ 0x28
 8007212:	2100      	movs	r1, #0
 8007214:	4618      	mov	r0, r3
 8007216:	f002 fa95 	bl	8009744 <RCCEx_PLL3_Config>
 800721a:	4603      	mov	r3, r0
 800721c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007220:	e006      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007228:	e002      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800722a:	bf00      	nop
 800722c:	e000      	b.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800722e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007230:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007234:	2b00      	cmp	r3, #0
 8007236:	d10b      	bne.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007238:	4b8e      	ldr	r3, [pc, #568]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800723a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800723c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007244:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007248:	4a8a      	ldr	r2, [pc, #552]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800724a:	430b      	orrs	r3, r1
 800724c:	6593      	str	r3, [r2, #88]	@ 0x58
 800724e:	e003      	b.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007260:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007264:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007268:	2300      	movs	r3, #0
 800726a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800726e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007272:	460b      	mov	r3, r1
 8007274:	4313      	orrs	r3, r2
 8007276:	d03a      	beq.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800727c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800727e:	2b30      	cmp	r3, #48	@ 0x30
 8007280:	d01f      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007282:	2b30      	cmp	r3, #48	@ 0x30
 8007284:	d819      	bhi.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007286:	2b20      	cmp	r3, #32
 8007288:	d00c      	beq.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800728a:	2b20      	cmp	r3, #32
 800728c:	d815      	bhi.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800728e:	2b00      	cmp	r3, #0
 8007290:	d019      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007292:	2b10      	cmp	r3, #16
 8007294:	d111      	bne.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007296:	4b77      	ldr	r3, [pc, #476]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800729a:	4a76      	ldr	r2, [pc, #472]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800729c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80072a2:	e011      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80072a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a8:	3308      	adds	r3, #8
 80072aa:	2102      	movs	r1, #2
 80072ac:	4618      	mov	r0, r3
 80072ae:	f002 f997 	bl	80095e0 <RCCEx_PLL2_Config>
 80072b2:	4603      	mov	r3, r0
 80072b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80072b8:	e006      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072c0:	e002      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80072c2:	bf00      	nop
 80072c4:	e000      	b.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80072c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d10a      	bne.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80072d0:	4b68      	ldr	r3, [pc, #416]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072d4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80072d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072de:	4a65      	ldr	r2, [pc, #404]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072e0:	430b      	orrs	r3, r1
 80072e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072e4:	e003      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80072ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80072fa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80072fe:	2300      	movs	r3, #0
 8007300:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007304:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007308:	460b      	mov	r3, r1
 800730a:	4313      	orrs	r3, r2
 800730c:	d051      	beq.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800730e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007314:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007318:	d035      	beq.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800731a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800731e:	d82e      	bhi.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007320:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007324:	d031      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007326:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800732a:	d828      	bhi.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800732c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007330:	d01a      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007332:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007336:	d822      	bhi.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800733c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007340:	d007      	beq.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007342:	e01c      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007344:	4b4b      	ldr	r3, [pc, #300]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007348:	4a4a      	ldr	r2, [pc, #296]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800734a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800734e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007350:	e01c      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007356:	3308      	adds	r3, #8
 8007358:	2100      	movs	r1, #0
 800735a:	4618      	mov	r0, r3
 800735c:	f002 f940 	bl	80095e0 <RCCEx_PLL2_Config>
 8007360:	4603      	mov	r3, r0
 8007362:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007366:	e011      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800736c:	3328      	adds	r3, #40	@ 0x28
 800736e:	2100      	movs	r1, #0
 8007370:	4618      	mov	r0, r3
 8007372:	f002 f9e7 	bl	8009744 <RCCEx_PLL3_Config>
 8007376:	4603      	mov	r3, r0
 8007378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800737c:	e006      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007384:	e002      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007386:	bf00      	nop
 8007388:	e000      	b.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800738a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800738c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007390:	2b00      	cmp	r3, #0
 8007392:	d10a      	bne.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007394:	4b37      	ldr	r3, [pc, #220]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007398:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800739c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073a2:	4a34      	ldr	r2, [pc, #208]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073a4:	430b      	orrs	r3, r1
 80073a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80073a8:	e003      	b.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80073b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80073be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80073c2:	2300      	movs	r3, #0
 80073c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80073c8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80073cc:	460b      	mov	r3, r1
 80073ce:	4313      	orrs	r3, r2
 80073d0:	d056      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80073d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073dc:	d033      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80073de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073e2:	d82c      	bhi.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80073e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80073e8:	d02f      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80073ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80073ee:	d826      	bhi.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80073f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80073f4:	d02b      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80073f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80073fa:	d820      	bhi.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80073fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007400:	d012      	beq.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007402:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007406:	d81a      	bhi.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007408:	2b00      	cmp	r3, #0
 800740a:	d022      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800740c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007410:	d115      	bne.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007416:	3308      	adds	r3, #8
 8007418:	2101      	movs	r1, #1
 800741a:	4618      	mov	r0, r3
 800741c:	f002 f8e0 	bl	80095e0 <RCCEx_PLL2_Config>
 8007420:	4603      	mov	r3, r0
 8007422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007426:	e015      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800742c:	3328      	adds	r3, #40	@ 0x28
 800742e:	2101      	movs	r1, #1
 8007430:	4618      	mov	r0, r3
 8007432:	f002 f987 	bl	8009744 <RCCEx_PLL3_Config>
 8007436:	4603      	mov	r3, r0
 8007438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800743c:	e00a      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007444:	e006      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007446:	bf00      	nop
 8007448:	e004      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800744a:	bf00      	nop
 800744c:	e002      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800744e:	bf00      	nop
 8007450:	e000      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007452:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007458:	2b00      	cmp	r3, #0
 800745a:	d10d      	bne.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800745c:	4b05      	ldr	r3, [pc, #20]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800745e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007460:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007468:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800746a:	4a02      	ldr	r2, [pc, #8]	@ (8007474 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800746c:	430b      	orrs	r3, r1
 800746e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007470:	e006      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007472:	bf00      	nop
 8007474:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007478:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800747c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007488:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800748c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007490:	2300      	movs	r3, #0
 8007492:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007496:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800749a:	460b      	mov	r3, r1
 800749c:	4313      	orrs	r3, r2
 800749e:	d055      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80074a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80074ac:	d033      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80074ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80074b2:	d82c      	bhi.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80074b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074b8:	d02f      	beq.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80074ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074be:	d826      	bhi.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80074c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80074c4:	d02b      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80074c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80074ca:	d820      	bhi.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80074cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074d0:	d012      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80074d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074d6:	d81a      	bhi.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d022      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80074dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074e0:	d115      	bne.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e6:	3308      	adds	r3, #8
 80074e8:	2101      	movs	r1, #1
 80074ea:	4618      	mov	r0, r3
 80074ec:	f002 f878 	bl	80095e0 <RCCEx_PLL2_Config>
 80074f0:	4603      	mov	r3, r0
 80074f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80074f6:	e015      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80074f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074fc:	3328      	adds	r3, #40	@ 0x28
 80074fe:	2101      	movs	r1, #1
 8007500:	4618      	mov	r0, r3
 8007502:	f002 f91f 	bl	8009744 <RCCEx_PLL3_Config>
 8007506:	4603      	mov	r3, r0
 8007508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800750c:	e00a      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007514:	e006      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007516:	bf00      	nop
 8007518:	e004      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800751a:	bf00      	nop
 800751c:	e002      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800751e:	bf00      	nop
 8007520:	e000      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007522:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007524:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10b      	bne.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800752c:	4ba3      	ldr	r3, [pc, #652]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800752e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007530:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007538:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800753c:	4a9f      	ldr	r2, [pc, #636]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800753e:	430b      	orrs	r3, r1
 8007540:	6593      	str	r3, [r2, #88]	@ 0x58
 8007542:	e003      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007544:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007548:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800754c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007558:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800755c:	2300      	movs	r3, #0
 800755e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007562:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007566:	460b      	mov	r3, r1
 8007568:	4313      	orrs	r3, r2
 800756a:	d037      	beq.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800756c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007572:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007576:	d00e      	beq.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007578:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800757c:	d816      	bhi.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x700>
 800757e:	2b00      	cmp	r3, #0
 8007580:	d018      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007582:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007586:	d111      	bne.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007588:	4b8c      	ldr	r3, [pc, #560]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800758a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758c:	4a8b      	ldr	r2, [pc, #556]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800758e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007592:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007594:	e00f      	b.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800759a:	3308      	adds	r3, #8
 800759c:	2101      	movs	r1, #1
 800759e:	4618      	mov	r0, r3
 80075a0:	f002 f81e 	bl	80095e0 <RCCEx_PLL2_Config>
 80075a4:	4603      	mov	r3, r0
 80075a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80075aa:	e004      	b.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075b2:	e000      	b.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80075b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d10a      	bne.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80075be:	4b7f      	ldr	r3, [pc, #508]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80075c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075cc:	4a7b      	ldr	r2, [pc, #492]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80075ce:	430b      	orrs	r3, r1
 80075d0:	6513      	str	r3, [r2, #80]	@ 0x50
 80075d2:	e003      	b.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80075dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80075e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80075ec:	2300      	movs	r3, #0
 80075ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80075f2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80075f6:	460b      	mov	r3, r1
 80075f8:	4313      	orrs	r3, r2
 80075fa:	d039      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80075fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007602:	2b03      	cmp	r3, #3
 8007604:	d81c      	bhi.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007606:	a201      	add	r2, pc, #4	@ (adr r2, 800760c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760c:	08007649 	.word	0x08007649
 8007610:	0800761d 	.word	0x0800761d
 8007614:	0800762b 	.word	0x0800762b
 8007618:	08007649 	.word	0x08007649
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800761c:	4b67      	ldr	r3, [pc, #412]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800761e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007620:	4a66      	ldr	r2, [pc, #408]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007626:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007628:	e00f      	b.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800762a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800762e:	3308      	adds	r3, #8
 8007630:	2102      	movs	r1, #2
 8007632:	4618      	mov	r0, r3
 8007634:	f001 ffd4 	bl	80095e0 <RCCEx_PLL2_Config>
 8007638:	4603      	mov	r3, r0
 800763a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800763e:	e004      	b.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007646:	e000      	b.n	800764a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007648:	bf00      	nop
    }

    if (ret == HAL_OK)
 800764a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800764e:	2b00      	cmp	r3, #0
 8007650:	d10a      	bne.n	8007668 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007652:	4b5a      	ldr	r3, [pc, #360]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007656:	f023 0103 	bic.w	r1, r3, #3
 800765a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800765e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007660:	4a56      	ldr	r2, [pc, #344]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007662:	430b      	orrs	r3, r1
 8007664:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007666:	e003      	b.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800766c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007678:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800767c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007680:	2300      	movs	r3, #0
 8007682:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007686:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800768a:	460b      	mov	r3, r1
 800768c:	4313      	orrs	r3, r2
 800768e:	f000 809f 	beq.w	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007692:	4b4b      	ldr	r3, [pc, #300]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	4a4a      	ldr	r2, [pc, #296]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800769c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800769e:	f7f9 f893 	bl	80007c8 <HAL_GetTick>
 80076a2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076a6:	e00b      	b.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076a8:	f7f9 f88e 	bl	80007c8 <HAL_GetTick>
 80076ac:	4602      	mov	r2, r0
 80076ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80076b2:	1ad3      	subs	r3, r2, r3
 80076b4:	2b64      	cmp	r3, #100	@ 0x64
 80076b6:	d903      	bls.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076be:	e005      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076c0:	4b3f      	ldr	r3, [pc, #252]	@ (80077c0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d0ed      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80076cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d179      	bne.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80076d4:	4b39      	ldr	r3, [pc, #228]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80076d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80076e0:	4053      	eors	r3, r2
 80076e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d015      	beq.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80076ea:	4b34      	ldr	r3, [pc, #208]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80076f6:	4b31      	ldr	r3, [pc, #196]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076fa:	4a30      	ldr	r2, [pc, #192]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007700:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007702:	4b2e      	ldr	r3, [pc, #184]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007706:	4a2d      	ldr	r2, [pc, #180]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007708:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800770c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800770e:	4a2b      	ldr	r2, [pc, #172]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007710:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007714:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800771e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007722:	d118      	bne.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007724:	f7f9 f850 	bl	80007c8 <HAL_GetTick>
 8007728:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800772c:	e00d      	b.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800772e:	f7f9 f84b 	bl	80007c8 <HAL_GetTick>
 8007732:	4602      	mov	r2, r0
 8007734:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007738:	1ad2      	subs	r2, r2, r3
 800773a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800773e:	429a      	cmp	r2, r3
 8007740:	d903      	bls.n	800774a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007742:	2303      	movs	r3, #3
 8007744:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007748:	e005      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800774a:	4b1c      	ldr	r3, [pc, #112]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800774c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800774e:	f003 0302 	and.w	r3, r3, #2
 8007752:	2b00      	cmp	r3, #0
 8007754:	d0eb      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800775a:	2b00      	cmp	r3, #0
 800775c:	d129      	bne.n	80077b2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800776a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800776e:	d10e      	bne.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007770:	4b12      	ldr	r3, [pc, #72]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800777c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007780:	091a      	lsrs	r2, r3, #4
 8007782:	4b10      	ldr	r3, [pc, #64]	@ (80077c4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007784:	4013      	ands	r3, r2
 8007786:	4a0d      	ldr	r2, [pc, #52]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007788:	430b      	orrs	r3, r1
 800778a:	6113      	str	r3, [r2, #16]
 800778c:	e005      	b.n	800779a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800778e:	4b0b      	ldr	r3, [pc, #44]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007790:	691b      	ldr	r3, [r3, #16]
 8007792:	4a0a      	ldr	r2, [pc, #40]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007794:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007798:	6113      	str	r3, [r2, #16]
 800779a:	4b08      	ldr	r3, [pc, #32]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800779c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800779e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80077aa:	4a04      	ldr	r2, [pc, #16]	@ (80077bc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077ac:	430b      	orrs	r3, r1
 80077ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80077b0:	e00e      	b.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80077b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80077ba:	e009      	b.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80077bc:	58024400 	.word	0x58024400
 80077c0:	58024800 	.word	0x58024800
 80077c4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80077d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d8:	f002 0301 	and.w	r3, r2, #1
 80077dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80077e0:	2300      	movs	r3, #0
 80077e2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80077e6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80077ea:	460b      	mov	r3, r1
 80077ec:	4313      	orrs	r3, r2
 80077ee:	f000 8089 	beq.w	8007904 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80077f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80077f8:	2b28      	cmp	r3, #40	@ 0x28
 80077fa:	d86b      	bhi.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80077fc:	a201      	add	r2, pc, #4	@ (adr r2, 8007804 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80077fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007802:	bf00      	nop
 8007804:	080078dd 	.word	0x080078dd
 8007808:	080078d5 	.word	0x080078d5
 800780c:	080078d5 	.word	0x080078d5
 8007810:	080078d5 	.word	0x080078d5
 8007814:	080078d5 	.word	0x080078d5
 8007818:	080078d5 	.word	0x080078d5
 800781c:	080078d5 	.word	0x080078d5
 8007820:	080078d5 	.word	0x080078d5
 8007824:	080078a9 	.word	0x080078a9
 8007828:	080078d5 	.word	0x080078d5
 800782c:	080078d5 	.word	0x080078d5
 8007830:	080078d5 	.word	0x080078d5
 8007834:	080078d5 	.word	0x080078d5
 8007838:	080078d5 	.word	0x080078d5
 800783c:	080078d5 	.word	0x080078d5
 8007840:	080078d5 	.word	0x080078d5
 8007844:	080078bf 	.word	0x080078bf
 8007848:	080078d5 	.word	0x080078d5
 800784c:	080078d5 	.word	0x080078d5
 8007850:	080078d5 	.word	0x080078d5
 8007854:	080078d5 	.word	0x080078d5
 8007858:	080078d5 	.word	0x080078d5
 800785c:	080078d5 	.word	0x080078d5
 8007860:	080078d5 	.word	0x080078d5
 8007864:	080078dd 	.word	0x080078dd
 8007868:	080078d5 	.word	0x080078d5
 800786c:	080078d5 	.word	0x080078d5
 8007870:	080078d5 	.word	0x080078d5
 8007874:	080078d5 	.word	0x080078d5
 8007878:	080078d5 	.word	0x080078d5
 800787c:	080078d5 	.word	0x080078d5
 8007880:	080078d5 	.word	0x080078d5
 8007884:	080078dd 	.word	0x080078dd
 8007888:	080078d5 	.word	0x080078d5
 800788c:	080078d5 	.word	0x080078d5
 8007890:	080078d5 	.word	0x080078d5
 8007894:	080078d5 	.word	0x080078d5
 8007898:	080078d5 	.word	0x080078d5
 800789c:	080078d5 	.word	0x080078d5
 80078a0:	080078d5 	.word	0x080078d5
 80078a4:	080078dd 	.word	0x080078dd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80078a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ac:	3308      	adds	r3, #8
 80078ae:	2101      	movs	r1, #1
 80078b0:	4618      	mov	r0, r3
 80078b2:	f001 fe95 	bl	80095e0 <RCCEx_PLL2_Config>
 80078b6:	4603      	mov	r3, r0
 80078b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80078bc:	e00f      	b.n	80078de <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80078be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c2:	3328      	adds	r3, #40	@ 0x28
 80078c4:	2101      	movs	r1, #1
 80078c6:	4618      	mov	r0, r3
 80078c8:	f001 ff3c 	bl	8009744 <RCCEx_PLL3_Config>
 80078cc:	4603      	mov	r3, r0
 80078ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80078d2:	e004      	b.n	80078de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078da:	e000      	b.n	80078de <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80078dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d10a      	bne.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80078e6:	4bbf      	ldr	r3, [pc, #764]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80078e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ea:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80078ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80078f4:	4abb      	ldr	r2, [pc, #748]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80078f6:	430b      	orrs	r3, r1
 80078f8:	6553      	str	r3, [r2, #84]	@ 0x54
 80078fa:	e003      	b.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007900:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790c:	f002 0302 	and.w	r3, r2, #2
 8007910:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007914:	2300      	movs	r3, #0
 8007916:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800791a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800791e:	460b      	mov	r3, r1
 8007920:	4313      	orrs	r3, r2
 8007922:	d041      	beq.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007928:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800792a:	2b05      	cmp	r3, #5
 800792c:	d824      	bhi.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800792e:	a201      	add	r2, pc, #4	@ (adr r2, 8007934 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007934:	08007981 	.word	0x08007981
 8007938:	0800794d 	.word	0x0800794d
 800793c:	08007963 	.word	0x08007963
 8007940:	08007981 	.word	0x08007981
 8007944:	08007981 	.word	0x08007981
 8007948:	08007981 	.word	0x08007981
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800794c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007950:	3308      	adds	r3, #8
 8007952:	2101      	movs	r1, #1
 8007954:	4618      	mov	r0, r3
 8007956:	f001 fe43 	bl	80095e0 <RCCEx_PLL2_Config>
 800795a:	4603      	mov	r3, r0
 800795c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007960:	e00f      	b.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007966:	3328      	adds	r3, #40	@ 0x28
 8007968:	2101      	movs	r1, #1
 800796a:	4618      	mov	r0, r3
 800796c:	f001 feea 	bl	8009744 <RCCEx_PLL3_Config>
 8007970:	4603      	mov	r3, r0
 8007972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007976:	e004      	b.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007978:	2301      	movs	r3, #1
 800797a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800797e:	e000      	b.n	8007982 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007980:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007986:	2b00      	cmp	r3, #0
 8007988:	d10a      	bne.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800798a:	4b96      	ldr	r3, [pc, #600]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800798c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800798e:	f023 0107 	bic.w	r1, r3, #7
 8007992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007996:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007998:	4a92      	ldr	r2, [pc, #584]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800799a:	430b      	orrs	r3, r1
 800799c:	6553      	str	r3, [r2, #84]	@ 0x54
 800799e:	e003      	b.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80079a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b0:	f002 0304 	and.w	r3, r2, #4
 80079b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80079b8:	2300      	movs	r3, #0
 80079ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80079be:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80079c2:	460b      	mov	r3, r1
 80079c4:	4313      	orrs	r3, r2
 80079c6:	d044      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80079c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80079d0:	2b05      	cmp	r3, #5
 80079d2:	d825      	bhi.n	8007a20 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80079d4:	a201      	add	r2, pc, #4	@ (adr r2, 80079dc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80079d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079da:	bf00      	nop
 80079dc:	08007a29 	.word	0x08007a29
 80079e0:	080079f5 	.word	0x080079f5
 80079e4:	08007a0b 	.word	0x08007a0b
 80079e8:	08007a29 	.word	0x08007a29
 80079ec:	08007a29 	.word	0x08007a29
 80079f0:	08007a29 	.word	0x08007a29
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f8:	3308      	adds	r3, #8
 80079fa:	2101      	movs	r1, #1
 80079fc:	4618      	mov	r0, r3
 80079fe:	f001 fdef 	bl	80095e0 <RCCEx_PLL2_Config>
 8007a02:	4603      	mov	r3, r0
 8007a04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007a08:	e00f      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a0e:	3328      	adds	r3, #40	@ 0x28
 8007a10:	2101      	movs	r1, #1
 8007a12:	4618      	mov	r0, r3
 8007a14:	f001 fe96 	bl	8009744 <RCCEx_PLL3_Config>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007a1e:	e004      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a26:	e000      	b.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007a28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10b      	bne.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a32:	4b6c      	ldr	r3, [pc, #432]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a36:	f023 0107 	bic.w	r1, r3, #7
 8007a3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007a42:	4a68      	ldr	r2, [pc, #416]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a44:	430b      	orrs	r3, r1
 8007a46:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a48:	e003      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5a:	f002 0320 	and.w	r3, r2, #32
 8007a5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007a62:	2300      	movs	r3, #0
 8007a64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007a68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	d055      	beq.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a7e:	d033      	beq.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007a80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a84:	d82c      	bhi.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a8a:	d02f      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a90:	d826      	bhi.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007a92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a96:	d02b      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007a98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007a9c:	d820      	bhi.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007a9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007aa2:	d012      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007aa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007aa8:	d81a      	bhi.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d022      	beq.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007aae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ab2:	d115      	bne.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ab8:	3308      	adds	r3, #8
 8007aba:	2100      	movs	r1, #0
 8007abc:	4618      	mov	r0, r3
 8007abe:	f001 fd8f 	bl	80095e0 <RCCEx_PLL2_Config>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007ac8:	e015      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ace:	3328      	adds	r3, #40	@ 0x28
 8007ad0:	2102      	movs	r1, #2
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f001 fe36 	bl	8009744 <RCCEx_PLL3_Config>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007ade:	e00a      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ae6:	e006      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007ae8:	bf00      	nop
 8007aea:	e004      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007aec:	bf00      	nop
 8007aee:	e002      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007af0:	bf00      	nop
 8007af2:	e000      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007af4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007af6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d10b      	bne.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007afe:	4b39      	ldr	r3, [pc, #228]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b02:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b0e:	4a35      	ldr	r2, [pc, #212]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b10:	430b      	orrs	r3, r1
 8007b12:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b14:	e003      	b.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b26:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007b2e:	2300      	movs	r3, #0
 8007b30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007b34:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007b38:	460b      	mov	r3, r1
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	d058      	beq.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007b46:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007b4a:	d033      	beq.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007b4c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007b50:	d82c      	bhi.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b56:	d02f      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007b58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b5c:	d826      	bhi.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007b5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b62:	d02b      	beq.n	8007bbc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007b64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b68:	d820      	bhi.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007b6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b6e:	d012      	beq.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007b70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b74:	d81a      	bhi.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d022      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007b7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b7e:	d115      	bne.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b84:	3308      	adds	r3, #8
 8007b86:	2100      	movs	r1, #0
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f001 fd29 	bl	80095e0 <RCCEx_PLL2_Config>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007b94:	e015      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b9a:	3328      	adds	r3, #40	@ 0x28
 8007b9c:	2102      	movs	r1, #2
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f001 fdd0 	bl	8009744 <RCCEx_PLL3_Config>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007baa:	e00a      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bac:	2301      	movs	r3, #1
 8007bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bb2:	e006      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007bb4:	bf00      	nop
 8007bb6:	e004      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007bb8:	bf00      	nop
 8007bba:	e002      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007bbc:	bf00      	nop
 8007bbe:	e000      	b.n	8007bc2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007bc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d10e      	bne.n	8007be8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007bca:	4b06      	ldr	r3, [pc, #24]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bce:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007bda:	4a02      	ldr	r2, [pc, #8]	@ (8007be4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bdc:	430b      	orrs	r3, r1
 8007bde:	6593      	str	r3, [r2, #88]	@ 0x58
 8007be0:	e006      	b.n	8007bf0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007be2:	bf00      	nop
 8007be4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007be8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007bfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c00:	2300      	movs	r3, #0
 8007c02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c06:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	d055      	beq.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007c18:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007c1c:	d033      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007c1e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007c22:	d82c      	bhi.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c28:	d02f      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007c2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c2e:	d826      	bhi.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c30:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007c34:	d02b      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007c36:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007c3a:	d820      	bhi.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c40:	d012      	beq.n	8007c68 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007c42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c46:	d81a      	bhi.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d022      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007c4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c50:	d115      	bne.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c56:	3308      	adds	r3, #8
 8007c58:	2100      	movs	r1, #0
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f001 fcc0 	bl	80095e0 <RCCEx_PLL2_Config>
 8007c60:	4603      	mov	r3, r0
 8007c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007c66:	e015      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c6c:	3328      	adds	r3, #40	@ 0x28
 8007c6e:	2102      	movs	r1, #2
 8007c70:	4618      	mov	r0, r3
 8007c72:	f001 fd67 	bl	8009744 <RCCEx_PLL3_Config>
 8007c76:	4603      	mov	r3, r0
 8007c78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007c7c:	e00a      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c84:	e006      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007c86:	bf00      	nop
 8007c88:	e004      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007c8a:	bf00      	nop
 8007c8c:	e002      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007c8e:	bf00      	nop
 8007c90:	e000      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007c92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d10b      	bne.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007c9c:	4ba1      	ldr	r3, [pc, #644]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ca0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ca8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007cac:	4a9d      	ldr	r2, [pc, #628]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007cae:	430b      	orrs	r3, r1
 8007cb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cb2:	e003      	b.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc4:	f002 0308 	and.w	r3, r2, #8
 8007cc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ccc:	2300      	movs	r3, #0
 8007cce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007cd2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	d01e      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ce8:	d10c      	bne.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cee:	3328      	adds	r3, #40	@ 0x28
 8007cf0:	2102      	movs	r1, #2
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f001 fd26 	bl	8009744 <RCCEx_PLL3_Config>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d002      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007cfe:	2301      	movs	r3, #1
 8007d00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007d04:	4b87      	ldr	r3, [pc, #540]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d08:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d14:	4a83      	ldr	r2, [pc, #524]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d16:	430b      	orrs	r3, r1
 8007d18:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d22:	f002 0310 	and.w	r3, r2, #16
 8007d26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007d30:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007d34:	460b      	mov	r3, r1
 8007d36:	4313      	orrs	r3, r2
 8007d38:	d01e      	beq.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d46:	d10c      	bne.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d4c:	3328      	adds	r3, #40	@ 0x28
 8007d4e:	2102      	movs	r1, #2
 8007d50:	4618      	mov	r0, r3
 8007d52:	f001 fcf7 	bl	8009744 <RCCEx_PLL3_Config>
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007d62:	4b70      	ldr	r3, [pc, #448]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d66:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d72:	4a6c      	ldr	r2, [pc, #432]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d74:	430b      	orrs	r3, r1
 8007d76:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007d78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d80:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007d84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d88:	2300      	movs	r3, #0
 8007d8a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d8e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007d92:	460b      	mov	r3, r1
 8007d94:	4313      	orrs	r3, r2
 8007d96:	d03e      	beq.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007da0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007da4:	d022      	beq.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007da6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007daa:	d81b      	bhi.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d003      	beq.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007db4:	d00b      	beq.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007db6:	e015      	b.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dbc:	3308      	adds	r3, #8
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f001 fc0d 	bl	80095e0 <RCCEx_PLL2_Config>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007dcc:	e00f      	b.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dd2:	3328      	adds	r3, #40	@ 0x28
 8007dd4:	2102      	movs	r1, #2
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f001 fcb4 	bl	8009744 <RCCEx_PLL3_Config>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007de2:	e004      	b.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007dea:	e000      	b.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007dec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d10b      	bne.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007df6:	4b4b      	ldr	r3, [pc, #300]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007dfa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007e06:	4a47      	ldr	r2, [pc, #284]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e08:	430b      	orrs	r3, r1
 8007e0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e0c:	e003      	b.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007e22:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e24:	2300      	movs	r3, #0
 8007e26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007e28:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	d03b      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e3a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007e3e:	d01f      	beq.n	8007e80 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007e40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007e44:	d818      	bhi.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007e46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e4a:	d003      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007e4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e50:	d007      	beq.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007e52:	e011      	b.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e54:	4b33      	ldr	r3, [pc, #204]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e58:	4a32      	ldr	r2, [pc, #200]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007e60:	e00f      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e66:	3328      	adds	r3, #40	@ 0x28
 8007e68:	2101      	movs	r1, #1
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f001 fc6a 	bl	8009744 <RCCEx_PLL3_Config>
 8007e70:	4603      	mov	r3, r0
 8007e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007e76:	e004      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e7e:	e000      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007e80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d10b      	bne.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007e8a:	4b26      	ldr	r3, [pc, #152]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e8e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e9a:	4a22      	ldr	r2, [pc, #136]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e9c:	430b      	orrs	r3, r1
 8007e9e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ea0:	e003      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ea2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ea6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007eb6:	673b      	str	r3, [r7, #112]	@ 0x70
 8007eb8:	2300      	movs	r3, #0
 8007eba:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ebc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	d034      	beq.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d003      	beq.n	8007ed8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ed4:	d007      	beq.n	8007ee6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007ed6:	e011      	b.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ed8:	4b12      	ldr	r3, [pc, #72]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007edc:	4a11      	ldr	r2, [pc, #68]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ede:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007ee4:	e00e      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eea:	3308      	adds	r3, #8
 8007eec:	2102      	movs	r1, #2
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f001 fb76 	bl	80095e0 <RCCEx_PLL2_Config>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007efa:	e003      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d10d      	bne.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007f0c:	4b05      	ldr	r3, [pc, #20]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007f10:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f1a:	4a02      	ldr	r2, [pc, #8]	@ (8007f24 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f1c:	430b      	orrs	r3, r1
 8007f1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007f20:	e006      	b.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007f22:	bf00      	nop
 8007f24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f38:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007f3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f3e:	2300      	movs	r3, #0
 8007f40:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f42:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007f46:	460b      	mov	r3, r1
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	d00c      	beq.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f50:	3328      	adds	r3, #40	@ 0x28
 8007f52:	2102      	movs	r1, #2
 8007f54:	4618      	mov	r0, r3
 8007f56:	f001 fbf5 	bl	8009744 <RCCEx_PLL3_Config>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d002      	beq.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f6e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007f72:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f74:	2300      	movs	r3, #0
 8007f76:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f78:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007f7c:	460b      	mov	r3, r1
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	d038      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007f8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f8e:	d018      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007f90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f94:	d811      	bhi.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007f96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f9a:	d014      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fa0:	d80b      	bhi.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d011      	beq.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007fa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007faa:	d106      	bne.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fac:	4bc3      	ldr	r3, [pc, #780]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb0:	4ac2      	ldr	r2, [pc, #776]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007fb8:	e008      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fc0:	e004      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007fc2:	bf00      	nop
 8007fc4:	e002      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007fc6:	bf00      	nop
 8007fc8:	e000      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007fca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10b      	bne.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007fd4:	4bb9      	ldr	r3, [pc, #740]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fd8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fe4:	4ab5      	ldr	r2, [pc, #724]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007fe6:	430b      	orrs	r3, r1
 8007fe8:	6553      	str	r3, [r2, #84]	@ 0x54
 8007fea:	e003      	b.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ff0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008000:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008002:	2300      	movs	r3, #0
 8008004:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008006:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800800a:	460b      	mov	r3, r1
 800800c:	4313      	orrs	r3, r2
 800800e:	d009      	beq.n	8008024 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008010:	4baa      	ldr	r3, [pc, #680]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008014:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800801c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800801e:	4aa7      	ldr	r2, [pc, #668]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008020:	430b      	orrs	r3, r1
 8008022:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008030:	653b      	str	r3, [r7, #80]	@ 0x50
 8008032:	2300      	movs	r3, #0
 8008034:	657b      	str	r3, [r7, #84]	@ 0x54
 8008036:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800803a:	460b      	mov	r3, r1
 800803c:	4313      	orrs	r3, r2
 800803e:	d00a      	beq.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008040:	4b9e      	ldr	r3, [pc, #632]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800804c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008050:	4a9a      	ldr	r2, [pc, #616]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008052:	430b      	orrs	r3, r1
 8008054:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800805a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008062:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008064:	2300      	movs	r3, #0
 8008066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008068:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800806c:	460b      	mov	r3, r1
 800806e:	4313      	orrs	r3, r2
 8008070:	d009      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008072:	4b92      	ldr	r3, [pc, #584]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008074:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008076:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800807a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800807e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008080:	4a8e      	ldr	r2, [pc, #568]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008082:	430b      	orrs	r3, r1
 8008084:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800808a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008092:	643b      	str	r3, [r7, #64]	@ 0x40
 8008094:	2300      	movs	r3, #0
 8008096:	647b      	str	r3, [r7, #68]	@ 0x44
 8008098:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800809c:	460b      	mov	r3, r1
 800809e:	4313      	orrs	r3, r2
 80080a0:	d00e      	beq.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80080a2:	4b86      	ldr	r3, [pc, #536]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	4a85      	ldr	r2, [pc, #532]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080a8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80080ac:	6113      	str	r3, [r2, #16]
 80080ae:	4b83      	ldr	r3, [pc, #524]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080b0:	6919      	ldr	r1, [r3, #16]
 80080b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080b6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80080ba:	4a80      	ldr	r2, [pc, #512]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080bc:	430b      	orrs	r3, r1
 80080be:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80080c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80080cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80080ce:	2300      	movs	r3, #0
 80080d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080d2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80080d6:	460b      	mov	r3, r1
 80080d8:	4313      	orrs	r3, r2
 80080da:	d009      	beq.n	80080f0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80080dc:	4b77      	ldr	r3, [pc, #476]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080e0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80080e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ea:	4a74      	ldr	r2, [pc, #464]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080ec:	430b      	orrs	r3, r1
 80080ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80080f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80080fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80080fe:	2300      	movs	r3, #0
 8008100:	637b      	str	r3, [r7, #52]	@ 0x34
 8008102:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008106:	460b      	mov	r3, r1
 8008108:	4313      	orrs	r3, r2
 800810a:	d00a      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800810c:	4b6b      	ldr	r3, [pc, #428]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800810e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008110:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008118:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800811c:	4a67      	ldr	r2, [pc, #412]	@ (80082bc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800811e:	430b      	orrs	r3, r1
 8008120:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008122:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812a:	2100      	movs	r1, #0
 800812c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008134:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008138:	460b      	mov	r3, r1
 800813a:	4313      	orrs	r3, r2
 800813c:	d011      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800813e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008142:	3308      	adds	r3, #8
 8008144:	2100      	movs	r1, #0
 8008146:	4618      	mov	r0, r3
 8008148:	f001 fa4a 	bl	80095e0 <RCCEx_PLL2_Config>
 800814c:	4603      	mov	r3, r0
 800814e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008156:	2b00      	cmp	r3, #0
 8008158:	d003      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800815a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800815e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816a:	2100      	movs	r1, #0
 800816c:	6239      	str	r1, [r7, #32]
 800816e:	f003 0302 	and.w	r3, r3, #2
 8008172:	627b      	str	r3, [r7, #36]	@ 0x24
 8008174:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008178:	460b      	mov	r3, r1
 800817a:	4313      	orrs	r3, r2
 800817c:	d011      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800817e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008182:	3308      	adds	r3, #8
 8008184:	2101      	movs	r1, #1
 8008186:	4618      	mov	r0, r3
 8008188:	f001 fa2a 	bl	80095e0 <RCCEx_PLL2_Config>
 800818c:	4603      	mov	r3, r0
 800818e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008196:	2b00      	cmp	r3, #0
 8008198:	d003      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800819a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800819e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80081a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081aa:	2100      	movs	r1, #0
 80081ac:	61b9      	str	r1, [r7, #24]
 80081ae:	f003 0304 	and.w	r3, r3, #4
 80081b2:	61fb      	str	r3, [r7, #28]
 80081b4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80081b8:	460b      	mov	r3, r1
 80081ba:	4313      	orrs	r3, r2
 80081bc:	d011      	beq.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80081be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081c2:	3308      	adds	r3, #8
 80081c4:	2102      	movs	r1, #2
 80081c6:	4618      	mov	r0, r3
 80081c8:	f001 fa0a 	bl	80095e0 <RCCEx_PLL2_Config>
 80081cc:	4603      	mov	r3, r0
 80081ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80081d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d003      	beq.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80081e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ea:	2100      	movs	r1, #0
 80081ec:	6139      	str	r1, [r7, #16]
 80081ee:	f003 0308 	and.w	r3, r3, #8
 80081f2:	617b      	str	r3, [r7, #20]
 80081f4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80081f8:	460b      	mov	r3, r1
 80081fa:	4313      	orrs	r3, r2
 80081fc:	d011      	beq.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80081fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008202:	3328      	adds	r3, #40	@ 0x28
 8008204:	2100      	movs	r1, #0
 8008206:	4618      	mov	r0, r3
 8008208:	f001 fa9c 	bl	8009744 <RCCEx_PLL3_Config>
 800820c:	4603      	mov	r3, r0
 800820e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008216:	2b00      	cmp	r3, #0
 8008218:	d003      	beq.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800821a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800821e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822a:	2100      	movs	r1, #0
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	f003 0310 	and.w	r3, r3, #16
 8008232:	60fb      	str	r3, [r7, #12]
 8008234:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008238:	460b      	mov	r3, r1
 800823a:	4313      	orrs	r3, r2
 800823c:	d011      	beq.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800823e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008242:	3328      	adds	r3, #40	@ 0x28
 8008244:	2101      	movs	r1, #1
 8008246:	4618      	mov	r0, r3
 8008248:	f001 fa7c 	bl	8009744 <RCCEx_PLL3_Config>
 800824c:	4603      	mov	r3, r0
 800824e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008256:	2b00      	cmp	r3, #0
 8008258:	d003      	beq.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800825a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800825e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800826a:	2100      	movs	r1, #0
 800826c:	6039      	str	r1, [r7, #0]
 800826e:	f003 0320 	and.w	r3, r3, #32
 8008272:	607b      	str	r3, [r7, #4]
 8008274:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008278:	460b      	mov	r3, r1
 800827a:	4313      	orrs	r3, r2
 800827c:	d011      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800827e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008282:	3328      	adds	r3, #40	@ 0x28
 8008284:	2102      	movs	r1, #2
 8008286:	4618      	mov	r0, r3
 8008288:	f001 fa5c 	bl	8009744 <RCCEx_PLL3_Config>
 800828c:	4603      	mov	r3, r0
 800828e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008296:	2b00      	cmp	r3, #0
 8008298:	d003      	beq.n	80082a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800829a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800829e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80082a2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d101      	bne.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80082aa:	2300      	movs	r3, #0
 80082ac:	e000      	b.n	80082b0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80082b6:	46bd      	mov	sp, r7
 80082b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082bc:	58024400 	.word	0x58024400

080082c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b090      	sub	sp, #64	@ 0x40
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80082ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ce:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80082d2:	430b      	orrs	r3, r1
 80082d4:	f040 8094 	bne.w	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80082d8:	4b9e      	ldr	r3, [pc, #632]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80082da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082dc:	f003 0307 	and.w	r3, r3, #7
 80082e0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80082e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e4:	2b04      	cmp	r3, #4
 80082e6:	f200 8087 	bhi.w	80083f8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80082ea:	a201      	add	r2, pc, #4	@ (adr r2, 80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80082ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f0:	08008305 	.word	0x08008305
 80082f4:	0800832d 	.word	0x0800832d
 80082f8:	08008355 	.word	0x08008355
 80082fc:	080083f1 	.word	0x080083f1
 8008300:	0800837d 	.word	0x0800837d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008304:	4b93      	ldr	r3, [pc, #588]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800830c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008310:	d108      	bne.n	8008324 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008316:	4618      	mov	r0, r3
 8008318:	f001 f810 	bl	800933c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800831c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800831e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008320:	f000 bd45 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008324:	2300      	movs	r3, #0
 8008326:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008328:	f000 bd41 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800832c:	4b89      	ldr	r3, [pc, #548]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008334:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008338:	d108      	bne.n	800834c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800833a:	f107 0318 	add.w	r3, r7, #24
 800833e:	4618      	mov	r0, r3
 8008340:	f000 fd54 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008344:	69bb      	ldr	r3, [r7, #24]
 8008346:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008348:	f000 bd31 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800834c:	2300      	movs	r3, #0
 800834e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008350:	f000 bd2d 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008354:	4b7f      	ldr	r3, [pc, #508]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800835c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008360:	d108      	bne.n	8008374 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008362:	f107 030c 	add.w	r3, r7, #12
 8008366:	4618      	mov	r0, r3
 8008368:	f000 fe94 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008370:	f000 bd1d 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008374:	2300      	movs	r3, #0
 8008376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008378:	f000 bd19 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800837c:	4b75      	ldr	r3, [pc, #468]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800837e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008380:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008384:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008386:	4b73      	ldr	r3, [pc, #460]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0304 	and.w	r3, r3, #4
 800838e:	2b04      	cmp	r3, #4
 8008390:	d10c      	bne.n	80083ac <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008394:	2b00      	cmp	r3, #0
 8008396:	d109      	bne.n	80083ac <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008398:	4b6e      	ldr	r3, [pc, #440]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	08db      	lsrs	r3, r3, #3
 800839e:	f003 0303 	and.w	r3, r3, #3
 80083a2:	4a6d      	ldr	r2, [pc, #436]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80083a4:	fa22 f303 	lsr.w	r3, r2, r3
 80083a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083aa:	e01f      	b.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083ac:	4b69      	ldr	r3, [pc, #420]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083b8:	d106      	bne.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80083ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083c0:	d102      	bne.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80083c2:	4b66      	ldr	r3, [pc, #408]	@ (800855c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80083c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083c6:	e011      	b.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80083c8:	4b62      	ldr	r3, [pc, #392]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083d4:	d106      	bne.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80083d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083dc:	d102      	bne.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80083de:	4b60      	ldr	r3, [pc, #384]	@ (8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80083e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083e2:	e003      	b.n	80083ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80083e4:	2300      	movs	r3, #0
 80083e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80083e8:	f000 bce1 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80083ec:	f000 bcdf 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80083f0:	4b5c      	ldr	r3, [pc, #368]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80083f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083f4:	f000 bcdb 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80083f8:	2300      	movs	r3, #0
 80083fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083fc:	f000 bcd7 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008400:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008404:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008408:	430b      	orrs	r3, r1
 800840a:	f040 80ad 	bne.w	8008568 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800840e:	4b51      	ldr	r3, [pc, #324]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008412:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008416:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800841e:	d056      	beq.n	80084ce <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008422:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008426:	f200 8090 	bhi.w	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800842a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842c:	2bc0      	cmp	r3, #192	@ 0xc0
 800842e:	f000 8088 	beq.w	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008434:	2bc0      	cmp	r3, #192	@ 0xc0
 8008436:	f200 8088 	bhi.w	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800843a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800843c:	2b80      	cmp	r3, #128	@ 0x80
 800843e:	d032      	beq.n	80084a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008442:	2b80      	cmp	r3, #128	@ 0x80
 8008444:	f200 8081 	bhi.w	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844a:	2b00      	cmp	r3, #0
 800844c:	d003      	beq.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800844e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008450:	2b40      	cmp	r3, #64	@ 0x40
 8008452:	d014      	beq.n	800847e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008454:	e079      	b.n	800854a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008456:	4b3f      	ldr	r3, [pc, #252]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800845e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008462:	d108      	bne.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008464:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008468:	4618      	mov	r0, r3
 800846a:	f000 ff67 	bl	800933c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800846e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008470:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008472:	f000 bc9c 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008476:	2300      	movs	r3, #0
 8008478:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800847a:	f000 bc98 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800847e:	4b35      	ldr	r3, [pc, #212]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008486:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800848a:	d108      	bne.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800848c:	f107 0318 	add.w	r3, r7, #24
 8008490:	4618      	mov	r0, r3
 8008492:	f000 fcab 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008496:	69bb      	ldr	r3, [r7, #24]
 8008498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800849a:	f000 bc88 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800849e:	2300      	movs	r3, #0
 80084a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084a2:	f000 bc84 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084a6:	4b2b      	ldr	r3, [pc, #172]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084b2:	d108      	bne.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084b4:	f107 030c 	add.w	r3, r7, #12
 80084b8:	4618      	mov	r0, r3
 80084ba:	f000 fdeb 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084c2:	f000 bc74 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084c6:	2300      	movs	r3, #0
 80084c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084ca:	f000 bc70 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80084ce:	4b21      	ldr	r3, [pc, #132]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80084d6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084d8:	4b1e      	ldr	r3, [pc, #120]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0304 	and.w	r3, r3, #4
 80084e0:	2b04      	cmp	r3, #4
 80084e2:	d10c      	bne.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80084e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d109      	bne.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084ea:	4b1a      	ldr	r3, [pc, #104]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	08db      	lsrs	r3, r3, #3
 80084f0:	f003 0303 	and.w	r3, r3, #3
 80084f4:	4a18      	ldr	r2, [pc, #96]	@ (8008558 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80084f6:	fa22 f303 	lsr.w	r3, r2, r3
 80084fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084fc:	e01f      	b.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80084fe:	4b15      	ldr	r3, [pc, #84]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800850a:	d106      	bne.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800850c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800850e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008512:	d102      	bne.n	800851a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008514:	4b11      	ldr	r3, [pc, #68]	@ (800855c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008516:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008518:	e011      	b.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800851a:	4b0e      	ldr	r3, [pc, #56]	@ (8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008522:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008526:	d106      	bne.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800852a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800852e:	d102      	bne.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008530:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008532:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008534:	e003      	b.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008536:	2300      	movs	r3, #0
 8008538:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800853a:	f000 bc38 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800853e:	f000 bc36 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008542:	4b08      	ldr	r3, [pc, #32]	@ (8008564 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008546:	f000 bc32 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800854a:	2300      	movs	r3, #0
 800854c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800854e:	f000 bc2e 	b.w	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008552:	bf00      	nop
 8008554:	58024400 	.word	0x58024400
 8008558:	03d09000 	.word	0x03d09000
 800855c:	003d0900 	.word	0x003d0900
 8008560:	017d7840 	.word	0x017d7840
 8008564:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008568:	e9d7 2300 	ldrd	r2, r3, [r7]
 800856c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008570:	430b      	orrs	r3, r1
 8008572:	f040 809c 	bne.w	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008576:	4b9e      	ldr	r3, [pc, #632]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800857a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800857e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008582:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008586:	d054      	beq.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800858e:	f200 808b 	bhi.w	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008594:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008598:	f000 8083 	beq.w	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800859c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80085a2:	f200 8081 	bhi.w	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085ac:	d02f      	beq.n	800860e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80085ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085b4:	d878      	bhi.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80085b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d004      	beq.n	80085c6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80085bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085c2:	d012      	beq.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80085c4:	e070      	b.n	80086a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80085c6:	4b8a      	ldr	r3, [pc, #552]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085d2:	d107      	bne.n	80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085d8:	4618      	mov	r0, r3
 80085da:	f000 feaf 	bl	800933c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085e2:	e3e4      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085e4:	2300      	movs	r3, #0
 80085e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085e8:	e3e1      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085ea:	4b81      	ldr	r3, [pc, #516]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085f6:	d107      	bne.n	8008608 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085f8:	f107 0318 	add.w	r3, r7, #24
 80085fc:	4618      	mov	r0, r3
 80085fe:	f000 fbf5 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008606:	e3d2      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008608:	2300      	movs	r3, #0
 800860a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800860c:	e3cf      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800860e:	4b78      	ldr	r3, [pc, #480]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008616:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800861a:	d107      	bne.n	800862c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800861c:	f107 030c 	add.w	r3, r7, #12
 8008620:	4618      	mov	r0, r3
 8008622:	f000 fd37 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800862a:	e3c0      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800862c:	2300      	movs	r3, #0
 800862e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008630:	e3bd      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008632:	4b6f      	ldr	r3, [pc, #444]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008636:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800863a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800863c:	4b6c      	ldr	r3, [pc, #432]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f003 0304 	and.w	r3, r3, #4
 8008644:	2b04      	cmp	r3, #4
 8008646:	d10c      	bne.n	8008662 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800864a:	2b00      	cmp	r3, #0
 800864c:	d109      	bne.n	8008662 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800864e:	4b68      	ldr	r3, [pc, #416]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	08db      	lsrs	r3, r3, #3
 8008654:	f003 0303 	and.w	r3, r3, #3
 8008658:	4a66      	ldr	r2, [pc, #408]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800865a:	fa22 f303 	lsr.w	r3, r2, r3
 800865e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008660:	e01e      	b.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008662:	4b63      	ldr	r3, [pc, #396]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800866a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800866e:	d106      	bne.n	800867e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008672:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008676:	d102      	bne.n	800867e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008678:	4b5f      	ldr	r3, [pc, #380]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800867a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800867c:	e010      	b.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800867e:	4b5c      	ldr	r3, [pc, #368]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008686:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800868a:	d106      	bne.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800868c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800868e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008692:	d102      	bne.n	800869a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008694:	4b59      	ldr	r3, [pc, #356]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008696:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008698:	e002      	b.n	80086a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800869a:	2300      	movs	r3, #0
 800869c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800869e:	e386      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80086a0:	e385      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80086a2:	4b57      	ldr	r3, [pc, #348]	@ (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80086a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086a6:	e382      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80086a8:	2300      	movs	r3, #0
 80086aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086ac:	e37f      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80086ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086b2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80086b6:	430b      	orrs	r3, r1
 80086b8:	f040 80a7 	bne.w	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80086bc:	4b4c      	ldr	r3, [pc, #304]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086c0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80086c4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80086c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086cc:	d055      	beq.n	800877a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80086ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80086d4:	f200 8096 	bhi.w	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80086de:	f000 8084 	beq.w	80087ea <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80086e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80086e8:	f200 808c 	bhi.w	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80086ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086f2:	d030      	beq.n	8008756 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80086f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086fa:	f200 8083 	bhi.w	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80086fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008700:	2b00      	cmp	r3, #0
 8008702:	d004      	beq.n	800870e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008706:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800870a:	d012      	beq.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800870c:	e07a      	b.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800870e:	4b38      	ldr	r3, [pc, #224]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008716:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800871a:	d107      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800871c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008720:	4618      	mov	r0, r3
 8008722:	f000 fe0b 	bl	800933c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800872a:	e340      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800872c:	2300      	movs	r3, #0
 800872e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008730:	e33d      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008732:	4b2f      	ldr	r3, [pc, #188]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800873a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800873e:	d107      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008740:	f107 0318 	add.w	r3, r7, #24
 8008744:	4618      	mov	r0, r3
 8008746:	f000 fb51 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800874a:	69bb      	ldr	r3, [r7, #24]
 800874c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800874e:	e32e      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008750:	2300      	movs	r3, #0
 8008752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008754:	e32b      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008756:	4b26      	ldr	r3, [pc, #152]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800875e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008762:	d107      	bne.n	8008774 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008764:	f107 030c 	add.w	r3, r7, #12
 8008768:	4618      	mov	r0, r3
 800876a:	f000 fc93 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008772:	e31c      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008774:	2300      	movs	r3, #0
 8008776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008778:	e319      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800877a:	4b1d      	ldr	r3, [pc, #116]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800877c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800877e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008782:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008784:	4b1a      	ldr	r3, [pc, #104]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f003 0304 	and.w	r3, r3, #4
 800878c:	2b04      	cmp	r3, #4
 800878e:	d10c      	bne.n	80087aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008792:	2b00      	cmp	r3, #0
 8008794:	d109      	bne.n	80087aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008796:	4b16      	ldr	r3, [pc, #88]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	08db      	lsrs	r3, r3, #3
 800879c:	f003 0303 	and.w	r3, r3, #3
 80087a0:	4a14      	ldr	r2, [pc, #80]	@ (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80087a2:	fa22 f303 	lsr.w	r3, r2, r3
 80087a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087a8:	e01e      	b.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087aa:	4b11      	ldr	r3, [pc, #68]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087b6:	d106      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80087b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087be:	d102      	bne.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80087c0:	4b0d      	ldr	r3, [pc, #52]	@ (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80087c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087c4:	e010      	b.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80087c6:	4b0a      	ldr	r3, [pc, #40]	@ (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087d2:	d106      	bne.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80087d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087da:	d102      	bne.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80087dc:	4b07      	ldr	r3, [pc, #28]	@ (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80087de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087e0:	e002      	b.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80087e2:	2300      	movs	r3, #0
 80087e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80087e6:	e2e2      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80087e8:	e2e1      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80087ea:	4b05      	ldr	r3, [pc, #20]	@ (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80087ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087ee:	e2de      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80087f0:	58024400 	.word	0x58024400
 80087f4:	03d09000 	.word	0x03d09000
 80087f8:	003d0900 	.word	0x003d0900
 80087fc:	017d7840 	.word	0x017d7840
 8008800:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008804:	2300      	movs	r3, #0
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008808:	e2d1      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800880a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800880e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008812:	430b      	orrs	r3, r1
 8008814:	f040 809c 	bne.w	8008950 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008818:	4b93      	ldr	r3, [pc, #588]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800881a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800881c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008820:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008824:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008828:	d054      	beq.n	80088d4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800882a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008830:	f200 808b 	bhi.w	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008836:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800883a:	f000 8083 	beq.w	8008944 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800883e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008840:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008844:	f200 8081 	bhi.w	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800884e:	d02f      	beq.n	80088b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008856:	d878      	bhi.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800885a:	2b00      	cmp	r3, #0
 800885c:	d004      	beq.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800885e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008864:	d012      	beq.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8008866:	e070      	b.n	800894a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008868:	4b7f      	ldr	r3, [pc, #508]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008870:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008874:	d107      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008876:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800887a:	4618      	mov	r0, r3
 800887c:	f000 fd5e 	bl	800933c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008884:	e293      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008886:	2300      	movs	r3, #0
 8008888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800888a:	e290      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800888c:	4b76      	ldr	r3, [pc, #472]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008898:	d107      	bne.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800889a:	f107 0318 	add.w	r3, r7, #24
 800889e:	4618      	mov	r0, r3
 80088a0:	f000 faa4 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80088a4:	69bb      	ldr	r3, [r7, #24]
 80088a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088a8:	e281      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088aa:	2300      	movs	r3, #0
 80088ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088ae:	e27e      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088b0:	4b6d      	ldr	r3, [pc, #436]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088bc:	d107      	bne.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088be:	f107 030c 	add.w	r3, r7, #12
 80088c2:	4618      	mov	r0, r3
 80088c4:	f000 fbe6 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088cc:	e26f      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088ce:	2300      	movs	r3, #0
 80088d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d2:	e26c      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088d4:	4b64      	ldr	r3, [pc, #400]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80088dc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80088de:	4b62      	ldr	r3, [pc, #392]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f003 0304 	and.w	r3, r3, #4
 80088e6:	2b04      	cmp	r3, #4
 80088e8:	d10c      	bne.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80088ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d109      	bne.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80088f0:	4b5d      	ldr	r3, [pc, #372]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	08db      	lsrs	r3, r3, #3
 80088f6:	f003 0303 	and.w	r3, r3, #3
 80088fa:	4a5c      	ldr	r2, [pc, #368]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80088fc:	fa22 f303 	lsr.w	r3, r2, r3
 8008900:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008902:	e01e      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008904:	4b58      	ldr	r3, [pc, #352]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800890c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008910:	d106      	bne.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008918:	d102      	bne.n	8008920 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800891a:	4b55      	ldr	r3, [pc, #340]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800891c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800891e:	e010      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008920:	4b51      	ldr	r3, [pc, #324]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008928:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800892c:	d106      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800892e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008930:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008934:	d102      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008936:	4b4f      	ldr	r3, [pc, #316]	@ (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008938:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800893a:	e002      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800893c:	2300      	movs	r3, #0
 800893e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008940:	e235      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008942:	e234      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008944:	4b4c      	ldr	r3, [pc, #304]	@ (8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008948:	e231      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800894a:	2300      	movs	r3, #0
 800894c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800894e:	e22e      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008954:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008958:	430b      	orrs	r3, r1
 800895a:	f040 808f 	bne.w	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800895e:	4b42      	ldr	r3, [pc, #264]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008960:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008962:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008966:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800896a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800896e:	d06b      	beq.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008972:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008976:	d874      	bhi.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800897a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800897e:	d056      	beq.n	8008a2e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008982:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008986:	d86c      	bhi.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800898a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800898e:	d03b      	beq.n	8008a08 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008992:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008996:	d864      	bhi.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800899a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800899e:	d021      	beq.n	80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80089a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089a6:	d85c      	bhi.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80089a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d004      	beq.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80089ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089b4:	d004      	beq.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80089b6:	e054      	b.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80089b8:	f7fe fa4c 	bl	8006e54 <HAL_RCC_GetPCLK1Freq>
 80089bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80089be:	e1f6      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089c0:	4b29      	ldr	r3, [pc, #164]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089cc:	d107      	bne.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089ce:	f107 0318 	add.w	r3, r7, #24
 80089d2:	4618      	mov	r0, r3
 80089d4:	f000 fa0a 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80089d8:	69fb      	ldr	r3, [r7, #28]
 80089da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089dc:	e1e7      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089de:	2300      	movs	r3, #0
 80089e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089e2:	e1e4      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80089e4:	4b20      	ldr	r3, [pc, #128]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089f0:	d107      	bne.n	8008a02 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089f2:	f107 030c 	add.w	r3, r7, #12
 80089f6:	4618      	mov	r0, r3
 80089f8:	f000 fb4c 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a00:	e1d5      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a02:	2300      	movs	r3, #0
 8008a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a06:	e1d2      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a08:	4b17      	ldr	r3, [pc, #92]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f003 0304 	and.w	r3, r3, #4
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	d109      	bne.n	8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a14:	4b14      	ldr	r3, [pc, #80]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	08db      	lsrs	r3, r3, #3
 8008a1a:	f003 0303 	and.w	r3, r3, #3
 8008a1e:	4a13      	ldr	r2, [pc, #76]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008a20:	fa22 f303 	lsr.w	r3, r2, r3
 8008a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a26:	e1c2      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a2c:	e1bf      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a3a:	d102      	bne.n	8008a42 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a40:	e1b5      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a42:	2300      	movs	r3, #0
 8008a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a46:	e1b2      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a48:	4b07      	ldr	r3, [pc, #28]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a54:	d102      	bne.n	8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008a56:	4b07      	ldr	r3, [pc, #28]	@ (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a5a:	e1a8      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a60:	e1a5      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008a62:	2300      	movs	r3, #0
 8008a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a66:	e1a2      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008a68:	58024400 	.word	0x58024400
 8008a6c:	03d09000 	.word	0x03d09000
 8008a70:	003d0900 	.word	0x003d0900
 8008a74:	017d7840 	.word	0x017d7840
 8008a78:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a80:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008a84:	430b      	orrs	r3, r1
 8008a86:	d173      	bne.n	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008a88:	4b9c      	ldr	r3, [pc, #624]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a90:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a98:	d02f      	beq.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aa0:	d863      	bhi.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d004      	beq.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aae:	d012      	beq.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008ab0:	e05b      	b.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ab2:	4b92      	ldr	r3, [pc, #584]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008aba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008abe:	d107      	bne.n	8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ac0:	f107 0318 	add.w	r3, r7, #24
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 f991 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ace:	e16e      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ad4:	e16b      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008ad6:	4b89      	ldr	r3, [pc, #548]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ade:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ae2:	d107      	bne.n	8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ae4:	f107 030c 	add.w	r3, r7, #12
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f000 fad3 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008af2:	e15c      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008af4:	2300      	movs	r3, #0
 8008af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008af8:	e159      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008afa:	4b80      	ldr	r3, [pc, #512]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008afe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008b02:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b04:	4b7d      	ldr	r3, [pc, #500]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f003 0304 	and.w	r3, r3, #4
 8008b0c:	2b04      	cmp	r3, #4
 8008b0e:	d10c      	bne.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d109      	bne.n	8008b2a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b16:	4b79      	ldr	r3, [pc, #484]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	08db      	lsrs	r3, r3, #3
 8008b1c:	f003 0303 	and.w	r3, r3, #3
 8008b20:	4a77      	ldr	r2, [pc, #476]	@ (8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008b22:	fa22 f303 	lsr.w	r3, r2, r3
 8008b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b28:	e01e      	b.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b2a:	4b74      	ldr	r3, [pc, #464]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b36:	d106      	bne.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b3e:	d102      	bne.n	8008b46 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008b40:	4b70      	ldr	r3, [pc, #448]	@ (8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b44:	e010      	b.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b46:	4b6d      	ldr	r3, [pc, #436]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b52:	d106      	bne.n	8008b62 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b5a:	d102      	bne.n	8008b62 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b60:	e002      	b.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008b62:	2300      	movs	r3, #0
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008b66:	e122      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008b68:	e121      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b6e:	e11e      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008b70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b74:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008b78:	430b      	orrs	r3, r1
 8008b7a:	d133      	bne.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008b7c:	4b5f      	ldr	r3, [pc, #380]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b84:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d004      	beq.n	8008b96 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b92:	d012      	beq.n	8008bba <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008b94:	e023      	b.n	8008bde <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b96:	4b59      	ldr	r3, [pc, #356]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ba2:	d107      	bne.n	8008bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ba8:	4618      	mov	r0, r3
 8008baa:	f000 fbc7 	bl	800933c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bb2:	e0fc      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb8:	e0f9      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bba:	4b50      	ldr	r3, [pc, #320]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bc6:	d107      	bne.n	8008bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bc8:	f107 0318 	add.w	r3, r7, #24
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f000 f90d 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008bd2:	6a3b      	ldr	r3, [r7, #32]
 8008bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bd6:	e0ea      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bdc:	e0e7      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008bde:	2300      	movs	r3, #0
 8008be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008be2:	e0e4      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008be4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008be8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008bec:	430b      	orrs	r3, r1
 8008bee:	f040 808d 	bne.w	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008bf2:	4b42      	ldr	r3, [pc, #264]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bf6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008bfa:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c02:	d06b      	beq.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c0a:	d874      	bhi.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c12:	d056      	beq.n	8008cc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c1a:	d86c      	bhi.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c22:	d03b      	beq.n	8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c2a:	d864      	bhi.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c32:	d021      	beq.n	8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c3a:	d85c      	bhi.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d004      	beq.n	8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c48:	d004      	beq.n	8008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008c4a:	e054      	b.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008c4c:	f000 f8b8 	bl	8008dc0 <HAL_RCCEx_GetD3PCLK1Freq>
 8008c50:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c52:	e0ac      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c54:	4b29      	ldr	r3, [pc, #164]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c60:	d107      	bne.n	8008c72 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c62:	f107 0318 	add.w	r3, r7, #24
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 f8c0 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c70:	e09d      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c72:	2300      	movs	r3, #0
 8008c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c76:	e09a      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c78:	4b20      	ldr	r3, [pc, #128]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c84:	d107      	bne.n	8008c96 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c86:	f107 030c 	add.w	r3, r7, #12
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f000 fa02 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c94:	e08b      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c96:	2300      	movs	r3, #0
 8008c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c9a:	e088      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c9c:	4b17      	ldr	r3, [pc, #92]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f003 0304 	and.w	r3, r3, #4
 8008ca4:	2b04      	cmp	r3, #4
 8008ca6:	d109      	bne.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ca8:	4b14      	ldr	r3, [pc, #80]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	08db      	lsrs	r3, r3, #3
 8008cae:	f003 0303 	and.w	r3, r3, #3
 8008cb2:	4a13      	ldr	r2, [pc, #76]	@ (8008d00 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8008cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cba:	e078      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cc0:	e075      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cce:	d102      	bne.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cd4:	e06b      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cda:	e068      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008cdc:	4b07      	ldr	r3, [pc, #28]	@ (8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ce4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ce8:	d102      	bne.n	8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008cea:	4b07      	ldr	r3, [pc, #28]	@ (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cee:	e05e      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cf4:	e05b      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cfa:	e058      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008cfc:	58024400 	.word	0x58024400
 8008d00:	03d09000 	.word	0x03d09000
 8008d04:	003d0900 	.word	0x003d0900
 8008d08:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008d0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d10:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008d14:	430b      	orrs	r3, r1
 8008d16:	d148      	bne.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008d18:	4b27      	ldr	r3, [pc, #156]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d20:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d28:	d02a      	beq.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d30:	d838      	bhi.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d004      	beq.n	8008d42 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d3e:	d00d      	beq.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008d40:	e030      	b.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d42:	4b1d      	ldr	r3, [pc, #116]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d4e:	d102      	bne.n	8008d56 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008d50:	4b1a      	ldr	r3, [pc, #104]	@ (8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d54:	e02b      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d56:	2300      	movs	r3, #0
 8008d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d5a:	e028      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008d5c:	4b16      	ldr	r3, [pc, #88]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d68:	d107      	bne.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f000 fae4 	bl	800933c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d78:	e019      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d7e:	e016      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d80:	4b0d      	ldr	r3, [pc, #52]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d8c:	d107      	bne.n	8008d9e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d8e:	f107 0318 	add.w	r3, r7, #24
 8008d92:	4618      	mov	r0, r3
 8008d94:	f000 f82a 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d9c:	e007      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da2:	e004      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008da4:	2300      	movs	r3, #0
 8008da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da8:	e001      	b.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008daa:	2300      	movs	r3, #0
 8008dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	3740      	adds	r7, #64	@ 0x40
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}
 8008db8:	58024400 	.word	0x58024400
 8008dbc:	017d7840 	.word	0x017d7840

08008dc0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008dc4:	f7fe f816 	bl	8006df4 <HAL_RCC_GetHCLKFreq>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	4b06      	ldr	r3, [pc, #24]	@ (8008de4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008dcc:	6a1b      	ldr	r3, [r3, #32]
 8008dce:	091b      	lsrs	r3, r3, #4
 8008dd0:	f003 0307 	and.w	r3, r3, #7
 8008dd4:	4904      	ldr	r1, [pc, #16]	@ (8008de8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008dd6:	5ccb      	ldrb	r3, [r1, r3]
 8008dd8:	f003 031f 	and.w	r3, r3, #31
 8008ddc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	58024400 	.word	0x58024400
 8008de8:	08011634 	.word	0x08011634

08008dec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b089      	sub	sp, #36	@ 0x24
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008df4:	4ba1      	ldr	r3, [pc, #644]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df8:	f003 0303 	and.w	r3, r3, #3
 8008dfc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008dfe:	4b9f      	ldr	r3, [pc, #636]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e02:	0b1b      	lsrs	r3, r3, #12
 8008e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e08:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008e0a:	4b9c      	ldr	r3, [pc, #624]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0e:	091b      	lsrs	r3, r3, #4
 8008e10:	f003 0301 	and.w	r3, r3, #1
 8008e14:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008e16:	4b99      	ldr	r3, [pc, #612]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e1a:	08db      	lsrs	r3, r3, #3
 8008e1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e20:	693a      	ldr	r2, [r7, #16]
 8008e22:	fb02 f303 	mul.w	r3, r2, r3
 8008e26:	ee07 3a90 	vmov	s15, r3
 8008e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f000 8111 	beq.w	800905c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008e3a:	69bb      	ldr	r3, [r7, #24]
 8008e3c:	2b02      	cmp	r3, #2
 8008e3e:	f000 8083 	beq.w	8008f48 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008e42:	69bb      	ldr	r3, [r7, #24]
 8008e44:	2b02      	cmp	r3, #2
 8008e46:	f200 80a1 	bhi.w	8008f8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008e4a:	69bb      	ldr	r3, [r7, #24]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d003      	beq.n	8008e58 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008e50:	69bb      	ldr	r3, [r7, #24]
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	d056      	beq.n	8008f04 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008e56:	e099      	b.n	8008f8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e58:	4b88      	ldr	r3, [pc, #544]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f003 0320 	and.w	r3, r3, #32
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d02d      	beq.n	8008ec0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e64:	4b85      	ldr	r3, [pc, #532]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	08db      	lsrs	r3, r3, #3
 8008e6a:	f003 0303 	and.w	r3, r3, #3
 8008e6e:	4a84      	ldr	r2, [pc, #528]	@ (8009080 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008e70:	fa22 f303 	lsr.w	r3, r2, r3
 8008e74:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	ee07 3a90 	vmov	s15, r3
 8008e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	ee07 3a90 	vmov	s15, r3
 8008e86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e8e:	4b7b      	ldr	r3, [pc, #492]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e96:	ee07 3a90 	vmov	s15, r3
 8008e9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ea2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ea6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eaa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008eb2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008eb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008eba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008ebe:	e087      	b.n	8008fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	ee07 3a90 	vmov	s15, r3
 8008ec6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ed2:	4b6a      	ldr	r3, [pc, #424]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eda:	ee07 3a90 	vmov	s15, r3
 8008ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ee6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008efe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f02:	e065      	b.n	8008fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	ee07 3a90 	vmov	s15, r3
 8008f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800908c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f16:	4b59      	ldr	r3, [pc, #356]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f1e:	ee07 3a90 	vmov	s15, r3
 8008f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f46:	e043      	b.n	8008fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	ee07 3a90 	vmov	s15, r3
 8008f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009090 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f5a:	4b48      	ldr	r3, [pc, #288]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f62:	ee07 3a90 	vmov	s15, r3
 8008f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f8a:	e021      	b.n	8008fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	ee07 3a90 	vmov	s15, r3
 8008f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800908c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f9e:	4b37      	ldr	r3, [pc, #220]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fa6:	ee07 3a90 	vmov	s15, r3
 8008faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009084 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fce:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008fd0:	4b2a      	ldr	r3, [pc, #168]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd4:	0a5b      	lsrs	r3, r3, #9
 8008fd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fda:	ee07 3a90 	vmov	s15, r3
 8008fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fe2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fe6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fea:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ff2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ff6:	ee17 2a90 	vmov	r2, s15
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009002:	0c1b      	lsrs	r3, r3, #16
 8009004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009008:	ee07 3a90 	vmov	s15, r3
 800900c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009010:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009014:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009018:	edd7 6a07 	vldr	s13, [r7, #28]
 800901c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009020:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009024:	ee17 2a90 	vmov	r2, s15
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800902c:	4b13      	ldr	r3, [pc, #76]	@ (800907c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800902e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009030:	0e1b      	lsrs	r3, r3, #24
 8009032:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009036:	ee07 3a90 	vmov	s15, r3
 800903a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800903e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009042:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009046:	edd7 6a07 	vldr	s13, [r7, #28]
 800904a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800904e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009052:	ee17 2a90 	vmov	r2, s15
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800905a:	e008      	b.n	800906e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2200      	movs	r2, #0
 8009060:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2200      	movs	r2, #0
 8009066:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2200      	movs	r2, #0
 800906c:	609a      	str	r2, [r3, #8]
}
 800906e:	bf00      	nop
 8009070:	3724      	adds	r7, #36	@ 0x24
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop
 800907c:	58024400 	.word	0x58024400
 8009080:	03d09000 	.word	0x03d09000
 8009084:	46000000 	.word	0x46000000
 8009088:	4c742400 	.word	0x4c742400
 800908c:	4a742400 	.word	0x4a742400
 8009090:	4bbebc20 	.word	0x4bbebc20

08009094 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009094:	b480      	push	{r7}
 8009096:	b089      	sub	sp, #36	@ 0x24
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800909c:	4ba1      	ldr	r3, [pc, #644]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800909e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090a0:	f003 0303 	and.w	r3, r3, #3
 80090a4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80090a6:	4b9f      	ldr	r3, [pc, #636]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090aa:	0d1b      	lsrs	r3, r3, #20
 80090ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090b0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80090b2:	4b9c      	ldr	r3, [pc, #624]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b6:	0a1b      	lsrs	r3, r3, #8
 80090b8:	f003 0301 	and.w	r3, r3, #1
 80090bc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80090be:	4b99      	ldr	r3, [pc, #612]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090c2:	08db      	lsrs	r3, r3, #3
 80090c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	fb02 f303 	mul.w	r3, r2, r3
 80090ce:	ee07 3a90 	vmov	s15, r3
 80090d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f000 8111 	beq.w	8009304 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	2b02      	cmp	r3, #2
 80090e6:	f000 8083 	beq.w	80091f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	2b02      	cmp	r3, #2
 80090ee:	f200 80a1 	bhi.w	8009234 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d003      	beq.n	8009100 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80090f8:	69bb      	ldr	r3, [r7, #24]
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d056      	beq.n	80091ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80090fe:	e099      	b.n	8009234 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009100:	4b88      	ldr	r3, [pc, #544]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 0320 	and.w	r3, r3, #32
 8009108:	2b00      	cmp	r3, #0
 800910a:	d02d      	beq.n	8009168 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800910c:	4b85      	ldr	r3, [pc, #532]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	08db      	lsrs	r3, r3, #3
 8009112:	f003 0303 	and.w	r3, r3, #3
 8009116:	4a84      	ldr	r2, [pc, #528]	@ (8009328 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009118:	fa22 f303 	lsr.w	r3, r2, r3
 800911c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	ee07 3a90 	vmov	s15, r3
 8009124:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	ee07 3a90 	vmov	s15, r3
 800912e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009136:	4b7b      	ldr	r3, [pc, #492]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800913e:	ee07 3a90 	vmov	s15, r3
 8009142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009146:	ed97 6a03 	vldr	s12, [r7, #12]
 800914a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800932c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800914e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009156:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800915a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800915e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009162:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009166:	e087      	b.n	8009278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	ee07 3a90 	vmov	s15, r3
 800916e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009172:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800917a:	4b6a      	ldr	r3, [pc, #424]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800917c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009182:	ee07 3a90 	vmov	s15, r3
 8009186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800918a:	ed97 6a03 	vldr	s12, [r7, #12]
 800918e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800932c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800919a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800919e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091aa:	e065      	b.n	8009278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	ee07 3a90 	vmov	s15, r3
 80091b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009334 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80091ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091be:	4b59      	ldr	r3, [pc, #356]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091c6:	ee07 3a90 	vmov	s15, r3
 80091ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80091d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800932c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091ee:	e043      	b.n	8009278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	ee07 3a90 	vmov	s15, r3
 80091f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009338 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80091fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009202:	4b48      	ldr	r3, [pc, #288]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800920a:	ee07 3a90 	vmov	s15, r3
 800920e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009212:	ed97 6a03 	vldr	s12, [r7, #12]
 8009216:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800932c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800921a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800921e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800922a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800922e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009232:	e021      	b.n	8009278 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	ee07 3a90 	vmov	s15, r3
 800923a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800923e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009334 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009246:	4b37      	ldr	r3, [pc, #220]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800924a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800924e:	ee07 3a90 	vmov	s15, r3
 8009252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009256:	ed97 6a03 	vldr	s12, [r7, #12]
 800925a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800932c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800925e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800926a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800926e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009276:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009278:	4b2a      	ldr	r3, [pc, #168]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800927a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800927c:	0a5b      	lsrs	r3, r3, #9
 800927e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009282:	ee07 3a90 	vmov	s15, r3
 8009286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800928a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800928e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009292:	edd7 6a07 	vldr	s13, [r7, #28]
 8009296:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800929a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800929e:	ee17 2a90 	vmov	r2, s15
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80092a6:	4b1f      	ldr	r3, [pc, #124]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092aa:	0c1b      	lsrs	r3, r3, #16
 80092ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092b0:	ee07 3a90 	vmov	s15, r3
 80092b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80092c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092cc:	ee17 2a90 	vmov	r2, s15
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80092d4:	4b13      	ldr	r3, [pc, #76]	@ (8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092d8:	0e1b      	lsrs	r3, r3, #24
 80092da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092de:	ee07 3a90 	vmov	s15, r3
 80092e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80092f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092fa:	ee17 2a90 	vmov	r2, s15
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009302:	e008      	b.n	8009316 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2200      	movs	r2, #0
 800930e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	609a      	str	r2, [r3, #8]
}
 8009316:	bf00      	nop
 8009318:	3724      	adds	r7, #36	@ 0x24
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	58024400 	.word	0x58024400
 8009328:	03d09000 	.word	0x03d09000
 800932c:	46000000 	.word	0x46000000
 8009330:	4c742400 	.word	0x4c742400
 8009334:	4a742400 	.word	0x4a742400
 8009338:	4bbebc20 	.word	0x4bbebc20

0800933c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800933c:	b480      	push	{r7}
 800933e:	b089      	sub	sp, #36	@ 0x24
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009344:	4ba0      	ldr	r3, [pc, #640]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009348:	f003 0303 	and.w	r3, r3, #3
 800934c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800934e:	4b9e      	ldr	r3, [pc, #632]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009352:	091b      	lsrs	r3, r3, #4
 8009354:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009358:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800935a:	4b9b      	ldr	r3, [pc, #620]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800935c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800935e:	f003 0301 	and.w	r3, r3, #1
 8009362:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009364:	4b98      	ldr	r3, [pc, #608]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009368:	08db      	lsrs	r3, r3, #3
 800936a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800936e:	693a      	ldr	r2, [r7, #16]
 8009370:	fb02 f303 	mul.w	r3, r2, r3
 8009374:	ee07 3a90 	vmov	s15, r3
 8009378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800937c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	2b00      	cmp	r3, #0
 8009384:	f000 8111 	beq.w	80095aa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	2b02      	cmp	r3, #2
 800938c:	f000 8083 	beq.w	8009496 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009390:	69bb      	ldr	r3, [r7, #24]
 8009392:	2b02      	cmp	r3, #2
 8009394:	f200 80a1 	bhi.w	80094da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d003      	beq.n	80093a6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800939e:	69bb      	ldr	r3, [r7, #24]
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d056      	beq.n	8009452 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80093a4:	e099      	b.n	80094da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093a6:	4b88      	ldr	r3, [pc, #544]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f003 0320 	and.w	r3, r3, #32
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d02d      	beq.n	800940e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093b2:	4b85      	ldr	r3, [pc, #532]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	08db      	lsrs	r3, r3, #3
 80093b8:	f003 0303 	and.w	r3, r3, #3
 80093bc:	4a83      	ldr	r2, [pc, #524]	@ (80095cc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80093be:	fa22 f303 	lsr.w	r3, r2, r3
 80093c2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	ee07 3a90 	vmov	s15, r3
 80093ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	ee07 3a90 	vmov	s15, r3
 80093d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093dc:	4b7a      	ldr	r3, [pc, #488]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e4:	ee07 3a90 	vmov	s15, r3
 80093e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80093f0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80095d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80093f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009400:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009408:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800940c:	e087      	b.n	800951e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	ee07 3a90 	vmov	s15, r3
 8009414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009418:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80095d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800941c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009420:	4b69      	ldr	r3, [pc, #420]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009428:	ee07 3a90 	vmov	s15, r3
 800942c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009430:	ed97 6a03 	vldr	s12, [r7, #12]
 8009434:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80095d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009438:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800943c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009440:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009444:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800944c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009450:	e065      	b.n	800951e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	ee07 3a90 	vmov	s15, r3
 8009458:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800945c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80095d8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009460:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009464:	4b58      	ldr	r3, [pc, #352]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800946c:	ee07 3a90 	vmov	s15, r3
 8009470:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009474:	ed97 6a03 	vldr	s12, [r7, #12]
 8009478:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80095d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800947c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009480:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009484:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009488:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800948c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009490:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009494:	e043      	b.n	800951e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	ee07 3a90 	vmov	s15, r3
 800949c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80095dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80094a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094a8:	4b47      	ldr	r3, [pc, #284]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b0:	ee07 3a90 	vmov	s15, r3
 80094b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094b8:	ed97 6a03 	vldr	s12, [r7, #12]
 80094bc:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80095d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094d8:	e021      	b.n	800951e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	ee07 3a90 	vmov	s15, r3
 80094e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094e4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80095d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80094e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094ec:	4b36      	ldr	r3, [pc, #216]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094f4:	ee07 3a90 	vmov	s15, r3
 80094f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8009500:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80095d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009504:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009508:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800950c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009510:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009518:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800951c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800951e:	4b2a      	ldr	r3, [pc, #168]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009522:	0a5b      	lsrs	r3, r3, #9
 8009524:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009528:	ee07 3a90 	vmov	s15, r3
 800952c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009530:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009534:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009538:	edd7 6a07 	vldr	s13, [r7, #28]
 800953c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009544:	ee17 2a90 	vmov	r2, s15
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800954c:	4b1e      	ldr	r3, [pc, #120]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800954e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009550:	0c1b      	lsrs	r3, r3, #16
 8009552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009556:	ee07 3a90 	vmov	s15, r3
 800955a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800955e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009562:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009566:	edd7 6a07 	vldr	s13, [r7, #28]
 800956a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800956e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009572:	ee17 2a90 	vmov	r2, s15
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800957a:	4b13      	ldr	r3, [pc, #76]	@ (80095c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800957c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800957e:	0e1b      	lsrs	r3, r3, #24
 8009580:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009584:	ee07 3a90 	vmov	s15, r3
 8009588:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800958c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009590:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009594:	edd7 6a07 	vldr	s13, [r7, #28]
 8009598:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800959c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095a0:	ee17 2a90 	vmov	r2, s15
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80095a8:	e008      	b.n	80095bc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	609a      	str	r2, [r3, #8]
}
 80095bc:	bf00      	nop
 80095be:	3724      	adds	r7, #36	@ 0x24
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr
 80095c8:	58024400 	.word	0x58024400
 80095cc:	03d09000 	.word	0x03d09000
 80095d0:	46000000 	.word	0x46000000
 80095d4:	4c742400 	.word	0x4c742400
 80095d8:	4a742400 	.word	0x4a742400
 80095dc:	4bbebc20 	.word	0x4bbebc20

080095e0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80095ea:	2300      	movs	r3, #0
 80095ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80095ee:	4b53      	ldr	r3, [pc, #332]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80095f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f2:	f003 0303 	and.w	r3, r3, #3
 80095f6:	2b03      	cmp	r3, #3
 80095f8:	d101      	bne.n	80095fe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e099      	b.n	8009732 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80095fe:	4b4f      	ldr	r3, [pc, #316]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a4e      	ldr	r2, [pc, #312]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009604:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009608:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800960a:	f7f7 f8dd 	bl	80007c8 <HAL_GetTick>
 800960e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009610:	e008      	b.n	8009624 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009612:	f7f7 f8d9 	bl	80007c8 <HAL_GetTick>
 8009616:	4602      	mov	r2, r0
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	1ad3      	subs	r3, r2, r3
 800961c:	2b02      	cmp	r3, #2
 800961e:	d901      	bls.n	8009624 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009620:	2303      	movs	r3, #3
 8009622:	e086      	b.n	8009732 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009624:	4b45      	ldr	r3, [pc, #276]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1f0      	bne.n	8009612 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009630:	4b42      	ldr	r3, [pc, #264]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009634:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	031b      	lsls	r3, r3, #12
 800963e:	493f      	ldr	r1, [pc, #252]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009640:	4313      	orrs	r3, r2
 8009642:	628b      	str	r3, [r1, #40]	@ 0x28
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	3b01      	subs	r3, #1
 800964a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	3b01      	subs	r3, #1
 8009654:	025b      	lsls	r3, r3, #9
 8009656:	b29b      	uxth	r3, r3
 8009658:	431a      	orrs	r2, r3
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	68db      	ldr	r3, [r3, #12]
 800965e:	3b01      	subs	r3, #1
 8009660:	041b      	lsls	r3, r3, #16
 8009662:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009666:	431a      	orrs	r2, r3
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	691b      	ldr	r3, [r3, #16]
 800966c:	3b01      	subs	r3, #1
 800966e:	061b      	lsls	r3, r3, #24
 8009670:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009674:	4931      	ldr	r1, [pc, #196]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009676:	4313      	orrs	r3, r2
 8009678:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800967a:	4b30      	ldr	r3, [pc, #192]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 800967c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800967e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	695b      	ldr	r3, [r3, #20]
 8009686:	492d      	ldr	r1, [pc, #180]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009688:	4313      	orrs	r3, r2
 800968a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800968c:	4b2b      	ldr	r3, [pc, #172]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 800968e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009690:	f023 0220 	bic.w	r2, r3, #32
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	699b      	ldr	r3, [r3, #24]
 8009698:	4928      	ldr	r1, [pc, #160]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 800969a:	4313      	orrs	r3, r2
 800969c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800969e:	4b27      	ldr	r3, [pc, #156]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a2:	4a26      	ldr	r2, [pc, #152]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096a4:	f023 0310 	bic.w	r3, r3, #16
 80096a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80096aa:	4b24      	ldr	r3, [pc, #144]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096ae:	4b24      	ldr	r3, [pc, #144]	@ (8009740 <RCCEx_PLL2_Config+0x160>)
 80096b0:	4013      	ands	r3, r2
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	69d2      	ldr	r2, [r2, #28]
 80096b6:	00d2      	lsls	r2, r2, #3
 80096b8:	4920      	ldr	r1, [pc, #128]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096ba:	4313      	orrs	r3, r2
 80096bc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80096be:	4b1f      	ldr	r3, [pc, #124]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c2:	4a1e      	ldr	r2, [pc, #120]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096c4:	f043 0310 	orr.w	r3, r3, #16
 80096c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d106      	bne.n	80096de <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80096d0:	4b1a      	ldr	r3, [pc, #104]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096d4:	4a19      	ldr	r2, [pc, #100]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80096dc:	e00f      	b.n	80096fe <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d106      	bne.n	80096f2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80096e4:	4b15      	ldr	r3, [pc, #84]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096e8:	4a14      	ldr	r2, [pc, #80]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80096f0:	e005      	b.n	80096fe <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80096f2:	4b12      	ldr	r3, [pc, #72]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096f6:	4a11      	ldr	r2, [pc, #68]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 80096f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80096fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80096fe:	4b0f      	ldr	r3, [pc, #60]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a0e      	ldr	r2, [pc, #56]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009704:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009708:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800970a:	f7f7 f85d 	bl	80007c8 <HAL_GetTick>
 800970e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009710:	e008      	b.n	8009724 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009712:	f7f7 f859 	bl	80007c8 <HAL_GetTick>
 8009716:	4602      	mov	r2, r0
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	1ad3      	subs	r3, r2, r3
 800971c:	2b02      	cmp	r3, #2
 800971e:	d901      	bls.n	8009724 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009720:	2303      	movs	r3, #3
 8009722:	e006      	b.n	8009732 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009724:	4b05      	ldr	r3, [pc, #20]	@ (800973c <RCCEx_PLL2_Config+0x15c>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800972c:	2b00      	cmp	r3, #0
 800972e:	d0f0      	beq.n	8009712 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009730:	7bfb      	ldrb	r3, [r7, #15]
}
 8009732:	4618      	mov	r0, r3
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
 800973a:	bf00      	nop
 800973c:	58024400 	.word	0x58024400
 8009740:	ffff0007 	.word	0xffff0007

08009744 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b084      	sub	sp, #16
 8009748:	af00      	add	r7, sp, #0
 800974a:	6078      	str	r0, [r7, #4]
 800974c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800974e:	2300      	movs	r3, #0
 8009750:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009752:	4b53      	ldr	r3, [pc, #332]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009756:	f003 0303 	and.w	r3, r3, #3
 800975a:	2b03      	cmp	r3, #3
 800975c:	d101      	bne.n	8009762 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800975e:	2301      	movs	r3, #1
 8009760:	e099      	b.n	8009896 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009762:	4b4f      	ldr	r3, [pc, #316]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a4e      	ldr	r2, [pc, #312]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009768:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800976c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800976e:	f7f7 f82b 	bl	80007c8 <HAL_GetTick>
 8009772:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009774:	e008      	b.n	8009788 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009776:	f7f7 f827 	bl	80007c8 <HAL_GetTick>
 800977a:	4602      	mov	r2, r0
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	1ad3      	subs	r3, r2, r3
 8009780:	2b02      	cmp	r3, #2
 8009782:	d901      	bls.n	8009788 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009784:	2303      	movs	r3, #3
 8009786:	e086      	b.n	8009896 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009788:	4b45      	ldr	r3, [pc, #276]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009790:	2b00      	cmp	r3, #0
 8009792:	d1f0      	bne.n	8009776 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009794:	4b42      	ldr	r3, [pc, #264]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009798:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	051b      	lsls	r3, r3, #20
 80097a2:	493f      	ldr	r1, [pc, #252]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 80097a4:	4313      	orrs	r3, r2
 80097a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	3b01      	subs	r3, #1
 80097ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	689b      	ldr	r3, [r3, #8]
 80097b6:	3b01      	subs	r3, #1
 80097b8:	025b      	lsls	r3, r3, #9
 80097ba:	b29b      	uxth	r3, r3
 80097bc:	431a      	orrs	r2, r3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	3b01      	subs	r3, #1
 80097c4:	041b      	lsls	r3, r3, #16
 80097c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80097ca:	431a      	orrs	r2, r3
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	691b      	ldr	r3, [r3, #16]
 80097d0:	3b01      	subs	r3, #1
 80097d2:	061b      	lsls	r3, r3, #24
 80097d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80097d8:	4931      	ldr	r1, [pc, #196]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 80097da:	4313      	orrs	r3, r2
 80097dc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80097de:	4b30      	ldr	r3, [pc, #192]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 80097e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	695b      	ldr	r3, [r3, #20]
 80097ea:	492d      	ldr	r1, [pc, #180]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 80097ec:	4313      	orrs	r3, r2
 80097ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80097f0:	4b2b      	ldr	r3, [pc, #172]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 80097f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	4928      	ldr	r1, [pc, #160]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 80097fe:	4313      	orrs	r3, r2
 8009800:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009802:	4b27      	ldr	r3, [pc, #156]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009806:	4a26      	ldr	r2, [pc, #152]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800980c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800980e:	4b24      	ldr	r3, [pc, #144]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009810:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009812:	4b24      	ldr	r3, [pc, #144]	@ (80098a4 <RCCEx_PLL3_Config+0x160>)
 8009814:	4013      	ands	r3, r2
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	69d2      	ldr	r2, [r2, #28]
 800981a:	00d2      	lsls	r2, r2, #3
 800981c:	4920      	ldr	r1, [pc, #128]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 800981e:	4313      	orrs	r3, r2
 8009820:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009822:	4b1f      	ldr	r3, [pc, #124]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009826:	4a1e      	ldr	r2, [pc, #120]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800982c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d106      	bne.n	8009842 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009834:	4b1a      	ldr	r3, [pc, #104]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009838:	4a19      	ldr	r2, [pc, #100]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 800983a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800983e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009840:	e00f      	b.n	8009862 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d106      	bne.n	8009856 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009848:	4b15      	ldr	r3, [pc, #84]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 800984a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984c:	4a14      	ldr	r2, [pc, #80]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 800984e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009852:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009854:	e005      	b.n	8009862 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009856:	4b12      	ldr	r3, [pc, #72]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800985a:	4a11      	ldr	r2, [pc, #68]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 800985c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009860:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009862:	4b0f      	ldr	r3, [pc, #60]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a0e      	ldr	r2, [pc, #56]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 8009868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800986c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800986e:	f7f6 ffab 	bl	80007c8 <HAL_GetTick>
 8009872:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009874:	e008      	b.n	8009888 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009876:	f7f6 ffa7 	bl	80007c8 <HAL_GetTick>
 800987a:	4602      	mov	r2, r0
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	1ad3      	subs	r3, r2, r3
 8009880:	2b02      	cmp	r3, #2
 8009882:	d901      	bls.n	8009888 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009884:	2303      	movs	r3, #3
 8009886:	e006      	b.n	8009896 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009888:	4b05      	ldr	r3, [pc, #20]	@ (80098a0 <RCCEx_PLL3_Config+0x15c>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009890:	2b00      	cmp	r3, #0
 8009892:	d0f0      	beq.n	8009876 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009894:	7bfb      	ldrb	r3, [r7, #15]
}
 8009896:	4618      	mov	r0, r3
 8009898:	3710      	adds	r7, #16
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
 800989e:	bf00      	nop
 80098a0:	58024400 	.word	0x58024400
 80098a4:	ffff0007 	.word	0xffff0007

080098a8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b08a      	sub	sp, #40	@ 0x28
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d101      	bne.n	80098ba <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e28e      	b.n	8009dd8 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80098ba:	f7f6 ffb5 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d113      	bne.n	80098f0 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a96      	ldr	r2, [pc, #600]	@ (8009b28 <HAL_SAI_Init+0x280>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d004      	beq.n	80098dc <HAL_SAI_Init+0x34>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a95      	ldr	r2, [pc, #596]	@ (8009b2c <HAL_SAI_Init+0x284>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d107      	bne.n	80098ec <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d103      	bne.n	80098ec <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d001      	beq.n	80098f0 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 80098ec:	2301      	movs	r3, #1
 80098ee:	e273      	b.n	8009dd8 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a8c      	ldr	r2, [pc, #560]	@ (8009b28 <HAL_SAI_Init+0x280>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d004      	beq.n	8009904 <HAL_SAI_Init+0x5c>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a8c      	ldr	r2, [pc, #560]	@ (8009b30 <HAL_SAI_Init+0x288>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d102      	bne.n	800990a <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8009904:	4b8b      	ldr	r3, [pc, #556]	@ (8009b34 <HAL_SAI_Init+0x28c>)
 8009906:	61bb      	str	r3, [r7, #24]
 8009908:	e028      	b.n	800995c <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a8a      	ldr	r2, [pc, #552]	@ (8009b38 <HAL_SAI_Init+0x290>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d004      	beq.n	800991e <HAL_SAI_Init+0x76>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a88      	ldr	r2, [pc, #544]	@ (8009b3c <HAL_SAI_Init+0x294>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d102      	bne.n	8009924 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800991e:	4b88      	ldr	r3, [pc, #544]	@ (8009b40 <HAL_SAI_Init+0x298>)
 8009920:	61bb      	str	r3, [r7, #24]
 8009922:	e01b      	b.n	800995c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a86      	ldr	r2, [pc, #536]	@ (8009b44 <HAL_SAI_Init+0x29c>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d004      	beq.n	8009938 <HAL_SAI_Init+0x90>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a85      	ldr	r2, [pc, #532]	@ (8009b48 <HAL_SAI_Init+0x2a0>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d102      	bne.n	800993e <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8009938:	4b84      	ldr	r3, [pc, #528]	@ (8009b4c <HAL_SAI_Init+0x2a4>)
 800993a:	61bb      	str	r3, [r7, #24]
 800993c:	e00e      	b.n	800995c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a7a      	ldr	r2, [pc, #488]	@ (8009b2c <HAL_SAI_Init+0x284>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d004      	beq.n	8009952 <HAL_SAI_Init+0xaa>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	4a80      	ldr	r2, [pc, #512]	@ (8009b50 <HAL_SAI_Init+0x2a8>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d102      	bne.n	8009958 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8009952:	4b80      	ldr	r3, [pc, #512]	@ (8009b54 <HAL_SAI_Init+0x2ac>)
 8009954:	61bb      	str	r3, [r7, #24]
 8009956:	e001      	b.n	800995c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8009958:	2301      	movs	r3, #1
 800995a:	e23d      	b.n	8009dd8 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009962:	b2db      	uxtb	r3, r3
 8009964:	2b00      	cmp	r3, #0
 8009966:	d106      	bne.n	8009976 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	2200      	movs	r2, #0
 800996c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f005 fff7 	bl	800f964 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 fe20 	bl	800a5bc <SAI_Disable>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d001      	beq.n	8009986 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8009982:	2301      	movs	r3, #1
 8009984:	e228      	b.n	8009dd8 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2202      	movs	r2, #2
 800998a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	2b02      	cmp	r3, #2
 8009994:	d00c      	beq.n	80099b0 <HAL_SAI_Init+0x108>
 8009996:	2b02      	cmp	r3, #2
 8009998:	d80d      	bhi.n	80099b6 <HAL_SAI_Init+0x10e>
 800999a:	2b00      	cmp	r3, #0
 800999c:	d002      	beq.n	80099a4 <HAL_SAI_Init+0xfc>
 800999e:	2b01      	cmp	r3, #1
 80099a0:	d003      	beq.n	80099aa <HAL_SAI_Init+0x102>
 80099a2:	e008      	b.n	80099b6 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80099a4:	2300      	movs	r3, #0
 80099a6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80099a8:	e008      	b.n	80099bc <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80099aa:	2310      	movs	r3, #16
 80099ac:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80099ae:	e005      	b.n	80099bc <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80099b0:	2320      	movs	r3, #32
 80099b2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80099b4:	e002      	b.n	80099bc <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 80099b6:	2300      	movs	r3, #0
 80099b8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80099ba:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	689b      	ldr	r3, [r3, #8]
 80099c0:	2b05      	cmp	r3, #5
 80099c2:	d832      	bhi.n	8009a2a <HAL_SAI_Init+0x182>
 80099c4:	a201      	add	r2, pc, #4	@ (adr r2, 80099cc <HAL_SAI_Init+0x124>)
 80099c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099ca:	bf00      	nop
 80099cc:	080099e5 	.word	0x080099e5
 80099d0:	080099eb 	.word	0x080099eb
 80099d4:	080099f3 	.word	0x080099f3
 80099d8:	080099fb 	.word	0x080099fb
 80099dc:	08009a0b 	.word	0x08009a0b
 80099e0:	08009a1b 	.word	0x08009a1b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80099e4:	2300      	movs	r3, #0
 80099e6:	61fb      	str	r3, [r7, #28]
      break;
 80099e8:	e022      	b.n	8009a30 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80099ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80099ee:	61fb      	str	r3, [r7, #28]
      break;
 80099f0:	e01e      	b.n	8009a30 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80099f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80099f6:	61fb      	str	r3, [r7, #28]
      break;
 80099f8:	e01a      	b.n	8009a30 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80099fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80099fe:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a02:	f043 0301 	orr.w	r3, r3, #1
 8009a06:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009a08:	e012      	b.n	8009a30 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009a0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009a0e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8009a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a12:	f043 0302 	orr.w	r3, r3, #2
 8009a16:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009a18:	e00a      	b.n	8009a30 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009a1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009a1e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8009a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a22:	f043 0303 	orr.w	r3, r3, #3
 8009a26:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009a28:	e002      	b.n	8009a30 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	61fb      	str	r3, [r7, #28]
      break;
 8009a2e:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8009a30:	69bb      	ldr	r3, [r7, #24]
 8009a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a34:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a1b      	ldr	r3, [r3, #32]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f000 80c5 	beq.w	8009bca <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8009a40:	2300      	movs	r3, #0
 8009a42:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a37      	ldr	r2, [pc, #220]	@ (8009b28 <HAL_SAI_Init+0x280>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d004      	beq.n	8009a58 <HAL_SAI_Init+0x1b0>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a37      	ldr	r2, [pc, #220]	@ (8009b30 <HAL_SAI_Init+0x288>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d106      	bne.n	8009a66 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8009a58:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8009a5c:	f04f 0100 	mov.w	r1, #0
 8009a60:	f7fe fc2e 	bl	80082c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009a64:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4a33      	ldr	r2, [pc, #204]	@ (8009b38 <HAL_SAI_Init+0x290>)
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	d004      	beq.n	8009a7a <HAL_SAI_Init+0x1d2>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a31      	ldr	r2, [pc, #196]	@ (8009b3c <HAL_SAI_Init+0x294>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d106      	bne.n	8009a88 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009a7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009a7e:	f04f 0100 	mov.w	r1, #0
 8009a82:	f7fe fc1d 	bl	80082c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009a86:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8009b44 <HAL_SAI_Init+0x29c>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d004      	beq.n	8009a9c <HAL_SAI_Init+0x1f4>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a2c      	ldr	r2, [pc, #176]	@ (8009b48 <HAL_SAI_Init+0x2a0>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d106      	bne.n	8009aaa <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8009a9c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009aa0:	f04f 0100 	mov.w	r1, #0
 8009aa4:	f7fe fc0c 	bl	80082c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009aa8:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a1f      	ldr	r2, [pc, #124]	@ (8009b2c <HAL_SAI_Init+0x284>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d106      	bne.n	8009ac2 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8009ab4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8009ab8:	f04f 0100 	mov.w	r1, #0
 8009abc:	f7fe fc00 	bl	80082c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009ac0:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a22      	ldr	r2, [pc, #136]	@ (8009b50 <HAL_SAI_Init+0x2a8>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d106      	bne.n	8009ada <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8009acc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009ad0:	f04f 0100 	mov.w	r1, #0
 8009ad4:	f7fe fbf4 	bl	80082c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009ad8:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	699b      	ldr	r3, [r3, #24]
 8009ade:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009ae2:	d139      	bne.n	8009b58 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ae8:	2b04      	cmp	r3, #4
 8009aea:	d102      	bne.n	8009af2 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8009aec:	2340      	movs	r3, #64	@ 0x40
 8009aee:	60fb      	str	r3, [r7, #12]
 8009af0:	e00a      	b.n	8009b08 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009af6:	2b08      	cmp	r3, #8
 8009af8:	d103      	bne.n	8009b02 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8009afa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009afe:	60fb      	str	r3, [r7, #12]
 8009b00:	e002      	b.n	8009b08 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b06:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8009b08:	697a      	ldr	r2, [r7, #20]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4413      	add	r3, r2
 8009b10:	005b      	lsls	r3, r3, #1
 8009b12:	4619      	mov	r1, r3
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6a1b      	ldr	r3, [r3, #32]
 8009b18:	68fa      	ldr	r2, [r7, #12]
 8009b1a:	fb02 f303 	mul.w	r3, r2, r3
 8009b1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b22:	613b      	str	r3, [r7, #16]
 8009b24:	e030      	b.n	8009b88 <HAL_SAI_Init+0x2e0>
 8009b26:	bf00      	nop
 8009b28:	40015804 	.word	0x40015804
 8009b2c:	58005404 	.word	0x58005404
 8009b30:	40015824 	.word	0x40015824
 8009b34:	40015800 	.word	0x40015800
 8009b38:	40015c04 	.word	0x40015c04
 8009b3c:	40015c24 	.word	0x40015c24
 8009b40:	40015c00 	.word	0x40015c00
 8009b44:	40016004 	.word	0x40016004
 8009b48:	40016024 	.word	0x40016024
 8009b4c:	40016000 	.word	0x40016000
 8009b50:	58005424 	.word	0x58005424
 8009b54:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009b60:	d101      	bne.n	8009b66 <HAL_SAI_Init+0x2be>
 8009b62:	2302      	movs	r3, #2
 8009b64:	e000      	b.n	8009b68 <HAL_SAI_Init+0x2c0>
 8009b66:	2301      	movs	r3, #1
 8009b68:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8009b6a:	697a      	ldr	r2, [r7, #20]
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	4413      	add	r3, r2
 8009b72:	005b      	lsls	r3, r3, #1
 8009b74:	4619      	mov	r1, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6a1b      	ldr	r3, [r3, #32]
 8009b7a:	68ba      	ldr	r2, [r7, #8]
 8009b7c:	fb02 f303 	mul.w	r3, r2, r3
 8009b80:	021b      	lsls	r3, r3, #8
 8009b82:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b86:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	4a95      	ldr	r2, [pc, #596]	@ (8009de0 <HAL_SAI_Init+0x538>)
 8009b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b90:	08da      	lsrs	r2, r3, #3
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8009b96:	6939      	ldr	r1, [r7, #16]
 8009b98:	4b91      	ldr	r3, [pc, #580]	@ (8009de0 <HAL_SAI_Init+0x538>)
 8009b9a:	fba3 2301 	umull	r2, r3, r3, r1
 8009b9e:	08da      	lsrs	r2, r3, #3
 8009ba0:	4613      	mov	r3, r2
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	4413      	add	r3, r2
 8009ba6:	005b      	lsls	r3, r3, #1
 8009ba8:	1aca      	subs	r2, r1, r3
 8009baa:	2a08      	cmp	r2, #8
 8009bac:	d904      	bls.n	8009bb8 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bb2:	1c5a      	adds	r2, r3, #1
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bbc:	2b04      	cmp	r3, #4
 8009bbe:	d104      	bne.n	8009bca <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bc4:	085a      	lsrs	r2, r3, #1
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d003      	beq.n	8009bda <HAL_SAI_Init+0x332>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	2b02      	cmp	r3, #2
 8009bd8:	d109      	bne.n	8009bee <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bde:	2b01      	cmp	r3, #1
 8009be0:	d101      	bne.n	8009be6 <HAL_SAI_Init+0x33e>
 8009be2:	2300      	movs	r3, #0
 8009be4:	e001      	b.n	8009bea <HAL_SAI_Init+0x342>
 8009be6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009bea:	623b      	str	r3, [r7, #32]
 8009bec:	e008      	b.n	8009c00 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	d102      	bne.n	8009bfc <HAL_SAI_Init+0x354>
 8009bf6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009bfa:	e000      	b.n	8009bfe <HAL_SAI_Init+0x356>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8009c00:	f7f6 fe12 	bl	8000828 <HAL_GetREVID>
 8009c04:	4603      	mov	r3, r0
 8009c06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c0a:	d331      	bcc.n	8009c70 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	6819      	ldr	r1, [r3, #0]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681a      	ldr	r2, [r3, #0]
 8009c16:	4b73      	ldr	r3, [pc, #460]	@ (8009de4 <HAL_SAI_Init+0x53c>)
 8009c18:	400b      	ands	r3, r1
 8009c1a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	6819      	ldr	r1, [r3, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	685a      	ldr	r2, [r3, #4]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c2a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009c30:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c36:	431a      	orrs	r2, r3
 8009c38:	6a3b      	ldr	r3, [r7, #32]
 8009c3a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8009c3c:	69fb      	ldr	r3, [r7, #28]
 8009c3e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009c44:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	695b      	ldr	r3, [r3, #20]
 8009c4a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009c50:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c56:	051b      	lsls	r3, r3, #20
 8009c58:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009c5e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	691b      	ldr	r3, [r3, #16]
 8009c64:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	430a      	orrs	r2, r1
 8009c6c:	601a      	str	r2, [r3, #0]
 8009c6e:	e02d      	b.n	8009ccc <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	6819      	ldr	r1, [r3, #0]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8009de8 <HAL_SAI_Init+0x540>)
 8009c7c:	400b      	ands	r3, r1
 8009c7e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	6819      	ldr	r1, [r3, #0]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	685a      	ldr	r2, [r3, #4]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c8e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009c94:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c9a:	431a      	orrs	r2, r3
 8009c9c:	6a3b      	ldr	r3, [r7, #32]
 8009c9e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009ca8:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	695b      	ldr	r3, [r3, #20]
 8009cae:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009cb4:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cba:	051b      	lsls	r3, r3, #20
 8009cbc:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009cc2:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	430a      	orrs	r2, r1
 8009cca:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	6859      	ldr	r1, [r3, #4]
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	4b45      	ldr	r3, [pc, #276]	@ (8009dec <HAL_SAI_Init+0x544>)
 8009cd8:	400b      	ands	r3, r1
 8009cda:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	6859      	ldr	r1, [r3, #4]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	69da      	ldr	r2, [r3, #28]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cea:	431a      	orrs	r2, r3
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cf0:	431a      	orrs	r2, r3
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	430a      	orrs	r2, r1
 8009cf8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	6899      	ldr	r1, [r3, #8]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	4b3a      	ldr	r3, [pc, #232]	@ (8009df0 <HAL_SAI_Init+0x548>)
 8009d06:	400b      	ands	r3, r1
 8009d08:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	6899      	ldr	r1, [r3, #8]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d14:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009d1a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8009d20:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8009d26:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d2c:	3b01      	subs	r3, #1
 8009d2e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009d30:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	430a      	orrs	r2, r1
 8009d38:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	68d9      	ldr	r1, [r3, #12]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009d48:	400b      	ands	r3, r1
 8009d4a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	68d9      	ldr	r1, [r3, #12]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d5a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009d60:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009d62:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	021b      	lsls	r3, r3, #8
 8009d6c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	430a      	orrs	r2, r1
 8009d74:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a1e      	ldr	r2, [pc, #120]	@ (8009df4 <HAL_SAI_Init+0x54c>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d004      	beq.n	8009d8a <HAL_SAI_Init+0x4e2>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	4a1c      	ldr	r2, [pc, #112]	@ (8009df8 <HAL_SAI_Init+0x550>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d119      	bne.n	8009dbe <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8009d8a:	69bb      	ldr	r3, [r7, #24]
 8009d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d8e:	f023 0201 	bic.w	r2, r3, #1
 8009d92:	69bb      	ldr	r3, [r7, #24]
 8009d94:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d10e      	bne.n	8009dbe <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009da8:	3b01      	subs	r3, #1
 8009daa:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009dac:	431a      	orrs	r2, r3
 8009dae:	69bb      	ldr	r3, [r7, #24]
 8009db0:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8009db2:	69bb      	ldr	r3, [r7, #24]
 8009db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009db6:	f043 0201 	orr.w	r2, r3, #1
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8009dd6:	2300      	movs	r3, #0
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3728      	adds	r7, #40	@ 0x28
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}
 8009de0:	cccccccd 	.word	0xcccccccd
 8009de4:	f005c010 	.word	0xf005c010
 8009de8:	f805c010 	.word	0xf805c010
 8009dec:	ffff1ff0 	.word	0xffff1ff0
 8009df0:	fff88000 	.word	0xfff88000
 8009df4:	40015804 	.word	0x40015804
 8009df8:	58005404 	.word	0x58005404

08009dfc <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e04:	2300      	movs	r3, #0
 8009e06:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009e0e:	2b01      	cmp	r3, #1
 8009e10:	d101      	bne.n	8009e16 <HAL_SAI_Abort+0x1a>
 8009e12:	2302      	movs	r3, #2
 8009e14:	e07d      	b.n	8009f12 <HAL_SAI_Abort+0x116>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2201      	movs	r2, #1
 8009e1a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fbcc 	bl	800a5bc <SAI_Disable>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d001      	beq.n	8009e2e <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e3c:	d14f      	bne.n	8009ede <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	681a      	ldr	r2, [r3, #0]
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009e4c:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b12      	cmp	r3, #18
 8009e58:	d11d      	bne.n	8009e96 <HAL_SAI_Abort+0x9a>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d018      	beq.n	8009e96 <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f7f7 fbbe 	bl	80015ec <HAL_DMA_Abort>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d00f      	beq.n	8009e96 <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e7e:	2b80      	cmp	r3, #128	@ 0x80
 8009e80:	d009      	beq.n	8009e96 <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 8009e82:	2301      	movs	r3, #1
 8009e84:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e8c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	2b22      	cmp	r3, #34	@ 0x22
 8009ea0:	d11d      	bne.n	8009ede <HAL_SAI_Abort+0xe2>
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d018      	beq.n	8009ede <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f7f7 fb9a 	bl	80015ec <HAL_DMA_Abort>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d00f      	beq.n	8009ede <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ec6:	2b80      	cmp	r3, #128	@ 0x80
 8009ec8:	d009      	beq.n	8009ede <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 8009eca:	2301      	movs	r3, #1
 8009ecc:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ed4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f04f 32ff 	mov.w	r2, #4294967295
 8009eee:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f042 0208 	orr.w	r2, r2, #8
 8009efe:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8009f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3710      	adds	r7, #16
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
	...

08009f1c <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b086      	sub	sp, #24
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	60f8      	str	r0, [r7, #12]
 8009f24:	60b9      	str	r1, [r7, #8]
 8009f26:	4613      	mov	r3, r2
 8009f28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8009f2a:	f7f6 fc4d 	bl	80007c8 <HAL_GetTick>
 8009f2e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009f30:	68bb      	ldr	r3, [r7, #8]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d002      	beq.n	8009f3c <HAL_SAI_Transmit_DMA+0x20>
 8009f36:	88fb      	ldrh	r3, [r7, #6]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d101      	bne.n	8009f40 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	e098      	b.n	800a072 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	f040 8091 	bne.w	800a070 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	d101      	bne.n	8009f5c <HAL_SAI_Transmit_DMA+0x40>
 8009f58:	2302      	movs	r3, #2
 8009f5a:	e08a      	b.n	800a072 <HAL_SAI_Transmit_DMA+0x156>
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	68ba      	ldr	r2, [r7, #8]
 8009f68:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	88fa      	ldrh	r2, [r7, #6]
 8009f6e:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	88fa      	ldrh	r2, [r7, #6]
 8009f76:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2212      	movs	r2, #18
 8009f86:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f90:	4a3a      	ldr	r2, [pc, #232]	@ (800a07c <HAL_SAI_Transmit_DMA+0x160>)
 8009f92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f9a:	4a39      	ldr	r2, [pc, #228]	@ (800a080 <HAL_SAI_Transmit_DMA+0x164>)
 8009f9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fa4:	4a37      	ldr	r2, [pc, #220]	@ (800a084 <HAL_SAI_Transmit_DMA+0x168>)
 8009fa6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fae:	2200      	movs	r2, #0
 8009fb0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	331c      	adds	r3, #28
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8009fcc:	f7f7 f8a4 	bl	8001118 <HAL_DMA_Start_IT>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d005      	beq.n	8009fe2 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2200      	movs	r2, #0
 8009fda:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	e047      	b.n	800a072 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009fe2:	2100      	movs	r1, #0
 8009fe4:	68f8      	ldr	r0, [r7, #12]
 8009fe6:	f000 fab2 	bl	800a54e <SAI_InterruptFlag>
 8009fea:	4601      	mov	r1, r0
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	691a      	ldr	r2, [r3, #16]
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	430a      	orrs	r2, r1
 8009ff8:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	681a      	ldr	r2, [r3, #0]
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a008:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800a00a:	e015      	b.n	800a038 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800a00c:	f7f6 fbdc 	bl	80007c8 <HAL_GetTick>
 800a010:	4602      	mov	r2, r0
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	1ad3      	subs	r3, r2, r3
 800a016:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a01a:	d90d      	bls.n	800a038 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a022:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2200      	movs	r2, #0
 800a030:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800a034:	2303      	movs	r3, #3
 800a036:	e01c      	b.n	800a072 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	695b      	ldr	r3, [r3, #20]
 800a03e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a042:	2b00      	cmp	r3, #0
 800a044:	d0e2      	beq.n	800a00c <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a050:	2b00      	cmp	r3, #0
 800a052:	d107      	bne.n	800a064 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a062:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2200      	movs	r2, #0
 800a068:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800a06c:	2300      	movs	r3, #0
 800a06e:	e000      	b.n	800a072 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800a070:	2302      	movs	r3, #2
  }
}
 800a072:	4618      	mov	r0, r3
 800a074:	3718      	adds	r7, #24
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	0800a691 	.word	0x0800a691
 800a080:	0800a631 	.word	0x0800a631
 800a084:	0800a729 	.word	0x0800a729

0800a088 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	4613      	mov	r3, r2
 800a094:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d002      	beq.n	800a0a2 <HAL_SAI_Receive_DMA+0x1a>
 800a09c:	88fb      	ldrh	r3, [r7, #6]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d101      	bne.n	800a0a6 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e079      	b.n	800a19a <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d172      	bne.n	800a198 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800a0b8:	2b01      	cmp	r3, #1
 800a0ba:	d101      	bne.n	800a0c0 <HAL_SAI_Receive_DMA+0x38>
 800a0bc:	2302      	movs	r3, #2
 800a0be:	e06c      	b.n	800a19a <HAL_SAI_Receive_DMA+0x112>
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	68ba      	ldr	r2, [r7, #8]
 800a0cc:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	88fa      	ldrh	r2, [r7, #6]
 800a0d2:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	88fa      	ldrh	r2, [r7, #6]
 800a0da:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	2222      	movs	r2, #34	@ 0x22
 800a0ea:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0f4:	4a2b      	ldr	r2, [pc, #172]	@ (800a1a4 <HAL_SAI_Receive_DMA+0x11c>)
 800a0f6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0fe:	4a2a      	ldr	r2, [pc, #168]	@ (800a1a8 <HAL_SAI_Receive_DMA+0x120>)
 800a100:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a108:	4a28      	ldr	r2, [pc, #160]	@ (800a1ac <HAL_SAI_Receive_DMA+0x124>)
 800a10a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a112:	2200      	movs	r2, #0
 800a114:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	331c      	adds	r3, #28
 800a122:	4619      	mov	r1, r3
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a128:	461a      	mov	r2, r3
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800a130:	f7f6 fff2 	bl	8001118 <HAL_DMA_Start_IT>
 800a134:	4603      	mov	r3, r0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d005      	beq.n	800a146 <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2200      	movs	r2, #0
 800a13e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	e029      	b.n	800a19a <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a146:	2100      	movs	r1, #0
 800a148:	68f8      	ldr	r0, [r7, #12]
 800a14a:	f000 fa00 	bl	800a54e <SAI_InterruptFlag>
 800a14e:	4601      	mov	r1, r0
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	691a      	ldr	r2, [r3, #16]
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	430a      	orrs	r2, r1
 800a15c:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a16c:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d107      	bne.n	800a18c <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	681a      	ldr	r2, [r3, #0]
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a18a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2200      	movs	r2, #0
 800a190:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800a194:	2300      	movs	r3, #0
 800a196:	e000      	b.n	800a19a <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800a198:	2302      	movs	r3, #2
  }
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3710      	adds	r7, #16
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	bd80      	pop	{r7, pc}
 800a1a2:	bf00      	nop
 800a1a4:	0800a70d 	.word	0x0800a70d
 800a1a8:	0800a6ad 	.word	0x0800a6ad
 800a1ac:	0800a729 	.word	0x0800a729

0800a1b0 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b086      	sub	sp, #24
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800a1be:	b2db      	uxtb	r3, r3
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	f000 81a7 	beq.w	800a514 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	695b      	ldr	r3, [r3, #20]
 800a1cc:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	691b      	ldr	r3, [r3, #16]
 800a1d4:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	f003 0308 	and.w	r3, r3, #8
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d00a      	beq.n	800a1fe <HAL_SAI_IRQHandler+0x4e>
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	f003 0308 	and.w	r3, r3, #8
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d005      	beq.n	800a1fe <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	4798      	blx	r3
 800a1fc:	e18a      	b.n	800a514 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	f003 0301 	and.w	r3, r3, #1
 800a204:	2b00      	cmp	r3, #0
 800a206:	d01e      	beq.n	800a246 <HAL_SAI_IRQHandler+0x96>
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	f003 0301 	and.w	r3, r3, #1
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d019      	beq.n	800a246 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2201      	movs	r2, #1
 800a218:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800a220:	b2db      	uxtb	r3, r3
 800a222:	2b22      	cmp	r3, #34	@ 0x22
 800a224:	d101      	bne.n	800a22a <HAL_SAI_IRQHandler+0x7a>
 800a226:	2301      	movs	r3, #1
 800a228:	e000      	b.n	800a22c <HAL_SAI_IRQHandler+0x7c>
 800a22a:	2302      	movs	r3, #2
 800a22c:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	431a      	orrs	r2, r3
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f000 f96e 	bl	800a520 <HAL_SAI_ErrorCallback>
 800a244:	e166      	b.n	800a514 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800a246:	697b      	ldr	r3, [r7, #20]
 800a248:	f003 0302 	and.w	r3, r3, #2
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d013      	beq.n	800a278 <HAL_SAI_IRQHandler+0xc8>
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	f003 0302 	and.w	r3, r3, #2
 800a256:	2b00      	cmp	r3, #0
 800a258:	d00e      	beq.n	800a278 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2202      	movs	r2, #2
 800a260:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a268:	2b00      	cmp	r3, #0
 800a26a:	f000 8153 	beq.w	800a514 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a274:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800a276:	e14d      	b.n	800a514 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800a278:	697b      	ldr	r3, [r7, #20]
 800a27a:	f003 0320 	and.w	r3, r3, #32
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d05b      	beq.n	800a33a <HAL_SAI_IRQHandler+0x18a>
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	f003 0320 	and.w	r3, r3, #32
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d056      	beq.n	800a33a <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2220      	movs	r2, #32
 800a292:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a29a:	f043 0204 	orr.w	r2, r3, #4
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d03e      	beq.n	800a32c <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d018      	beq.n	800a2ea <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2be:	4a97      	ldr	r2, [pc, #604]	@ (800a51c <HAL_SAI_IRQHandler+0x36c>)
 800a2c0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7f7 fcad 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d00a      	beq.n	800a2ea <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a2da:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f000 f91b 	bl	800a520 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	f000 810a 	beq.w	800a50a <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a2fc:	4a87      	ldr	r2, [pc, #540]	@ (800a51c <HAL_SAI_IRQHandler+0x36c>)
 800a2fe:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a306:	4618      	mov	r0, r3
 800a308:	f7f7 fc8e 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a30c:	4603      	mov	r3, r0
 800a30e:	2b00      	cmp	r3, #0
 800a310:	f000 80fb 	beq.w	800a50a <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a31a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 f8fb 	bl	800a520 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a32a:	e0ee      	b.n	800a50a <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f7ff fd65 	bl	8009dfc <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 f8f4 	bl	800a520 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a338:	e0e7      	b.n	800a50a <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a340:	2b00      	cmp	r3, #0
 800a342:	d05b      	beq.n	800a3fc <HAL_SAI_IRQHandler+0x24c>
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d056      	beq.n	800a3fc <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	2240      	movs	r2, #64	@ 0x40
 800a354:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a35c:	f043 0208 	orr.w	r2, r3, #8
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d03e      	beq.n	800a3ee <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a376:	2b00      	cmp	r3, #0
 800a378:	d018      	beq.n	800a3ac <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a380:	4a66      	ldr	r2, [pc, #408]	@ (800a51c <HAL_SAI_IRQHandler+0x36c>)
 800a382:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a38a:	4618      	mov	r0, r3
 800a38c:	f7f7 fc4c 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a390:	4603      	mov	r3, r0
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00a      	beq.n	800a3ac <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a39c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f8ba 	bl	800a520 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	f000 80ab 	beq.w	800a50e <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3be:	4a57      	ldr	r2, [pc, #348]	@ (800a51c <HAL_SAI_IRQHandler+0x36c>)
 800a3c0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	f7f7 fc2d 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	f000 809c 	beq.w	800a50e <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3dc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 f89a 	bl	800a520 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a3ec:	e08f      	b.n	800a50e <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f7ff fd04 	bl	8009dfc <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 f893 	bl	800a520 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a3fa:	e088      	b.n	800a50e <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	f003 0304 	and.w	r3, r3, #4
 800a402:	2b00      	cmp	r3, #0
 800a404:	d067      	beq.n	800a4d6 <HAL_SAI_IRQHandler+0x326>
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	f003 0304 	and.w	r3, r3, #4
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d062      	beq.n	800a4d6 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	2204      	movs	r2, #4
 800a416:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a41e:	f043 0220 	orr.w	r2, r3, #32
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d03c      	beq.n	800a4ac <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d018      	beq.n	800a46e <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a442:	4a36      	ldr	r2, [pc, #216]	@ (800a51c <HAL_SAI_IRQHandler+0x36c>)
 800a444:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a44c:	4618      	mov	r0, r3
 800a44e:	f7f7 fbeb 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a452:	4603      	mov	r3, r0
 800a454:	2b00      	cmp	r3, #0
 800a456:	d00a      	beq.n	800a46e <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a45e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f000 f859 	bl	800a520 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a474:	2b00      	cmp	r3, #0
 800a476:	d04c      	beq.n	800a512 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a47e:	4a27      	ldr	r2, [pc, #156]	@ (800a51c <HAL_SAI_IRQHandler+0x36c>)
 800a480:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a488:	4618      	mov	r0, r3
 800a48a:	f7f7 fbcd 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d03e      	beq.n	800a512 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a49a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f000 f83b 	bl	800a520 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a4aa:	e032      	b.n	800a512 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a4bc:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2201      	movs	r2, #1
 800a4c2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 f826 	bl	800a520 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a4d4:	e01d      	b.n	800a512 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	f003 0310 	and.w	r3, r3, #16
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d019      	beq.n	800a514 <HAL_SAI_IRQHandler+0x364>
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	f003 0310 	and.w	r3, r3, #16
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d014      	beq.n	800a514 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	2210      	movs	r2, #16
 800a4f0:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4f8:	f043 0210 	orr.w	r2, r3, #16
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f000 f80c 	bl	800a520 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800a508:	e004      	b.n	800a514 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a50a:	bf00      	nop
 800a50c:	e002      	b.n	800a514 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a50e:	bf00      	nop
 800a510:	e000      	b.n	800a514 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a512:	bf00      	nop
}
 800a514:	bf00      	nop
 800a516:	3718      	adds	r7, #24
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}
 800a51c:	0800a787 	.word	0x0800a787

0800a520 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800a520:	b480      	push	{r7}
 800a522:	b083      	sub	sp, #12
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800a528:	bf00      	nop
 800a52a:	370c      	adds	r7, #12
 800a52c:	46bd      	mov	sp, r7
 800a52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a532:	4770      	bx	lr

0800a534 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800a542:	4618      	mov	r0, r3
 800a544:	370c      	adds	r7, #12
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr

0800a54e <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800a54e:	b480      	push	{r7}
 800a550:	b085      	sub	sp, #20
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	460b      	mov	r3, r1
 800a558:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800a55a:	2301      	movs	r3, #1
 800a55c:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800a55e:	78fb      	ldrb	r3, [r7, #3]
 800a560:	2b01      	cmp	r3, #1
 800a562:	d103      	bne.n	800a56c <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	f043 0308 	orr.w	r3, r3, #8
 800a56a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a570:	2b08      	cmp	r3, #8
 800a572:	d10b      	bne.n	800a58c <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a578:	2b03      	cmp	r3, #3
 800a57a:	d003      	beq.n	800a584 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	685b      	ldr	r3, [r3, #4]
 800a580:	2b01      	cmp	r3, #1
 800a582:	d103      	bne.n	800a58c <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f043 0310 	orr.w	r3, r3, #16
 800a58a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	2b03      	cmp	r3, #3
 800a592:	d003      	beq.n	800a59c <SAI_InterruptFlag+0x4e>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	2b02      	cmp	r3, #2
 800a59a:	d104      	bne.n	800a5a6 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a5a2:	60fb      	str	r3, [r7, #12]
 800a5a4:	e003      	b.n	800a5ae <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f043 0304 	orr.w	r3, r3, #4
 800a5ac:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3714      	adds	r7, #20
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b085      	sub	sp, #20
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800a5c4:	4b18      	ldr	r3, [pc, #96]	@ (800a628 <SAI_Disable+0x6c>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	4a18      	ldr	r2, [pc, #96]	@ (800a62c <SAI_Disable+0x70>)
 800a5ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a5ce:	0b1b      	lsrs	r3, r3, #12
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a5e6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d10a      	bne.n	800a604 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800a5fe:	2303      	movs	r3, #3
 800a600:	72fb      	strb	r3, [r7, #11]
      break;
 800a602:	e009      	b.n	800a618 <SAI_Disable+0x5c>
    }
    count--;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	3b01      	subs	r3, #1
 800a608:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a614:	2b00      	cmp	r3, #0
 800a616:	d1e7      	bne.n	800a5e8 <SAI_Disable+0x2c>

  return status;
 800a618:	7afb      	ldrb	r3, [r7, #11]
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3714      	adds	r7, #20
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	240000a0 	.word	0x240000a0
 800a62c:	95cbec1b 	.word	0x95cbec1b

0800a630 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a63c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	69db      	ldr	r3, [r3, #28]
 800a642:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a646:	d01c      	beq.n	800a682 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	2200      	movs	r2, #0
 800a64c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	681a      	ldr	r2, [r3, #0]
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a65e:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a660:	2100      	movs	r1, #0
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f7ff ff73 	bl	800a54e <SAI_InterruptFlag>
 800a668:	4603      	mov	r3, r0
 800a66a:	43d9      	mvns	r1, r3
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	691a      	ldr	r2, [r3, #16]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	400a      	ands	r2, r1
 800a678:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2201      	movs	r2, #1
 800a67e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800a682:	68f8      	ldr	r0, [r7, #12]
 800a684:	f005 f86c 	bl	800f760 <HAL_SAI_TxCpltCallback>
#endif
}
 800a688:	bf00      	nop
 800a68a:	3710      	adds	r7, #16
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b084      	sub	sp, #16
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a69c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800a69e:	68f8      	ldr	r0, [r7, #12]
 800a6a0:	f005 f84c 	bl	800f73c <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800a6a4:	bf00      	nop
 800a6a6:	3710      	adds	r7, #16
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b084      	sub	sp, #16
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6b8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	69db      	ldr	r3, [r3, #28]
 800a6be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a6c2:	d01c      	beq.n	800a6fe <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a6d2:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a6dc:	2100      	movs	r1, #0
 800a6de:	68f8      	ldr	r0, [r7, #12]
 800a6e0:	f7ff ff35 	bl	800a54e <SAI_InterruptFlag>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	43d9      	mvns	r1, r3
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	691a      	ldr	r2, [r3, #16]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	400a      	ands	r2, r1
 800a6f4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f005 f852 	bl	800f7a8 <HAL_SAI_RxCpltCallback>
#endif
}
 800a704:	bf00      	nop
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a718:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f005 f832 	bl	800f784 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800a720:	bf00      	nop
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b084      	sub	sp, #16
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a734:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7f8 fbe6 	bl	8002f08 <HAL_DMA_GetError>
 800a73c:	4603      	mov	r3, r0
 800a73e:	2b02      	cmp	r3, #2
 800a740:	d01d      	beq.n	800a77e <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a748:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a760:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800a762:	68f8      	ldr	r0, [r7, #12]
 800a764:	f7ff ff2a 	bl	800a5bc <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	2201      	movs	r2, #1
 800a76c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	2200      	movs	r2, #0
 800a774:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800a778:	68f8      	ldr	r0, [r7, #12]
 800a77a:	f7ff fed1 	bl	800a520 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800a77e:	bf00      	nop
 800a780:	3710      	adds	r7, #16
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}

0800a786 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b084      	sub	sp, #16
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a792:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	681a      	ldr	r2, [r3, #0]
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a7a2:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a7b4:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a7bc:	2b20      	cmp	r3, #32
 800a7be:	d00a      	beq.n	800a7d6 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800a7c0:	68f8      	ldr	r0, [r7, #12]
 800a7c2:	f7ff fefb 	bl	800a5bc <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	685a      	ldr	r2, [r3, #4]
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f042 0208 	orr.w	r2, r2, #8
 800a7d4:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2201      	movs	r2, #1
 800a7da:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800a7e6:	68f8      	ldr	r0, [r7, #12]
 800a7e8:	f7ff fe9a 	bl	800a520 <HAL_SAI_ErrorCallback>
#endif
}
 800a7ec:	bf00      	nop
 800a7ee:	3710      	adds	r7, #16
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d101      	bne.n	800a806 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a802:	2301      	movs	r3, #1
 800a804:	e042      	b.n	800a88c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d106      	bne.n	800a81e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f005 fb5b 	bl	800fed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2224      	movs	r2, #36	@ 0x24
 800a822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f022 0201 	bic.w	r2, r2, #1
 800a834:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d002      	beq.n	800a844 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 fe1e 	bl	800b480 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 f8b3 	bl	800a9b0 <UART_SetConfig>
 800a84a:	4603      	mov	r3, r0
 800a84c:	2b01      	cmp	r3, #1
 800a84e:	d101      	bne.n	800a854 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a850:	2301      	movs	r3, #1
 800a852:	e01b      	b.n	800a88c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	685a      	ldr	r2, [r3, #4]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a862:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	689a      	ldr	r2, [r3, #8]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a872:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f042 0201 	orr.w	r2, r2, #1
 800a882:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 fe9d 	bl	800b5c4 <UART_CheckIdleState>
 800a88a:	4603      	mov	r3, r0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3708      	adds	r7, #8
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b08a      	sub	sp, #40	@ 0x28
 800a898:	af02      	add	r7, sp, #8
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	60b9      	str	r1, [r7, #8]
 800a89e:	603b      	str	r3, [r7, #0]
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8aa:	2b20      	cmp	r3, #32
 800a8ac:	d17b      	bne.n	800a9a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d002      	beq.n	800a8ba <HAL_UART_Transmit+0x26>
 800a8b4:	88fb      	ldrh	r3, [r7, #6]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d101      	bne.n	800a8be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	e074      	b.n	800a9a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2200      	movs	r2, #0
 800a8c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2221      	movs	r2, #33	@ 0x21
 800a8ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a8ce:	f7f5 ff7b 	bl	80007c8 <HAL_GetTick>
 800a8d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	88fa      	ldrh	r2, [r7, #6]
 800a8d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	88fa      	ldrh	r2, [r7, #6]
 800a8e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a8ec:	d108      	bne.n	800a900 <HAL_UART_Transmit+0x6c>
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	691b      	ldr	r3, [r3, #16]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d104      	bne.n	800a900 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	61bb      	str	r3, [r7, #24]
 800a8fe:	e003      	b.n	800a908 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a904:	2300      	movs	r3, #0
 800a906:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a908:	e030      	b.n	800a96c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	9300      	str	r3, [sp, #0]
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	2200      	movs	r2, #0
 800a912:	2180      	movs	r1, #128	@ 0x80
 800a914:	68f8      	ldr	r0, [r7, #12]
 800a916:	f000 feff 	bl	800b718 <UART_WaitOnFlagUntilTimeout>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d005      	beq.n	800a92c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2220      	movs	r2, #32
 800a924:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a928:	2303      	movs	r3, #3
 800a92a:	e03d      	b.n	800a9a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d10b      	bne.n	800a94a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a932:	69bb      	ldr	r3, [r7, #24]
 800a934:	881b      	ldrh	r3, [r3, #0]
 800a936:	461a      	mov	r2, r3
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a940:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	3302      	adds	r3, #2
 800a946:	61bb      	str	r3, [r7, #24]
 800a948:	e007      	b.n	800a95a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	781a      	ldrb	r2, [r3, #0]
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	3301      	adds	r3, #1
 800a958:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a960:	b29b      	uxth	r3, r3
 800a962:	3b01      	subs	r3, #1
 800a964:	b29a      	uxth	r2, r3
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a972:	b29b      	uxth	r3, r3
 800a974:	2b00      	cmp	r3, #0
 800a976:	d1c8      	bne.n	800a90a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	9300      	str	r3, [sp, #0]
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	2200      	movs	r2, #0
 800a980:	2140      	movs	r1, #64	@ 0x40
 800a982:	68f8      	ldr	r0, [r7, #12]
 800a984:	f000 fec8 	bl	800b718 <UART_WaitOnFlagUntilTimeout>
 800a988:	4603      	mov	r3, r0
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d005      	beq.n	800a99a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2220      	movs	r2, #32
 800a992:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a996:	2303      	movs	r3, #3
 800a998:	e006      	b.n	800a9a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	2220      	movs	r2, #32
 800a99e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	e000      	b.n	800a9a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a9a6:	2302      	movs	r3, #2
  }
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3720      	adds	r7, #32
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}

0800a9b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a9b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a9b4:	b092      	sub	sp, #72	@ 0x48
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	689a      	ldr	r2, [r3, #8]
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	691b      	ldr	r3, [r3, #16]
 800a9c8:	431a      	orrs	r2, r3
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	695b      	ldr	r3, [r3, #20]
 800a9ce:	431a      	orrs	r2, r3
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	69db      	ldr	r3, [r3, #28]
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	681a      	ldr	r2, [r3, #0]
 800a9de:	4bbe      	ldr	r3, [pc, #760]	@ (800acd8 <UART_SetConfig+0x328>)
 800a9e0:	4013      	ands	r3, r2
 800a9e2:	697a      	ldr	r2, [r7, #20]
 800a9e4:	6812      	ldr	r2, [r2, #0]
 800a9e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a9e8:	430b      	orrs	r3, r1
 800a9ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	685b      	ldr	r3, [r3, #4]
 800a9f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	68da      	ldr	r2, [r3, #12]
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	430a      	orrs	r2, r1
 800aa00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aa02:	697b      	ldr	r3, [r7, #20]
 800aa04:	699b      	ldr	r3, [r3, #24]
 800aa06:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	4ab3      	ldr	r2, [pc, #716]	@ (800acdc <UART_SetConfig+0x32c>)
 800aa0e:	4293      	cmp	r3, r2
 800aa10:	d004      	beq.n	800aa1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	6a1b      	ldr	r3, [r3, #32]
 800aa16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	689a      	ldr	r2, [r3, #8]
 800aa22:	4baf      	ldr	r3, [pc, #700]	@ (800ace0 <UART_SetConfig+0x330>)
 800aa24:	4013      	ands	r3, r2
 800aa26:	697a      	ldr	r2, [r7, #20]
 800aa28:	6812      	ldr	r2, [r2, #0]
 800aa2a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aa2c:	430b      	orrs	r3, r1
 800aa2e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa36:	f023 010f 	bic.w	r1, r3, #15
 800aa3a:	697b      	ldr	r3, [r7, #20]
 800aa3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	430a      	orrs	r2, r1
 800aa44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	4aa6      	ldr	r2, [pc, #664]	@ (800ace4 <UART_SetConfig+0x334>)
 800aa4c:	4293      	cmp	r3, r2
 800aa4e:	d177      	bne.n	800ab40 <UART_SetConfig+0x190>
 800aa50:	4ba5      	ldr	r3, [pc, #660]	@ (800ace8 <UART_SetConfig+0x338>)
 800aa52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa58:	2b28      	cmp	r3, #40	@ 0x28
 800aa5a:	d86d      	bhi.n	800ab38 <UART_SetConfig+0x188>
 800aa5c:	a201      	add	r2, pc, #4	@ (adr r2, 800aa64 <UART_SetConfig+0xb4>)
 800aa5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa62:	bf00      	nop
 800aa64:	0800ab09 	.word	0x0800ab09
 800aa68:	0800ab39 	.word	0x0800ab39
 800aa6c:	0800ab39 	.word	0x0800ab39
 800aa70:	0800ab39 	.word	0x0800ab39
 800aa74:	0800ab39 	.word	0x0800ab39
 800aa78:	0800ab39 	.word	0x0800ab39
 800aa7c:	0800ab39 	.word	0x0800ab39
 800aa80:	0800ab39 	.word	0x0800ab39
 800aa84:	0800ab11 	.word	0x0800ab11
 800aa88:	0800ab39 	.word	0x0800ab39
 800aa8c:	0800ab39 	.word	0x0800ab39
 800aa90:	0800ab39 	.word	0x0800ab39
 800aa94:	0800ab39 	.word	0x0800ab39
 800aa98:	0800ab39 	.word	0x0800ab39
 800aa9c:	0800ab39 	.word	0x0800ab39
 800aaa0:	0800ab39 	.word	0x0800ab39
 800aaa4:	0800ab19 	.word	0x0800ab19
 800aaa8:	0800ab39 	.word	0x0800ab39
 800aaac:	0800ab39 	.word	0x0800ab39
 800aab0:	0800ab39 	.word	0x0800ab39
 800aab4:	0800ab39 	.word	0x0800ab39
 800aab8:	0800ab39 	.word	0x0800ab39
 800aabc:	0800ab39 	.word	0x0800ab39
 800aac0:	0800ab39 	.word	0x0800ab39
 800aac4:	0800ab21 	.word	0x0800ab21
 800aac8:	0800ab39 	.word	0x0800ab39
 800aacc:	0800ab39 	.word	0x0800ab39
 800aad0:	0800ab39 	.word	0x0800ab39
 800aad4:	0800ab39 	.word	0x0800ab39
 800aad8:	0800ab39 	.word	0x0800ab39
 800aadc:	0800ab39 	.word	0x0800ab39
 800aae0:	0800ab39 	.word	0x0800ab39
 800aae4:	0800ab29 	.word	0x0800ab29
 800aae8:	0800ab39 	.word	0x0800ab39
 800aaec:	0800ab39 	.word	0x0800ab39
 800aaf0:	0800ab39 	.word	0x0800ab39
 800aaf4:	0800ab39 	.word	0x0800ab39
 800aaf8:	0800ab39 	.word	0x0800ab39
 800aafc:	0800ab39 	.word	0x0800ab39
 800ab00:	0800ab39 	.word	0x0800ab39
 800ab04:	0800ab31 	.word	0x0800ab31
 800ab08:	2301      	movs	r3, #1
 800ab0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0e:	e222      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab10:	2304      	movs	r3, #4
 800ab12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab16:	e21e      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab18:	2308      	movs	r3, #8
 800ab1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	e21a      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab20:	2310      	movs	r3, #16
 800ab22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab26:	e216      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab28:	2320      	movs	r3, #32
 800ab2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2e:	e212      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab30:	2340      	movs	r3, #64	@ 0x40
 800ab32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab36:	e20e      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab38:	2380      	movs	r3, #128	@ 0x80
 800ab3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab3e:	e20a      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	4a69      	ldr	r2, [pc, #420]	@ (800acec <UART_SetConfig+0x33c>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d130      	bne.n	800abac <UART_SetConfig+0x1fc>
 800ab4a:	4b67      	ldr	r3, [pc, #412]	@ (800ace8 <UART_SetConfig+0x338>)
 800ab4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab4e:	f003 0307 	and.w	r3, r3, #7
 800ab52:	2b05      	cmp	r3, #5
 800ab54:	d826      	bhi.n	800aba4 <UART_SetConfig+0x1f4>
 800ab56:	a201      	add	r2, pc, #4	@ (adr r2, 800ab5c <UART_SetConfig+0x1ac>)
 800ab58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab5c:	0800ab75 	.word	0x0800ab75
 800ab60:	0800ab7d 	.word	0x0800ab7d
 800ab64:	0800ab85 	.word	0x0800ab85
 800ab68:	0800ab8d 	.word	0x0800ab8d
 800ab6c:	0800ab95 	.word	0x0800ab95
 800ab70:	0800ab9d 	.word	0x0800ab9d
 800ab74:	2300      	movs	r3, #0
 800ab76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab7a:	e1ec      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab7c:	2304      	movs	r3, #4
 800ab7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab82:	e1e8      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab84:	2308      	movs	r3, #8
 800ab86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8a:	e1e4      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab8c:	2310      	movs	r3, #16
 800ab8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab92:	e1e0      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab94:	2320      	movs	r3, #32
 800ab96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9a:	e1dc      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ab9c:	2340      	movs	r3, #64	@ 0x40
 800ab9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba2:	e1d8      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aba4:	2380      	movs	r3, #128	@ 0x80
 800aba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abaa:	e1d4      	b.n	800af56 <UART_SetConfig+0x5a6>
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a4f      	ldr	r2, [pc, #316]	@ (800acf0 <UART_SetConfig+0x340>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d130      	bne.n	800ac18 <UART_SetConfig+0x268>
 800abb6:	4b4c      	ldr	r3, [pc, #304]	@ (800ace8 <UART_SetConfig+0x338>)
 800abb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abba:	f003 0307 	and.w	r3, r3, #7
 800abbe:	2b05      	cmp	r3, #5
 800abc0:	d826      	bhi.n	800ac10 <UART_SetConfig+0x260>
 800abc2:	a201      	add	r2, pc, #4	@ (adr r2, 800abc8 <UART_SetConfig+0x218>)
 800abc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc8:	0800abe1 	.word	0x0800abe1
 800abcc:	0800abe9 	.word	0x0800abe9
 800abd0:	0800abf1 	.word	0x0800abf1
 800abd4:	0800abf9 	.word	0x0800abf9
 800abd8:	0800ac01 	.word	0x0800ac01
 800abdc:	0800ac09 	.word	0x0800ac09
 800abe0:	2300      	movs	r3, #0
 800abe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abe6:	e1b6      	b.n	800af56 <UART_SetConfig+0x5a6>
 800abe8:	2304      	movs	r3, #4
 800abea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abee:	e1b2      	b.n	800af56 <UART_SetConfig+0x5a6>
 800abf0:	2308      	movs	r3, #8
 800abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf6:	e1ae      	b.n	800af56 <UART_SetConfig+0x5a6>
 800abf8:	2310      	movs	r3, #16
 800abfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfe:	e1aa      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac00:	2320      	movs	r3, #32
 800ac02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac06:	e1a6      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac08:	2340      	movs	r3, #64	@ 0x40
 800ac0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0e:	e1a2      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac10:	2380      	movs	r3, #128	@ 0x80
 800ac12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac16:	e19e      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a35      	ldr	r2, [pc, #212]	@ (800acf4 <UART_SetConfig+0x344>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d130      	bne.n	800ac84 <UART_SetConfig+0x2d4>
 800ac22:	4b31      	ldr	r3, [pc, #196]	@ (800ace8 <UART_SetConfig+0x338>)
 800ac24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac26:	f003 0307 	and.w	r3, r3, #7
 800ac2a:	2b05      	cmp	r3, #5
 800ac2c:	d826      	bhi.n	800ac7c <UART_SetConfig+0x2cc>
 800ac2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac34 <UART_SetConfig+0x284>)
 800ac30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac34:	0800ac4d 	.word	0x0800ac4d
 800ac38:	0800ac55 	.word	0x0800ac55
 800ac3c:	0800ac5d 	.word	0x0800ac5d
 800ac40:	0800ac65 	.word	0x0800ac65
 800ac44:	0800ac6d 	.word	0x0800ac6d
 800ac48:	0800ac75 	.word	0x0800ac75
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac52:	e180      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac54:	2304      	movs	r3, #4
 800ac56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac5a:	e17c      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac5c:	2308      	movs	r3, #8
 800ac5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac62:	e178      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac64:	2310      	movs	r3, #16
 800ac66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac6a:	e174      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac6c:	2320      	movs	r3, #32
 800ac6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac72:	e170      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac74:	2340      	movs	r3, #64	@ 0x40
 800ac76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac7a:	e16c      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac7c:	2380      	movs	r3, #128	@ 0x80
 800ac7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac82:	e168      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	4a1b      	ldr	r2, [pc, #108]	@ (800acf8 <UART_SetConfig+0x348>)
 800ac8a:	4293      	cmp	r3, r2
 800ac8c:	d142      	bne.n	800ad14 <UART_SetConfig+0x364>
 800ac8e:	4b16      	ldr	r3, [pc, #88]	@ (800ace8 <UART_SetConfig+0x338>)
 800ac90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac92:	f003 0307 	and.w	r3, r3, #7
 800ac96:	2b05      	cmp	r3, #5
 800ac98:	d838      	bhi.n	800ad0c <UART_SetConfig+0x35c>
 800ac9a:	a201      	add	r2, pc, #4	@ (adr r2, 800aca0 <UART_SetConfig+0x2f0>)
 800ac9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca0:	0800acb9 	.word	0x0800acb9
 800aca4:	0800acc1 	.word	0x0800acc1
 800aca8:	0800acc9 	.word	0x0800acc9
 800acac:	0800acd1 	.word	0x0800acd1
 800acb0:	0800acfd 	.word	0x0800acfd
 800acb4:	0800ad05 	.word	0x0800ad05
 800acb8:	2300      	movs	r3, #0
 800acba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acbe:	e14a      	b.n	800af56 <UART_SetConfig+0x5a6>
 800acc0:	2304      	movs	r3, #4
 800acc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acc6:	e146      	b.n	800af56 <UART_SetConfig+0x5a6>
 800acc8:	2308      	movs	r3, #8
 800acca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acce:	e142      	b.n	800af56 <UART_SetConfig+0x5a6>
 800acd0:	2310      	movs	r3, #16
 800acd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acd6:	e13e      	b.n	800af56 <UART_SetConfig+0x5a6>
 800acd8:	cfff69f3 	.word	0xcfff69f3
 800acdc:	58000c00 	.word	0x58000c00
 800ace0:	11fff4ff 	.word	0x11fff4ff
 800ace4:	40011000 	.word	0x40011000
 800ace8:	58024400 	.word	0x58024400
 800acec:	40004400 	.word	0x40004400
 800acf0:	40004800 	.word	0x40004800
 800acf4:	40004c00 	.word	0x40004c00
 800acf8:	40005000 	.word	0x40005000
 800acfc:	2320      	movs	r3, #32
 800acfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad02:	e128      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ad04:	2340      	movs	r3, #64	@ 0x40
 800ad06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad0a:	e124      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ad0c:	2380      	movs	r3, #128	@ 0x80
 800ad0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad12:	e120      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	4acb      	ldr	r2, [pc, #812]	@ (800b048 <UART_SetConfig+0x698>)
 800ad1a:	4293      	cmp	r3, r2
 800ad1c:	d176      	bne.n	800ae0c <UART_SetConfig+0x45c>
 800ad1e:	4bcb      	ldr	r3, [pc, #812]	@ (800b04c <UART_SetConfig+0x69c>)
 800ad20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad26:	2b28      	cmp	r3, #40	@ 0x28
 800ad28:	d86c      	bhi.n	800ae04 <UART_SetConfig+0x454>
 800ad2a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad30 <UART_SetConfig+0x380>)
 800ad2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad30:	0800add5 	.word	0x0800add5
 800ad34:	0800ae05 	.word	0x0800ae05
 800ad38:	0800ae05 	.word	0x0800ae05
 800ad3c:	0800ae05 	.word	0x0800ae05
 800ad40:	0800ae05 	.word	0x0800ae05
 800ad44:	0800ae05 	.word	0x0800ae05
 800ad48:	0800ae05 	.word	0x0800ae05
 800ad4c:	0800ae05 	.word	0x0800ae05
 800ad50:	0800addd 	.word	0x0800addd
 800ad54:	0800ae05 	.word	0x0800ae05
 800ad58:	0800ae05 	.word	0x0800ae05
 800ad5c:	0800ae05 	.word	0x0800ae05
 800ad60:	0800ae05 	.word	0x0800ae05
 800ad64:	0800ae05 	.word	0x0800ae05
 800ad68:	0800ae05 	.word	0x0800ae05
 800ad6c:	0800ae05 	.word	0x0800ae05
 800ad70:	0800ade5 	.word	0x0800ade5
 800ad74:	0800ae05 	.word	0x0800ae05
 800ad78:	0800ae05 	.word	0x0800ae05
 800ad7c:	0800ae05 	.word	0x0800ae05
 800ad80:	0800ae05 	.word	0x0800ae05
 800ad84:	0800ae05 	.word	0x0800ae05
 800ad88:	0800ae05 	.word	0x0800ae05
 800ad8c:	0800ae05 	.word	0x0800ae05
 800ad90:	0800aded 	.word	0x0800aded
 800ad94:	0800ae05 	.word	0x0800ae05
 800ad98:	0800ae05 	.word	0x0800ae05
 800ad9c:	0800ae05 	.word	0x0800ae05
 800ada0:	0800ae05 	.word	0x0800ae05
 800ada4:	0800ae05 	.word	0x0800ae05
 800ada8:	0800ae05 	.word	0x0800ae05
 800adac:	0800ae05 	.word	0x0800ae05
 800adb0:	0800adf5 	.word	0x0800adf5
 800adb4:	0800ae05 	.word	0x0800ae05
 800adb8:	0800ae05 	.word	0x0800ae05
 800adbc:	0800ae05 	.word	0x0800ae05
 800adc0:	0800ae05 	.word	0x0800ae05
 800adc4:	0800ae05 	.word	0x0800ae05
 800adc8:	0800ae05 	.word	0x0800ae05
 800adcc:	0800ae05 	.word	0x0800ae05
 800add0:	0800adfd 	.word	0x0800adfd
 800add4:	2301      	movs	r3, #1
 800add6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adda:	e0bc      	b.n	800af56 <UART_SetConfig+0x5a6>
 800addc:	2304      	movs	r3, #4
 800adde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ade2:	e0b8      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ade4:	2308      	movs	r3, #8
 800ade6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adea:	e0b4      	b.n	800af56 <UART_SetConfig+0x5a6>
 800adec:	2310      	movs	r3, #16
 800adee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adf2:	e0b0      	b.n	800af56 <UART_SetConfig+0x5a6>
 800adf4:	2320      	movs	r3, #32
 800adf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfa:	e0ac      	b.n	800af56 <UART_SetConfig+0x5a6>
 800adfc:	2340      	movs	r3, #64	@ 0x40
 800adfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae02:	e0a8      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae04:	2380      	movs	r3, #128	@ 0x80
 800ae06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0a:	e0a4      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	4a8f      	ldr	r2, [pc, #572]	@ (800b050 <UART_SetConfig+0x6a0>)
 800ae12:	4293      	cmp	r3, r2
 800ae14:	d130      	bne.n	800ae78 <UART_SetConfig+0x4c8>
 800ae16:	4b8d      	ldr	r3, [pc, #564]	@ (800b04c <UART_SetConfig+0x69c>)
 800ae18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae1a:	f003 0307 	and.w	r3, r3, #7
 800ae1e:	2b05      	cmp	r3, #5
 800ae20:	d826      	bhi.n	800ae70 <UART_SetConfig+0x4c0>
 800ae22:	a201      	add	r2, pc, #4	@ (adr r2, 800ae28 <UART_SetConfig+0x478>)
 800ae24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae28:	0800ae41 	.word	0x0800ae41
 800ae2c:	0800ae49 	.word	0x0800ae49
 800ae30:	0800ae51 	.word	0x0800ae51
 800ae34:	0800ae59 	.word	0x0800ae59
 800ae38:	0800ae61 	.word	0x0800ae61
 800ae3c:	0800ae69 	.word	0x0800ae69
 800ae40:	2300      	movs	r3, #0
 800ae42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae46:	e086      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae48:	2304      	movs	r3, #4
 800ae4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae4e:	e082      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae50:	2308      	movs	r3, #8
 800ae52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae56:	e07e      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae58:	2310      	movs	r3, #16
 800ae5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae5e:	e07a      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae60:	2320      	movs	r3, #32
 800ae62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae66:	e076      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae68:	2340      	movs	r3, #64	@ 0x40
 800ae6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae6e:	e072      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae70:	2380      	movs	r3, #128	@ 0x80
 800ae72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae76:	e06e      	b.n	800af56 <UART_SetConfig+0x5a6>
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a75      	ldr	r2, [pc, #468]	@ (800b054 <UART_SetConfig+0x6a4>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d130      	bne.n	800aee4 <UART_SetConfig+0x534>
 800ae82:	4b72      	ldr	r3, [pc, #456]	@ (800b04c <UART_SetConfig+0x69c>)
 800ae84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae86:	f003 0307 	and.w	r3, r3, #7
 800ae8a:	2b05      	cmp	r3, #5
 800ae8c:	d826      	bhi.n	800aedc <UART_SetConfig+0x52c>
 800ae8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae94 <UART_SetConfig+0x4e4>)
 800ae90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae94:	0800aead 	.word	0x0800aead
 800ae98:	0800aeb5 	.word	0x0800aeb5
 800ae9c:	0800aebd 	.word	0x0800aebd
 800aea0:	0800aec5 	.word	0x0800aec5
 800aea4:	0800aecd 	.word	0x0800aecd
 800aea8:	0800aed5 	.word	0x0800aed5
 800aeac:	2300      	movs	r3, #0
 800aeae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeb2:	e050      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aeb4:	2304      	movs	r3, #4
 800aeb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeba:	e04c      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aebc:	2308      	movs	r3, #8
 800aebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aec2:	e048      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aec4:	2310      	movs	r3, #16
 800aec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeca:	e044      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aecc:	2320      	movs	r3, #32
 800aece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aed2:	e040      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aed4:	2340      	movs	r3, #64	@ 0x40
 800aed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeda:	e03c      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aedc:	2380      	movs	r3, #128	@ 0x80
 800aede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aee2:	e038      	b.n	800af56 <UART_SetConfig+0x5a6>
 800aee4:	697b      	ldr	r3, [r7, #20]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	4a5b      	ldr	r2, [pc, #364]	@ (800b058 <UART_SetConfig+0x6a8>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d130      	bne.n	800af50 <UART_SetConfig+0x5a0>
 800aeee:	4b57      	ldr	r3, [pc, #348]	@ (800b04c <UART_SetConfig+0x69c>)
 800aef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aef2:	f003 0307 	and.w	r3, r3, #7
 800aef6:	2b05      	cmp	r3, #5
 800aef8:	d826      	bhi.n	800af48 <UART_SetConfig+0x598>
 800aefa:	a201      	add	r2, pc, #4	@ (adr r2, 800af00 <UART_SetConfig+0x550>)
 800aefc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af00:	0800af19 	.word	0x0800af19
 800af04:	0800af21 	.word	0x0800af21
 800af08:	0800af29 	.word	0x0800af29
 800af0c:	0800af31 	.word	0x0800af31
 800af10:	0800af39 	.word	0x0800af39
 800af14:	0800af41 	.word	0x0800af41
 800af18:	2302      	movs	r3, #2
 800af1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af1e:	e01a      	b.n	800af56 <UART_SetConfig+0x5a6>
 800af20:	2304      	movs	r3, #4
 800af22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af26:	e016      	b.n	800af56 <UART_SetConfig+0x5a6>
 800af28:	2308      	movs	r3, #8
 800af2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af2e:	e012      	b.n	800af56 <UART_SetConfig+0x5a6>
 800af30:	2310      	movs	r3, #16
 800af32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af36:	e00e      	b.n	800af56 <UART_SetConfig+0x5a6>
 800af38:	2320      	movs	r3, #32
 800af3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af3e:	e00a      	b.n	800af56 <UART_SetConfig+0x5a6>
 800af40:	2340      	movs	r3, #64	@ 0x40
 800af42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af46:	e006      	b.n	800af56 <UART_SetConfig+0x5a6>
 800af48:	2380      	movs	r3, #128	@ 0x80
 800af4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af4e:	e002      	b.n	800af56 <UART_SetConfig+0x5a6>
 800af50:	2380      	movs	r3, #128	@ 0x80
 800af52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4a3f      	ldr	r2, [pc, #252]	@ (800b058 <UART_SetConfig+0x6a8>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	f040 80f8 	bne.w	800b152 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800af62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800af66:	2b20      	cmp	r3, #32
 800af68:	dc46      	bgt.n	800aff8 <UART_SetConfig+0x648>
 800af6a:	2b02      	cmp	r3, #2
 800af6c:	f2c0 8082 	blt.w	800b074 <UART_SetConfig+0x6c4>
 800af70:	3b02      	subs	r3, #2
 800af72:	2b1e      	cmp	r3, #30
 800af74:	d87e      	bhi.n	800b074 <UART_SetConfig+0x6c4>
 800af76:	a201      	add	r2, pc, #4	@ (adr r2, 800af7c <UART_SetConfig+0x5cc>)
 800af78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af7c:	0800afff 	.word	0x0800afff
 800af80:	0800b075 	.word	0x0800b075
 800af84:	0800b007 	.word	0x0800b007
 800af88:	0800b075 	.word	0x0800b075
 800af8c:	0800b075 	.word	0x0800b075
 800af90:	0800b075 	.word	0x0800b075
 800af94:	0800b017 	.word	0x0800b017
 800af98:	0800b075 	.word	0x0800b075
 800af9c:	0800b075 	.word	0x0800b075
 800afa0:	0800b075 	.word	0x0800b075
 800afa4:	0800b075 	.word	0x0800b075
 800afa8:	0800b075 	.word	0x0800b075
 800afac:	0800b075 	.word	0x0800b075
 800afb0:	0800b075 	.word	0x0800b075
 800afb4:	0800b027 	.word	0x0800b027
 800afb8:	0800b075 	.word	0x0800b075
 800afbc:	0800b075 	.word	0x0800b075
 800afc0:	0800b075 	.word	0x0800b075
 800afc4:	0800b075 	.word	0x0800b075
 800afc8:	0800b075 	.word	0x0800b075
 800afcc:	0800b075 	.word	0x0800b075
 800afd0:	0800b075 	.word	0x0800b075
 800afd4:	0800b075 	.word	0x0800b075
 800afd8:	0800b075 	.word	0x0800b075
 800afdc:	0800b075 	.word	0x0800b075
 800afe0:	0800b075 	.word	0x0800b075
 800afe4:	0800b075 	.word	0x0800b075
 800afe8:	0800b075 	.word	0x0800b075
 800afec:	0800b075 	.word	0x0800b075
 800aff0:	0800b075 	.word	0x0800b075
 800aff4:	0800b067 	.word	0x0800b067
 800aff8:	2b40      	cmp	r3, #64	@ 0x40
 800affa:	d037      	beq.n	800b06c <UART_SetConfig+0x6bc>
 800affc:	e03a      	b.n	800b074 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800affe:	f7fd fedf 	bl	8008dc0 <HAL_RCCEx_GetD3PCLK1Freq>
 800b002:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b004:	e03c      	b.n	800b080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fd feee 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b014:	e034      	b.n	800b080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b016:	f107 0318 	add.w	r3, r7, #24
 800b01a:	4618      	mov	r0, r3
 800b01c:	f7fe f83a 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b020:	69fb      	ldr	r3, [r7, #28]
 800b022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b024:	e02c      	b.n	800b080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b026:	4b09      	ldr	r3, [pc, #36]	@ (800b04c <UART_SetConfig+0x69c>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f003 0320 	and.w	r3, r3, #32
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d016      	beq.n	800b060 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b032:	4b06      	ldr	r3, [pc, #24]	@ (800b04c <UART_SetConfig+0x69c>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	08db      	lsrs	r3, r3, #3
 800b038:	f003 0303 	and.w	r3, r3, #3
 800b03c:	4a07      	ldr	r2, [pc, #28]	@ (800b05c <UART_SetConfig+0x6ac>)
 800b03e:	fa22 f303 	lsr.w	r3, r2, r3
 800b042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b044:	e01c      	b.n	800b080 <UART_SetConfig+0x6d0>
 800b046:	bf00      	nop
 800b048:	40011400 	.word	0x40011400
 800b04c:	58024400 	.word	0x58024400
 800b050:	40007800 	.word	0x40007800
 800b054:	40007c00 	.word	0x40007c00
 800b058:	58000c00 	.word	0x58000c00
 800b05c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800b060:	4b9d      	ldr	r3, [pc, #628]	@ (800b2d8 <UART_SetConfig+0x928>)
 800b062:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b064:	e00c      	b.n	800b080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b066:	4b9d      	ldr	r3, [pc, #628]	@ (800b2dc <UART_SetConfig+0x92c>)
 800b068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b06a:	e009      	b.n	800b080 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b06c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b072:	e005      	b.n	800b080 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800b074:	2300      	movs	r3, #0
 800b076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b078:	2301      	movs	r3, #1
 800b07a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b07e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b082:	2b00      	cmp	r3, #0
 800b084:	f000 81de 	beq.w	800b444 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b08c:	4a94      	ldr	r2, [pc, #592]	@ (800b2e0 <UART_SetConfig+0x930>)
 800b08e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b092:	461a      	mov	r2, r3
 800b094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b096:	fbb3 f3f2 	udiv	r3, r3, r2
 800b09a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	685a      	ldr	r2, [r3, #4]
 800b0a0:	4613      	mov	r3, r2
 800b0a2:	005b      	lsls	r3, r3, #1
 800b0a4:	4413      	add	r3, r2
 800b0a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d305      	bcc.n	800b0b8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b0b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	d903      	bls.n	800b0c0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b0be:	e1c1      	b.n	800b444 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	60bb      	str	r3, [r7, #8]
 800b0c6:	60fa      	str	r2, [r7, #12]
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0cc:	4a84      	ldr	r2, [pc, #528]	@ (800b2e0 <UART_SetConfig+0x930>)
 800b0ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	603b      	str	r3, [r7, #0]
 800b0d8:	607a      	str	r2, [r7, #4]
 800b0da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b0e2:	f7f5 f955 	bl	8000390 <__aeabi_uldivmod>
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	460b      	mov	r3, r1
 800b0ea:	4610      	mov	r0, r2
 800b0ec:	4619      	mov	r1, r3
 800b0ee:	f04f 0200 	mov.w	r2, #0
 800b0f2:	f04f 0300 	mov.w	r3, #0
 800b0f6:	020b      	lsls	r3, r1, #8
 800b0f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b0fc:	0202      	lsls	r2, r0, #8
 800b0fe:	6979      	ldr	r1, [r7, #20]
 800b100:	6849      	ldr	r1, [r1, #4]
 800b102:	0849      	lsrs	r1, r1, #1
 800b104:	2000      	movs	r0, #0
 800b106:	460c      	mov	r4, r1
 800b108:	4605      	mov	r5, r0
 800b10a:	eb12 0804 	adds.w	r8, r2, r4
 800b10e:	eb43 0905 	adc.w	r9, r3, r5
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	685b      	ldr	r3, [r3, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	469a      	mov	sl, r3
 800b11a:	4693      	mov	fp, r2
 800b11c:	4652      	mov	r2, sl
 800b11e:	465b      	mov	r3, fp
 800b120:	4640      	mov	r0, r8
 800b122:	4649      	mov	r1, r9
 800b124:	f7f5 f934 	bl	8000390 <__aeabi_uldivmod>
 800b128:	4602      	mov	r2, r0
 800b12a:	460b      	mov	r3, r1
 800b12c:	4613      	mov	r3, r2
 800b12e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b132:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b136:	d308      	bcc.n	800b14a <UART_SetConfig+0x79a>
 800b138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b13a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b13e:	d204      	bcs.n	800b14a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b146:	60da      	str	r2, [r3, #12]
 800b148:	e17c      	b.n	800b444 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b14a:	2301      	movs	r3, #1
 800b14c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b150:	e178      	b.n	800b444 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	69db      	ldr	r3, [r3, #28]
 800b156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b15a:	f040 80c5 	bne.w	800b2e8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b15e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b162:	2b20      	cmp	r3, #32
 800b164:	dc48      	bgt.n	800b1f8 <UART_SetConfig+0x848>
 800b166:	2b00      	cmp	r3, #0
 800b168:	db7b      	blt.n	800b262 <UART_SetConfig+0x8b2>
 800b16a:	2b20      	cmp	r3, #32
 800b16c:	d879      	bhi.n	800b262 <UART_SetConfig+0x8b2>
 800b16e:	a201      	add	r2, pc, #4	@ (adr r2, 800b174 <UART_SetConfig+0x7c4>)
 800b170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b174:	0800b1ff 	.word	0x0800b1ff
 800b178:	0800b207 	.word	0x0800b207
 800b17c:	0800b263 	.word	0x0800b263
 800b180:	0800b263 	.word	0x0800b263
 800b184:	0800b20f 	.word	0x0800b20f
 800b188:	0800b263 	.word	0x0800b263
 800b18c:	0800b263 	.word	0x0800b263
 800b190:	0800b263 	.word	0x0800b263
 800b194:	0800b21f 	.word	0x0800b21f
 800b198:	0800b263 	.word	0x0800b263
 800b19c:	0800b263 	.word	0x0800b263
 800b1a0:	0800b263 	.word	0x0800b263
 800b1a4:	0800b263 	.word	0x0800b263
 800b1a8:	0800b263 	.word	0x0800b263
 800b1ac:	0800b263 	.word	0x0800b263
 800b1b0:	0800b263 	.word	0x0800b263
 800b1b4:	0800b22f 	.word	0x0800b22f
 800b1b8:	0800b263 	.word	0x0800b263
 800b1bc:	0800b263 	.word	0x0800b263
 800b1c0:	0800b263 	.word	0x0800b263
 800b1c4:	0800b263 	.word	0x0800b263
 800b1c8:	0800b263 	.word	0x0800b263
 800b1cc:	0800b263 	.word	0x0800b263
 800b1d0:	0800b263 	.word	0x0800b263
 800b1d4:	0800b263 	.word	0x0800b263
 800b1d8:	0800b263 	.word	0x0800b263
 800b1dc:	0800b263 	.word	0x0800b263
 800b1e0:	0800b263 	.word	0x0800b263
 800b1e4:	0800b263 	.word	0x0800b263
 800b1e8:	0800b263 	.word	0x0800b263
 800b1ec:	0800b263 	.word	0x0800b263
 800b1f0:	0800b263 	.word	0x0800b263
 800b1f4:	0800b255 	.word	0x0800b255
 800b1f8:	2b40      	cmp	r3, #64	@ 0x40
 800b1fa:	d02e      	beq.n	800b25a <UART_SetConfig+0x8aa>
 800b1fc:	e031      	b.n	800b262 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1fe:	f7fb fe29 	bl	8006e54 <HAL_RCC_GetPCLK1Freq>
 800b202:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b204:	e033      	b.n	800b26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b206:	f7fb fe3b 	bl	8006e80 <HAL_RCC_GetPCLK2Freq>
 800b20a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b20c:	e02f      	b.n	800b26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b20e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b212:	4618      	mov	r0, r3
 800b214:	f7fd fdea 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b21c:	e027      	b.n	800b26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b21e:	f107 0318 	add.w	r3, r7, #24
 800b222:	4618      	mov	r0, r3
 800b224:	f7fd ff36 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b228:	69fb      	ldr	r3, [r7, #28]
 800b22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b22c:	e01f      	b.n	800b26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b22e:	4b2d      	ldr	r3, [pc, #180]	@ (800b2e4 <UART_SetConfig+0x934>)
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f003 0320 	and.w	r3, r3, #32
 800b236:	2b00      	cmp	r3, #0
 800b238:	d009      	beq.n	800b24e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b23a:	4b2a      	ldr	r3, [pc, #168]	@ (800b2e4 <UART_SetConfig+0x934>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	08db      	lsrs	r3, r3, #3
 800b240:	f003 0303 	and.w	r3, r3, #3
 800b244:	4a24      	ldr	r2, [pc, #144]	@ (800b2d8 <UART_SetConfig+0x928>)
 800b246:	fa22 f303 	lsr.w	r3, r2, r3
 800b24a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b24c:	e00f      	b.n	800b26e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b24e:	4b22      	ldr	r3, [pc, #136]	@ (800b2d8 <UART_SetConfig+0x928>)
 800b250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b252:	e00c      	b.n	800b26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b254:	4b21      	ldr	r3, [pc, #132]	@ (800b2dc <UART_SetConfig+0x92c>)
 800b256:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b258:	e009      	b.n	800b26e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b25a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b25e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b260:	e005      	b.n	800b26e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b262:	2300      	movs	r3, #0
 800b264:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b266:	2301      	movs	r3, #1
 800b268:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b26c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b26e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b270:	2b00      	cmp	r3, #0
 800b272:	f000 80e7 	beq.w	800b444 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b27a:	4a19      	ldr	r2, [pc, #100]	@ (800b2e0 <UART_SetConfig+0x930>)
 800b27c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b280:	461a      	mov	r2, r3
 800b282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b284:	fbb3 f3f2 	udiv	r3, r3, r2
 800b288:	005a      	lsls	r2, r3, #1
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	085b      	lsrs	r3, r3, #1
 800b290:	441a      	add	r2, r3
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	fbb2 f3f3 	udiv	r3, r2, r3
 800b29a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b29e:	2b0f      	cmp	r3, #15
 800b2a0:	d916      	bls.n	800b2d0 <UART_SetConfig+0x920>
 800b2a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2a8:	d212      	bcs.n	800b2d0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ac:	b29b      	uxth	r3, r3
 800b2ae:	f023 030f 	bic.w	r3, r3, #15
 800b2b2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2b6:	085b      	lsrs	r3, r3, #1
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	f003 0307 	and.w	r3, r3, #7
 800b2be:	b29a      	uxth	r2, r3
 800b2c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b2cc:	60da      	str	r2, [r3, #12]
 800b2ce:	e0b9      	b.n	800b444 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b2d0:	2301      	movs	r3, #1
 800b2d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b2d6:	e0b5      	b.n	800b444 <UART_SetConfig+0xa94>
 800b2d8:	03d09000 	.word	0x03d09000
 800b2dc:	003d0900 	.word	0x003d0900
 800b2e0:	0801140c 	.word	0x0801140c
 800b2e4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b2e8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b2ec:	2b20      	cmp	r3, #32
 800b2ee:	dc49      	bgt.n	800b384 <UART_SetConfig+0x9d4>
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	db7c      	blt.n	800b3ee <UART_SetConfig+0xa3e>
 800b2f4:	2b20      	cmp	r3, #32
 800b2f6:	d87a      	bhi.n	800b3ee <UART_SetConfig+0xa3e>
 800b2f8:	a201      	add	r2, pc, #4	@ (adr r2, 800b300 <UART_SetConfig+0x950>)
 800b2fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2fe:	bf00      	nop
 800b300:	0800b38b 	.word	0x0800b38b
 800b304:	0800b393 	.word	0x0800b393
 800b308:	0800b3ef 	.word	0x0800b3ef
 800b30c:	0800b3ef 	.word	0x0800b3ef
 800b310:	0800b39b 	.word	0x0800b39b
 800b314:	0800b3ef 	.word	0x0800b3ef
 800b318:	0800b3ef 	.word	0x0800b3ef
 800b31c:	0800b3ef 	.word	0x0800b3ef
 800b320:	0800b3ab 	.word	0x0800b3ab
 800b324:	0800b3ef 	.word	0x0800b3ef
 800b328:	0800b3ef 	.word	0x0800b3ef
 800b32c:	0800b3ef 	.word	0x0800b3ef
 800b330:	0800b3ef 	.word	0x0800b3ef
 800b334:	0800b3ef 	.word	0x0800b3ef
 800b338:	0800b3ef 	.word	0x0800b3ef
 800b33c:	0800b3ef 	.word	0x0800b3ef
 800b340:	0800b3bb 	.word	0x0800b3bb
 800b344:	0800b3ef 	.word	0x0800b3ef
 800b348:	0800b3ef 	.word	0x0800b3ef
 800b34c:	0800b3ef 	.word	0x0800b3ef
 800b350:	0800b3ef 	.word	0x0800b3ef
 800b354:	0800b3ef 	.word	0x0800b3ef
 800b358:	0800b3ef 	.word	0x0800b3ef
 800b35c:	0800b3ef 	.word	0x0800b3ef
 800b360:	0800b3ef 	.word	0x0800b3ef
 800b364:	0800b3ef 	.word	0x0800b3ef
 800b368:	0800b3ef 	.word	0x0800b3ef
 800b36c:	0800b3ef 	.word	0x0800b3ef
 800b370:	0800b3ef 	.word	0x0800b3ef
 800b374:	0800b3ef 	.word	0x0800b3ef
 800b378:	0800b3ef 	.word	0x0800b3ef
 800b37c:	0800b3ef 	.word	0x0800b3ef
 800b380:	0800b3e1 	.word	0x0800b3e1
 800b384:	2b40      	cmp	r3, #64	@ 0x40
 800b386:	d02e      	beq.n	800b3e6 <UART_SetConfig+0xa36>
 800b388:	e031      	b.n	800b3ee <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b38a:	f7fb fd63 	bl	8006e54 <HAL_RCC_GetPCLK1Freq>
 800b38e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b390:	e033      	b.n	800b3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b392:	f7fb fd75 	bl	8006e80 <HAL_RCC_GetPCLK2Freq>
 800b396:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b398:	e02f      	b.n	800b3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b39a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f7fd fd24 	bl	8008dec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3a8:	e027      	b.n	800b3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b3aa:	f107 0318 	add.w	r3, r7, #24
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f7fd fe70 	bl	8009094 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3b8:	e01f      	b.n	800b3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3ba:	4b2d      	ldr	r3, [pc, #180]	@ (800b470 <UART_SetConfig+0xac0>)
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f003 0320 	and.w	r3, r3, #32
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d009      	beq.n	800b3da <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b3c6:	4b2a      	ldr	r3, [pc, #168]	@ (800b470 <UART_SetConfig+0xac0>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	08db      	lsrs	r3, r3, #3
 800b3cc:	f003 0303 	and.w	r3, r3, #3
 800b3d0:	4a28      	ldr	r2, [pc, #160]	@ (800b474 <UART_SetConfig+0xac4>)
 800b3d2:	fa22 f303 	lsr.w	r3, r2, r3
 800b3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b3d8:	e00f      	b.n	800b3fa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b3da:	4b26      	ldr	r3, [pc, #152]	@ (800b474 <UART_SetConfig+0xac4>)
 800b3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3de:	e00c      	b.n	800b3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b3e0:	4b25      	ldr	r3, [pc, #148]	@ (800b478 <UART_SetConfig+0xac8>)
 800b3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3e4:	e009      	b.n	800b3fa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b3e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b3ec:	e005      	b.n	800b3fa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b3f8:	bf00      	nop
    }

    if (pclk != 0U)
 800b3fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d021      	beq.n	800b444 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b404:	4a1d      	ldr	r2, [pc, #116]	@ (800b47c <UART_SetConfig+0xacc>)
 800b406:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b40a:	461a      	mov	r2, r3
 800b40c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b40e:	fbb3 f2f2 	udiv	r2, r3, r2
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	085b      	lsrs	r3, r3, #1
 800b418:	441a      	add	r2, r3
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b422:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b426:	2b0f      	cmp	r3, #15
 800b428:	d909      	bls.n	800b43e <UART_SetConfig+0xa8e>
 800b42a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b42c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b430:	d205      	bcs.n	800b43e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b434:	b29a      	uxth	r2, r3
 800b436:	697b      	ldr	r3, [r7, #20]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	60da      	str	r2, [r3, #12]
 800b43c:	e002      	b.n	800b444 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b43e:	2301      	movs	r3, #1
 800b440:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	2201      	movs	r2, #1
 800b448:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	2201      	movs	r2, #1
 800b450:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b454:	697b      	ldr	r3, [r7, #20]
 800b456:	2200      	movs	r2, #0
 800b458:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	2200      	movs	r2, #0
 800b45e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b460:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b464:	4618      	mov	r0, r3
 800b466:	3748      	adds	r7, #72	@ 0x48
 800b468:	46bd      	mov	sp, r7
 800b46a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b46e:	bf00      	nop
 800b470:	58024400 	.word	0x58024400
 800b474:	03d09000 	.word	0x03d09000
 800b478:	003d0900 	.word	0x003d0900
 800b47c:	0801140c 	.word	0x0801140c

0800b480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b480:	b480      	push	{r7}
 800b482:	b083      	sub	sp, #12
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b48c:	f003 0308 	and.w	r3, r3, #8
 800b490:	2b00      	cmp	r3, #0
 800b492:	d00a      	beq.n	800b4aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	430a      	orrs	r2, r1
 800b4a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4ae:	f003 0301 	and.w	r3, r3, #1
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d00a      	beq.n	800b4cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	685b      	ldr	r3, [r3, #4]
 800b4bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	430a      	orrs	r2, r1
 800b4ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d0:	f003 0302 	and.w	r3, r3, #2
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d00a      	beq.n	800b4ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	685b      	ldr	r3, [r3, #4]
 800b4de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	430a      	orrs	r2, r1
 800b4ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4f2:	f003 0304 	and.w	r3, r3, #4
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d00a      	beq.n	800b510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	430a      	orrs	r2, r1
 800b50e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b514:	f003 0310 	and.w	r3, r3, #16
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d00a      	beq.n	800b532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	689b      	ldr	r3, [r3, #8]
 800b522:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	430a      	orrs	r2, r1
 800b530:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b536:	f003 0320 	and.w	r3, r3, #32
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d00a      	beq.n	800b554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	689b      	ldr	r3, [r3, #8]
 800b544:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	430a      	orrs	r2, r1
 800b552:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b558:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d01a      	beq.n	800b596 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	685b      	ldr	r3, [r3, #4]
 800b566:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	430a      	orrs	r2, r1
 800b574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b57a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b57e:	d10a      	bne.n	800b596 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	685b      	ldr	r3, [r3, #4]
 800b586:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	430a      	orrs	r2, r1
 800b594:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b59a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d00a      	beq.n	800b5b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	685b      	ldr	r3, [r3, #4]
 800b5a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	430a      	orrs	r2, r1
 800b5b6:	605a      	str	r2, [r3, #4]
  }
}
 800b5b8:	bf00      	nop
 800b5ba:	370c      	adds	r7, #12
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c2:	4770      	bx	lr

0800b5c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b098      	sub	sp, #96	@ 0x60
 800b5c8:	af02      	add	r7, sp, #8
 800b5ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b5d4:	f7f5 f8f8 	bl	80007c8 <HAL_GetTick>
 800b5d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f003 0308 	and.w	r3, r3, #8
 800b5e4:	2b08      	cmp	r3, #8
 800b5e6:	d12f      	bne.n	800b648 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5ec:	9300      	str	r3, [sp, #0]
 800b5ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f000 f88e 	bl	800b718 <UART_WaitOnFlagUntilTimeout>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d022      	beq.n	800b648 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b60a:	e853 3f00 	ldrex	r3, [r3]
 800b60e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b616:	653b      	str	r3, [r7, #80]	@ 0x50
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	461a      	mov	r2, r3
 800b61e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b620:	647b      	str	r3, [r7, #68]	@ 0x44
 800b622:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b624:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b626:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b628:	e841 2300 	strex	r3, r2, [r1]
 800b62c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b62e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b630:	2b00      	cmp	r3, #0
 800b632:	d1e6      	bne.n	800b602 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2220      	movs	r2, #32
 800b638:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	2200      	movs	r2, #0
 800b640:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b644:	2303      	movs	r3, #3
 800b646:	e063      	b.n	800b710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f003 0304 	and.w	r3, r3, #4
 800b652:	2b04      	cmp	r3, #4
 800b654:	d149      	bne.n	800b6ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b656:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b65a:	9300      	str	r3, [sp, #0]
 800b65c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b65e:	2200      	movs	r2, #0
 800b660:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f000 f857 	bl	800b718 <UART_WaitOnFlagUntilTimeout>
 800b66a:	4603      	mov	r3, r0
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d03c      	beq.n	800b6ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b678:	e853 3f00 	ldrex	r3, [r3]
 800b67c:	623b      	str	r3, [r7, #32]
   return(result);
 800b67e:	6a3b      	ldr	r3, [r7, #32]
 800b680:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b684:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	461a      	mov	r2, r3
 800b68c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b68e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b690:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b692:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b696:	e841 2300 	strex	r3, r2, [r1]
 800b69a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b69c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d1e6      	bne.n	800b670 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	3308      	adds	r3, #8
 800b6a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	e853 3f00 	ldrex	r3, [r3]
 800b6b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f023 0301 	bic.w	r3, r3, #1
 800b6b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	3308      	adds	r3, #8
 800b6c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6c2:	61fa      	str	r2, [r7, #28]
 800b6c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6c6:	69b9      	ldr	r1, [r7, #24]
 800b6c8:	69fa      	ldr	r2, [r7, #28]
 800b6ca:	e841 2300 	strex	r3, r2, [r1]
 800b6ce:	617b      	str	r3, [r7, #20]
   return(result);
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d1e5      	bne.n	800b6a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2220      	movs	r2, #32
 800b6da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b6e6:	2303      	movs	r3, #3
 800b6e8:	e012      	b.n	800b710 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2220      	movs	r2, #32
 800b6ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2220      	movs	r2, #32
 800b6f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	2200      	movs	r2, #0
 800b704:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2200      	movs	r2, #0
 800b70a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b70e:	2300      	movs	r3, #0
}
 800b710:	4618      	mov	r0, r3
 800b712:	3758      	adds	r7, #88	@ 0x58
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b084      	sub	sp, #16
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	60b9      	str	r1, [r7, #8]
 800b722:	603b      	str	r3, [r7, #0]
 800b724:	4613      	mov	r3, r2
 800b726:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b728:	e04f      	b.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b72a:	69bb      	ldr	r3, [r7, #24]
 800b72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b730:	d04b      	beq.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b732:	f7f5 f849 	bl	80007c8 <HAL_GetTick>
 800b736:	4602      	mov	r2, r0
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	1ad3      	subs	r3, r2, r3
 800b73c:	69ba      	ldr	r2, [r7, #24]
 800b73e:	429a      	cmp	r2, r3
 800b740:	d302      	bcc.n	800b748 <UART_WaitOnFlagUntilTimeout+0x30>
 800b742:	69bb      	ldr	r3, [r7, #24]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d101      	bne.n	800b74c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b748:	2303      	movs	r3, #3
 800b74a:	e04e      	b.n	800b7ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	f003 0304 	and.w	r3, r3, #4
 800b756:	2b00      	cmp	r3, #0
 800b758:	d037      	beq.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	2b80      	cmp	r3, #128	@ 0x80
 800b75e:	d034      	beq.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	2b40      	cmp	r3, #64	@ 0x40
 800b764:	d031      	beq.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	69db      	ldr	r3, [r3, #28]
 800b76c:	f003 0308 	and.w	r3, r3, #8
 800b770:	2b08      	cmp	r3, #8
 800b772:	d110      	bne.n	800b796 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	2208      	movs	r2, #8
 800b77a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b77c:	68f8      	ldr	r0, [r7, #12]
 800b77e:	f000 f839 	bl	800b7f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2208      	movs	r2, #8
 800b786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2200      	movs	r2, #0
 800b78e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b792:	2301      	movs	r3, #1
 800b794:	e029      	b.n	800b7ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	69db      	ldr	r3, [r3, #28]
 800b79c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7a4:	d111      	bne.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b7ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b7b0:	68f8      	ldr	r0, [r7, #12]
 800b7b2:	f000 f81f 	bl	800b7f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	2220      	movs	r2, #32
 800b7ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b7c6:	2303      	movs	r3, #3
 800b7c8:	e00f      	b.n	800b7ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	69da      	ldr	r2, [r3, #28]
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	4013      	ands	r3, r2
 800b7d4:	68ba      	ldr	r2, [r7, #8]
 800b7d6:	429a      	cmp	r2, r3
 800b7d8:	bf0c      	ite	eq
 800b7da:	2301      	moveq	r3, #1
 800b7dc:	2300      	movne	r3, #0
 800b7de:	b2db      	uxtb	r3, r3
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	79fb      	ldrb	r3, [r7, #7]
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	d0a0      	beq.n	800b72a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b7e8:	2300      	movs	r3, #0
}
 800b7ea:	4618      	mov	r0, r3
 800b7ec:	3710      	adds	r7, #16
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	bd80      	pop	{r7, pc}
	...

0800b7f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b7f4:	b480      	push	{r7}
 800b7f6:	b095      	sub	sp, #84	@ 0x54
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b804:	e853 3f00 	ldrex	r3, [r3]
 800b808:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b80c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b810:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	461a      	mov	r2, r3
 800b818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b81a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b81c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b81e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b820:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b822:	e841 2300 	strex	r3, r2, [r1]
 800b826:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d1e6      	bne.n	800b7fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	3308      	adds	r3, #8
 800b834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b836:	6a3b      	ldr	r3, [r7, #32]
 800b838:	e853 3f00 	ldrex	r3, [r3]
 800b83c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b83e:	69fa      	ldr	r2, [r7, #28]
 800b840:	4b1e      	ldr	r3, [pc, #120]	@ (800b8bc <UART_EndRxTransfer+0xc8>)
 800b842:	4013      	ands	r3, r2
 800b844:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	3308      	adds	r3, #8
 800b84c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b84e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b850:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b856:	e841 2300 	strex	r3, r2, [r1]
 800b85a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d1e5      	bne.n	800b82e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b866:	2b01      	cmp	r3, #1
 800b868:	d118      	bne.n	800b89c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	e853 3f00 	ldrex	r3, [r3]
 800b876:	60bb      	str	r3, [r7, #8]
   return(result);
 800b878:	68bb      	ldr	r3, [r7, #8]
 800b87a:	f023 0310 	bic.w	r3, r3, #16
 800b87e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	461a      	mov	r2, r3
 800b886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b888:	61bb      	str	r3, [r7, #24]
 800b88a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b88c:	6979      	ldr	r1, [r7, #20]
 800b88e:	69ba      	ldr	r2, [r7, #24]
 800b890:	e841 2300 	strex	r3, r2, [r1]
 800b894:	613b      	str	r3, [r7, #16]
   return(result);
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d1e6      	bne.n	800b86a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2220      	movs	r2, #32
 800b8a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b8b0:	bf00      	nop
 800b8b2:	3754      	adds	r7, #84	@ 0x54
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr
 800b8bc:	effffffe 	.word	0xeffffffe

0800b8c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b085      	sub	sp, #20
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8ce:	2b01      	cmp	r3, #1
 800b8d0:	d101      	bne.n	800b8d6 <HAL_UARTEx_DisableFifoMode+0x16>
 800b8d2:	2302      	movs	r3, #2
 800b8d4:	e027      	b.n	800b926 <HAL_UARTEx_DisableFifoMode+0x66>
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2201      	movs	r2, #1
 800b8da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2224      	movs	r2, #36	@ 0x24
 800b8e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	681a      	ldr	r2, [r3, #0]
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	f022 0201 	bic.w	r2, r2, #1
 800b8fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b904:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2200      	movs	r2, #0
 800b90a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	68fa      	ldr	r2, [r7, #12]
 800b912:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2220      	movs	r2, #32
 800b918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2200      	movs	r2, #0
 800b920:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3714      	adds	r7, #20
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr

0800b932 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b932:	b580      	push	{r7, lr}
 800b934:	b084      	sub	sp, #16
 800b936:	af00      	add	r7, sp, #0
 800b938:	6078      	str	r0, [r7, #4]
 800b93a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b942:	2b01      	cmp	r3, #1
 800b944:	d101      	bne.n	800b94a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b946:	2302      	movs	r3, #2
 800b948:	e02d      	b.n	800b9a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	2201      	movs	r2, #1
 800b94e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2224      	movs	r2, #36	@ 0x24
 800b956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	681a      	ldr	r2, [r3, #0]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	f022 0201 	bic.w	r2, r2, #1
 800b970:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	689b      	ldr	r3, [r3, #8]
 800b978:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	683a      	ldr	r2, [r7, #0]
 800b982:	430a      	orrs	r2, r1
 800b984:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f000 f850 	bl	800ba2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	68fa      	ldr	r2, [r7, #12]
 800b992:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2220      	movs	r2, #32
 800b998:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b9a4:	2300      	movs	r3, #0
}
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	3710      	adds	r7, #16
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}

0800b9ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b9ae:	b580      	push	{r7, lr}
 800b9b0:	b084      	sub	sp, #16
 800b9b2:	af00      	add	r7, sp, #0
 800b9b4:	6078      	str	r0, [r7, #4]
 800b9b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	d101      	bne.n	800b9c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b9c2:	2302      	movs	r3, #2
 800b9c4:	e02d      	b.n	800ba22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2224      	movs	r2, #36	@ 0x24
 800b9d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	681a      	ldr	r2, [r3, #0]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f022 0201 	bic.w	r2, r2, #1
 800b9ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	689b      	ldr	r3, [r3, #8]
 800b9f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	683a      	ldr	r2, [r7, #0]
 800b9fe:	430a      	orrs	r2, r1
 800ba00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f000 f812 	bl	800ba2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	68fa      	ldr	r2, [r7, #12]
 800ba0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2220      	movs	r2, #32
 800ba14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba20:	2300      	movs	r3, #0
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3710      	adds	r7, #16
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
	...

0800ba2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b085      	sub	sp, #20
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d108      	bne.n	800ba4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2201      	movs	r2, #1
 800ba48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ba4c:	e031      	b.n	800bab2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ba4e:	2310      	movs	r3, #16
 800ba50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ba52:	2310      	movs	r3, #16
 800ba54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	689b      	ldr	r3, [r3, #8]
 800ba5c:	0e5b      	lsrs	r3, r3, #25
 800ba5e:	b2db      	uxtb	r3, r3
 800ba60:	f003 0307 	and.w	r3, r3, #7
 800ba64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	689b      	ldr	r3, [r3, #8]
 800ba6c:	0f5b      	lsrs	r3, r3, #29
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	f003 0307 	and.w	r3, r3, #7
 800ba74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba76:	7bbb      	ldrb	r3, [r7, #14]
 800ba78:	7b3a      	ldrb	r2, [r7, #12]
 800ba7a:	4911      	ldr	r1, [pc, #68]	@ (800bac0 <UARTEx_SetNbDataToProcess+0x94>)
 800ba7c:	5c8a      	ldrb	r2, [r1, r2]
 800ba7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ba82:	7b3a      	ldrb	r2, [r7, #12]
 800ba84:	490f      	ldr	r1, [pc, #60]	@ (800bac4 <UARTEx_SetNbDataToProcess+0x98>)
 800ba86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba88:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba8c:	b29a      	uxth	r2, r3
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba94:	7bfb      	ldrb	r3, [r7, #15]
 800ba96:	7b7a      	ldrb	r2, [r7, #13]
 800ba98:	4909      	ldr	r1, [pc, #36]	@ (800bac0 <UARTEx_SetNbDataToProcess+0x94>)
 800ba9a:	5c8a      	ldrb	r2, [r1, r2]
 800ba9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800baa0:	7b7a      	ldrb	r2, [r7, #13]
 800baa2:	4908      	ldr	r1, [pc, #32]	@ (800bac4 <UARTEx_SetNbDataToProcess+0x98>)
 800baa4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800baa6:	fb93 f3f2 	sdiv	r3, r3, r2
 800baaa:	b29a      	uxth	r2, r3
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bab2:	bf00      	nop
 800bab4:	3714      	adds	r7, #20
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr
 800babe:	bf00      	nop
 800bac0:	08011424 	.word	0x08011424
 800bac4:	0801142c 	.word	0x0801142c

0800bac8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bac8:	b084      	sub	sp, #16
 800baca:	b580      	push	{r7, lr}
 800bacc:	b084      	sub	sp, #16
 800bace:	af00      	add	r7, sp, #0
 800bad0:	6078      	str	r0, [r7, #4]
 800bad2:	f107 001c 	add.w	r0, r7, #28
 800bad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bada:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800bade:	2b01      	cmp	r3, #1
 800bae0:	d121      	bne.n	800bb26 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bae6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	68da      	ldr	r2, [r3, #12]
 800baf2:	4b2c      	ldr	r3, [pc, #176]	@ (800bba4 <USB_CoreInit+0xdc>)
 800baf4:	4013      	ands	r3, r2
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	68db      	ldr	r3, [r3, #12]
 800bafe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bb06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	d105      	bne.n	800bb1a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	68db      	ldr	r3, [r3, #12]
 800bb12:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f001 fafa 	bl	800d114 <USB_CoreReset>
 800bb20:	4603      	mov	r3, r0
 800bb22:	73fb      	strb	r3, [r7, #15]
 800bb24:	e01b      	b.n	800bb5e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	68db      	ldr	r3, [r3, #12]
 800bb2a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f001 faee 	bl	800d114 <USB_CoreReset>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bb3c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d106      	bne.n	800bb52 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb48:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	639a      	str	r2, [r3, #56]	@ 0x38
 800bb50:	e005      	b.n	800bb5e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bb5e:	7fbb      	ldrb	r3, [r7, #30]
 800bb60:	2b01      	cmp	r3, #1
 800bb62:	d116      	bne.n	800bb92 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb68:	b29a      	uxth	r2, r3
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bb72:	4b0d      	ldr	r3, [pc, #52]	@ (800bba8 <USB_CoreInit+0xe0>)
 800bb74:	4313      	orrs	r3, r2
 800bb76:	687a      	ldr	r2, [r7, #4]
 800bb78:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	689b      	ldr	r3, [r3, #8]
 800bb7e:	f043 0206 	orr.w	r2, r3, #6
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	f043 0220 	orr.w	r2, r3, #32
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bb92:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bb9e:	b004      	add	sp, #16
 800bba0:	4770      	bx	lr
 800bba2:	bf00      	nop
 800bba4:	ffbdffbf 	.word	0xffbdffbf
 800bba8:	03ee0000 	.word	0x03ee0000

0800bbac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bbac:	b480      	push	{r7}
 800bbae:	b087      	sub	sp, #28
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	60f8      	str	r0, [r7, #12]
 800bbb4:	60b9      	str	r1, [r7, #8]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bbba:	79fb      	ldrb	r3, [r7, #7]
 800bbbc:	2b02      	cmp	r3, #2
 800bbbe:	d165      	bne.n	800bc8c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	4a41      	ldr	r2, [pc, #260]	@ (800bcc8 <USB_SetTurnaroundTime+0x11c>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d906      	bls.n	800bbd6 <USB_SetTurnaroundTime+0x2a>
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	4a40      	ldr	r2, [pc, #256]	@ (800bccc <USB_SetTurnaroundTime+0x120>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d202      	bcs.n	800bbd6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bbd0:	230f      	movs	r3, #15
 800bbd2:	617b      	str	r3, [r7, #20]
 800bbd4:	e062      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	4a3c      	ldr	r2, [pc, #240]	@ (800bccc <USB_SetTurnaroundTime+0x120>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	d306      	bcc.n	800bbec <USB_SetTurnaroundTime+0x40>
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	4a3b      	ldr	r2, [pc, #236]	@ (800bcd0 <USB_SetTurnaroundTime+0x124>)
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d202      	bcs.n	800bbec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bbe6:	230e      	movs	r3, #14
 800bbe8:	617b      	str	r3, [r7, #20]
 800bbea:	e057      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	4a38      	ldr	r2, [pc, #224]	@ (800bcd0 <USB_SetTurnaroundTime+0x124>)
 800bbf0:	4293      	cmp	r3, r2
 800bbf2:	d306      	bcc.n	800bc02 <USB_SetTurnaroundTime+0x56>
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	4a37      	ldr	r2, [pc, #220]	@ (800bcd4 <USB_SetTurnaroundTime+0x128>)
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	d202      	bcs.n	800bc02 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bbfc:	230d      	movs	r3, #13
 800bbfe:	617b      	str	r3, [r7, #20]
 800bc00:	e04c      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	4a33      	ldr	r2, [pc, #204]	@ (800bcd4 <USB_SetTurnaroundTime+0x128>)
 800bc06:	4293      	cmp	r3, r2
 800bc08:	d306      	bcc.n	800bc18 <USB_SetTurnaroundTime+0x6c>
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	4a32      	ldr	r2, [pc, #200]	@ (800bcd8 <USB_SetTurnaroundTime+0x12c>)
 800bc0e:	4293      	cmp	r3, r2
 800bc10:	d802      	bhi.n	800bc18 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bc12:	230c      	movs	r3, #12
 800bc14:	617b      	str	r3, [r7, #20]
 800bc16:	e041      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	4a2f      	ldr	r2, [pc, #188]	@ (800bcd8 <USB_SetTurnaroundTime+0x12c>)
 800bc1c:	4293      	cmp	r3, r2
 800bc1e:	d906      	bls.n	800bc2e <USB_SetTurnaroundTime+0x82>
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	4a2e      	ldr	r2, [pc, #184]	@ (800bcdc <USB_SetTurnaroundTime+0x130>)
 800bc24:	4293      	cmp	r3, r2
 800bc26:	d802      	bhi.n	800bc2e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bc28:	230b      	movs	r3, #11
 800bc2a:	617b      	str	r3, [r7, #20]
 800bc2c:	e036      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bc2e:	68bb      	ldr	r3, [r7, #8]
 800bc30:	4a2a      	ldr	r2, [pc, #168]	@ (800bcdc <USB_SetTurnaroundTime+0x130>)
 800bc32:	4293      	cmp	r3, r2
 800bc34:	d906      	bls.n	800bc44 <USB_SetTurnaroundTime+0x98>
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	4a29      	ldr	r2, [pc, #164]	@ (800bce0 <USB_SetTurnaroundTime+0x134>)
 800bc3a:	4293      	cmp	r3, r2
 800bc3c:	d802      	bhi.n	800bc44 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bc3e:	230a      	movs	r3, #10
 800bc40:	617b      	str	r3, [r7, #20]
 800bc42:	e02b      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	4a26      	ldr	r2, [pc, #152]	@ (800bce0 <USB_SetTurnaroundTime+0x134>)
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	d906      	bls.n	800bc5a <USB_SetTurnaroundTime+0xae>
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	4a25      	ldr	r2, [pc, #148]	@ (800bce4 <USB_SetTurnaroundTime+0x138>)
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d202      	bcs.n	800bc5a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bc54:	2309      	movs	r3, #9
 800bc56:	617b      	str	r3, [r7, #20]
 800bc58:	e020      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	4a21      	ldr	r2, [pc, #132]	@ (800bce4 <USB_SetTurnaroundTime+0x138>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d306      	bcc.n	800bc70 <USB_SetTurnaroundTime+0xc4>
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	4a20      	ldr	r2, [pc, #128]	@ (800bce8 <USB_SetTurnaroundTime+0x13c>)
 800bc66:	4293      	cmp	r3, r2
 800bc68:	d802      	bhi.n	800bc70 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bc6a:	2308      	movs	r3, #8
 800bc6c:	617b      	str	r3, [r7, #20]
 800bc6e:	e015      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	4a1d      	ldr	r2, [pc, #116]	@ (800bce8 <USB_SetTurnaroundTime+0x13c>)
 800bc74:	4293      	cmp	r3, r2
 800bc76:	d906      	bls.n	800bc86 <USB_SetTurnaroundTime+0xda>
 800bc78:	68bb      	ldr	r3, [r7, #8]
 800bc7a:	4a1c      	ldr	r2, [pc, #112]	@ (800bcec <USB_SetTurnaroundTime+0x140>)
 800bc7c:	4293      	cmp	r3, r2
 800bc7e:	d202      	bcs.n	800bc86 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bc80:	2307      	movs	r3, #7
 800bc82:	617b      	str	r3, [r7, #20]
 800bc84:	e00a      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bc86:	2306      	movs	r3, #6
 800bc88:	617b      	str	r3, [r7, #20]
 800bc8a:	e007      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bc8c:	79fb      	ldrb	r3, [r7, #7]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d102      	bne.n	800bc98 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bc92:	2309      	movs	r3, #9
 800bc94:	617b      	str	r3, [r7, #20]
 800bc96:	e001      	b.n	800bc9c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bc98:	2309      	movs	r3, #9
 800bc9a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	68da      	ldr	r2, [r3, #12]
 800bcac:	697b      	ldr	r3, [r7, #20]
 800bcae:	029b      	lsls	r3, r3, #10
 800bcb0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800bcb4:	431a      	orrs	r2, r3
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bcba:	2300      	movs	r3, #0
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	371c      	adds	r7, #28
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc6:	4770      	bx	lr
 800bcc8:	00d8acbf 	.word	0x00d8acbf
 800bccc:	00e4e1c0 	.word	0x00e4e1c0
 800bcd0:	00f42400 	.word	0x00f42400
 800bcd4:	01067380 	.word	0x01067380
 800bcd8:	011a499f 	.word	0x011a499f
 800bcdc:	01312cff 	.word	0x01312cff
 800bce0:	014ca43f 	.word	0x014ca43f
 800bce4:	016e3600 	.word	0x016e3600
 800bce8:	01a6ab1f 	.word	0x01a6ab1f
 800bcec:	01e84800 	.word	0x01e84800

0800bcf0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bcf0:	b480      	push	{r7}
 800bcf2:	b083      	sub	sp, #12
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	f043 0201 	orr.w	r2, r3, #1
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bd04:	2300      	movs	r3, #0
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	370c      	adds	r7, #12
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd10:	4770      	bx	lr

0800bd12 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bd12:	b480      	push	{r7}
 800bd14:	b083      	sub	sp, #12
 800bd16:	af00      	add	r7, sp, #0
 800bd18:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	689b      	ldr	r3, [r3, #8]
 800bd1e:	f023 0201 	bic.w	r2, r3, #1
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bd26:	2300      	movs	r3, #0
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	370c      	adds	r7, #12
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr

0800bd34 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	460b      	mov	r3, r1
 800bd3e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bd40:	2300      	movs	r3, #0
 800bd42:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	68db      	ldr	r3, [r3, #12]
 800bd48:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bd50:	78fb      	ldrb	r3, [r7, #3]
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d115      	bne.n	800bd82 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	68db      	ldr	r3, [r3, #12]
 800bd5a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bd62:	200a      	movs	r0, #10
 800bd64:	f7f4 fd3c 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	330a      	adds	r3, #10
 800bd6c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bd6e:	6878      	ldr	r0, [r7, #4]
 800bd70:	f001 f93f 	bl	800cff2 <USB_GetMode>
 800bd74:	4603      	mov	r3, r0
 800bd76:	2b01      	cmp	r3, #1
 800bd78:	d01e      	beq.n	800bdb8 <USB_SetCurrentMode+0x84>
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	2bc7      	cmp	r3, #199	@ 0xc7
 800bd7e:	d9f0      	bls.n	800bd62 <USB_SetCurrentMode+0x2e>
 800bd80:	e01a      	b.n	800bdb8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bd82:	78fb      	ldrb	r3, [r7, #3]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d115      	bne.n	800bdb4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	68db      	ldr	r3, [r3, #12]
 800bd8c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bd94:	200a      	movs	r0, #10
 800bd96:	f7f4 fd23 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	330a      	adds	r3, #10
 800bd9e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	f001 f926 	bl	800cff2 <USB_GetMode>
 800bda6:	4603      	mov	r3, r0
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d005      	beq.n	800bdb8 <USB_SetCurrentMode+0x84>
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2bc7      	cmp	r3, #199	@ 0xc7
 800bdb0:	d9f0      	bls.n	800bd94 <USB_SetCurrentMode+0x60>
 800bdb2:	e001      	b.n	800bdb8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	e005      	b.n	800bdc4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	2bc8      	cmp	r3, #200	@ 0xc8
 800bdbc:	d101      	bne.n	800bdc2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e000      	b.n	800bdc4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bdc2:	2300      	movs	r3, #0
}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3710      	adds	r7, #16
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}

0800bdcc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bdcc:	b084      	sub	sp, #16
 800bdce:	b580      	push	{r7, lr}
 800bdd0:	b086      	sub	sp, #24
 800bdd2:	af00      	add	r7, sp, #0
 800bdd4:	6078      	str	r0, [r7, #4]
 800bdd6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800bdda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bdde:	2300      	movs	r3, #0
 800bde0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bde6:	2300      	movs	r3, #0
 800bde8:	613b      	str	r3, [r7, #16]
 800bdea:	e009      	b.n	800be00 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bdec:	687a      	ldr	r2, [r7, #4]
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	3340      	adds	r3, #64	@ 0x40
 800bdf2:	009b      	lsls	r3, r3, #2
 800bdf4:	4413      	add	r3, r2
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	613b      	str	r3, [r7, #16]
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	2b0e      	cmp	r3, #14
 800be04:	d9f2      	bls.n	800bdec <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800be06:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d11c      	bne.n	800be48 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be14:	685b      	ldr	r3, [r3, #4]
 800be16:	68fa      	ldr	r2, [r7, #12]
 800be18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be1c:	f043 0302 	orr.w	r3, r3, #2
 800be20:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be26:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	601a      	str	r2, [r3, #0]
 800be46:	e005      	b.n	800be54 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be4c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800be5a:	461a      	mov	r2, r3
 800be5c:	2300      	movs	r3, #0
 800be5e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800be60:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800be64:	2b01      	cmp	r3, #1
 800be66:	d10d      	bne.n	800be84 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800be68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d104      	bne.n	800be7a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800be70:	2100      	movs	r1, #0
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f000 f968 	bl	800c148 <USB_SetDevSpeed>
 800be78:	e008      	b.n	800be8c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800be7a:	2101      	movs	r1, #1
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f000 f963 	bl	800c148 <USB_SetDevSpeed>
 800be82:	e003      	b.n	800be8c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800be84:	2103      	movs	r1, #3
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f000 f95e 	bl	800c148 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800be8c:	2110      	movs	r1, #16
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f000 f8fa 	bl	800c088 <USB_FlushTxFifo>
 800be94:	4603      	mov	r3, r0
 800be96:	2b00      	cmp	r3, #0
 800be98:	d001      	beq.n	800be9e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800be9a:	2301      	movs	r3, #1
 800be9c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f000 f924 	bl	800c0ec <USB_FlushRxFifo>
 800bea4:	4603      	mov	r3, r0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d001      	beq.n	800beae <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800beaa:	2301      	movs	r3, #1
 800beac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800beb4:	461a      	mov	r2, r3
 800beb6:	2300      	movs	r3, #0
 800beb8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bec0:	461a      	mov	r2, r3
 800bec2:	2300      	movs	r3, #0
 800bec4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800becc:	461a      	mov	r2, r3
 800bece:	2300      	movs	r3, #0
 800bed0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bed2:	2300      	movs	r3, #0
 800bed4:	613b      	str	r3, [r7, #16]
 800bed6:	e043      	b.n	800bf60 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	015a      	lsls	r2, r3, #5
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	4413      	add	r3, r2
 800bee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800beea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800beee:	d118      	bne.n	800bf22 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d10a      	bne.n	800bf0c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bef6:	693b      	ldr	r3, [r7, #16]
 800bef8:	015a      	lsls	r2, r3, #5
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	4413      	add	r3, r2
 800befe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf02:	461a      	mov	r2, r3
 800bf04:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bf08:	6013      	str	r3, [r2, #0]
 800bf0a:	e013      	b.n	800bf34 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	015a      	lsls	r2, r3, #5
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	4413      	add	r3, r2
 800bf14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf18:	461a      	mov	r2, r3
 800bf1a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bf1e:	6013      	str	r3, [r2, #0]
 800bf20:	e008      	b.n	800bf34 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bf22:	693b      	ldr	r3, [r7, #16]
 800bf24:	015a      	lsls	r2, r3, #5
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	4413      	add	r3, r2
 800bf2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf2e:	461a      	mov	r2, r3
 800bf30:	2300      	movs	r3, #0
 800bf32:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	015a      	lsls	r2, r3, #5
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	4413      	add	r3, r2
 800bf3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf40:	461a      	mov	r2, r3
 800bf42:	2300      	movs	r3, #0
 800bf44:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	015a      	lsls	r2, r3, #5
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	4413      	add	r3, r2
 800bf4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf52:	461a      	mov	r2, r3
 800bf54:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bf58:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	613b      	str	r3, [r7, #16]
 800bf60:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bf64:	461a      	mov	r2, r3
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d3b5      	bcc.n	800bed8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	613b      	str	r3, [r7, #16]
 800bf70:	e043      	b.n	800bffa <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	015a      	lsls	r2, r3, #5
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	4413      	add	r3, r2
 800bf7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bf84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bf88:	d118      	bne.n	800bfbc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800bf8a:	693b      	ldr	r3, [r7, #16]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d10a      	bne.n	800bfa6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	015a      	lsls	r2, r3, #5
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	4413      	add	r3, r2
 800bf98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf9c:	461a      	mov	r2, r3
 800bf9e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bfa2:	6013      	str	r3, [r2, #0]
 800bfa4:	e013      	b.n	800bfce <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	015a      	lsls	r2, r3, #5
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	4413      	add	r3, r2
 800bfae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bfb8:	6013      	str	r3, [r2, #0]
 800bfba:	e008      	b.n	800bfce <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	015a      	lsls	r2, r3, #5
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	4413      	add	r3, r2
 800bfc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfc8:	461a      	mov	r2, r3
 800bfca:	2300      	movs	r3, #0
 800bfcc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bfce:	693b      	ldr	r3, [r7, #16]
 800bfd0:	015a      	lsls	r2, r3, #5
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	4413      	add	r3, r2
 800bfd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfda:	461a      	mov	r2, r3
 800bfdc:	2300      	movs	r3, #0
 800bfde:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	015a      	lsls	r2, r3, #5
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	4413      	add	r3, r2
 800bfe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfec:	461a      	mov	r2, r3
 800bfee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bff2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	3301      	adds	r3, #1
 800bff8:	613b      	str	r3, [r7, #16]
 800bffa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bffe:	461a      	mov	r2, r3
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	4293      	cmp	r3, r2
 800c004:	d3b5      	bcc.n	800bf72 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c00c:	691b      	ldr	r3, [r3, #16]
 800c00e:	68fa      	ldr	r2, [r7, #12]
 800c010:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c018:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	2200      	movs	r2, #0
 800c01e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c026:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c028:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d105      	bne.n	800c03c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	699b      	ldr	r3, [r3, #24]
 800c034:	f043 0210 	orr.w	r2, r3, #16
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	699a      	ldr	r2, [r3, #24]
 800c040:	4b0f      	ldr	r3, [pc, #60]	@ (800c080 <USB_DevInit+0x2b4>)
 800c042:	4313      	orrs	r3, r2
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c048:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d005      	beq.n	800c05c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	699b      	ldr	r3, [r3, #24]
 800c054:	f043 0208 	orr.w	r2, r3, #8
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c05c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c060:	2b01      	cmp	r3, #1
 800c062:	d105      	bne.n	800c070 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	699a      	ldr	r2, [r3, #24]
 800c068:	4b06      	ldr	r3, [pc, #24]	@ (800c084 <USB_DevInit+0x2b8>)
 800c06a:	4313      	orrs	r3, r2
 800c06c:	687a      	ldr	r2, [r7, #4]
 800c06e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c070:	7dfb      	ldrb	r3, [r7, #23]
}
 800c072:	4618      	mov	r0, r3
 800c074:	3718      	adds	r7, #24
 800c076:	46bd      	mov	sp, r7
 800c078:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c07c:	b004      	add	sp, #16
 800c07e:	4770      	bx	lr
 800c080:	803c3800 	.word	0x803c3800
 800c084:	40000004 	.word	0x40000004

0800c088 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c088:	b480      	push	{r7}
 800c08a:	b085      	sub	sp, #20
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c092:	2300      	movs	r3, #0
 800c094:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	3301      	adds	r3, #1
 800c09a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c0a2:	d901      	bls.n	800c0a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c0a4:	2303      	movs	r3, #3
 800c0a6:	e01b      	b.n	800c0e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	691b      	ldr	r3, [r3, #16]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	daf2      	bge.n	800c096 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	019b      	lsls	r3, r3, #6
 800c0b8:	f043 0220 	orr.w	r2, r3, #32
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c0cc:	d901      	bls.n	800c0d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c0ce:	2303      	movs	r3, #3
 800c0d0:	e006      	b.n	800c0e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	691b      	ldr	r3, [r3, #16]
 800c0d6:	f003 0320 	and.w	r3, r3, #32
 800c0da:	2b20      	cmp	r3, #32
 800c0dc:	d0f0      	beq.n	800c0c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c0de:	2300      	movs	r3, #0
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3714      	adds	r7, #20
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr

0800c0ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b085      	sub	sp, #20
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	3301      	adds	r3, #1
 800c0fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c104:	d901      	bls.n	800c10a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c106:	2303      	movs	r3, #3
 800c108:	e018      	b.n	800c13c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	691b      	ldr	r3, [r3, #16]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	daf2      	bge.n	800c0f8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c112:	2300      	movs	r3, #0
 800c114:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	2210      	movs	r2, #16
 800c11a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	3301      	adds	r3, #1
 800c120:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c128:	d901      	bls.n	800c12e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c12a:	2303      	movs	r3, #3
 800c12c:	e006      	b.n	800c13c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	691b      	ldr	r3, [r3, #16]
 800c132:	f003 0310 	and.w	r3, r3, #16
 800c136:	2b10      	cmp	r3, #16
 800c138:	d0f0      	beq.n	800c11c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3714      	adds	r7, #20
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c148:	b480      	push	{r7}
 800c14a:	b085      	sub	sp, #20
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
 800c150:	460b      	mov	r3, r1
 800c152:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c15e:	681a      	ldr	r2, [r3, #0]
 800c160:	78fb      	ldrb	r3, [r7, #3]
 800c162:	68f9      	ldr	r1, [r7, #12]
 800c164:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c168:	4313      	orrs	r3, r2
 800c16a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c16c:	2300      	movs	r3, #0
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3714      	adds	r7, #20
 800c172:	46bd      	mov	sp, r7
 800c174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c178:	4770      	bx	lr

0800c17a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800c17a:	b480      	push	{r7}
 800c17c:	b087      	sub	sp, #28
 800c17e:	af00      	add	r7, sp, #0
 800c180:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c186:	693b      	ldr	r3, [r7, #16]
 800c188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c18c:	689b      	ldr	r3, [r3, #8]
 800c18e:	f003 0306 	and.w	r3, r3, #6
 800c192:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d102      	bne.n	800c1a0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c19a:	2300      	movs	r3, #0
 800c19c:	75fb      	strb	r3, [r7, #23]
 800c19e:	e00a      	b.n	800c1b6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2b02      	cmp	r3, #2
 800c1a4:	d002      	beq.n	800c1ac <USB_GetDevSpeed+0x32>
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	2b06      	cmp	r3, #6
 800c1aa:	d102      	bne.n	800c1b2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c1ac:	2302      	movs	r3, #2
 800c1ae:	75fb      	strb	r3, [r7, #23]
 800c1b0:	e001      	b.n	800c1b6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c1b2:	230f      	movs	r3, #15
 800c1b4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c1b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	371c      	adds	r7, #28
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr

0800c1c4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b085      	sub	sp, #20
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	781b      	ldrb	r3, [r3, #0]
 800c1d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	785b      	ldrb	r3, [r3, #1]
 800c1dc:	2b01      	cmp	r3, #1
 800c1de:	d139      	bne.n	800c254 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1e6:	69da      	ldr	r2, [r3, #28]
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	781b      	ldrb	r3, [r3, #0]
 800c1ec:	f003 030f 	and.w	r3, r3, #15
 800c1f0:	2101      	movs	r1, #1
 800c1f2:	fa01 f303 	lsl.w	r3, r1, r3
 800c1f6:	b29b      	uxth	r3, r3
 800c1f8:	68f9      	ldr	r1, [r7, #12]
 800c1fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c1fe:	4313      	orrs	r3, r2
 800c200:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c202:	68bb      	ldr	r3, [r7, #8]
 800c204:	015a      	lsls	r2, r3, #5
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	4413      	add	r3, r2
 800c20a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c214:	2b00      	cmp	r3, #0
 800c216:	d153      	bne.n	800c2c0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c218:	68bb      	ldr	r3, [r7, #8]
 800c21a:	015a      	lsls	r2, r3, #5
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	4413      	add	r3, r2
 800c220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c224:	681a      	ldr	r2, [r3, #0]
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	689b      	ldr	r3, [r3, #8]
 800c22a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	791b      	ldrb	r3, [r3, #4]
 800c232:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c234:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	059b      	lsls	r3, r3, #22
 800c23a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c23c:	431a      	orrs	r2, r3
 800c23e:	68bb      	ldr	r3, [r7, #8]
 800c240:	0159      	lsls	r1, r3, #5
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	440b      	add	r3, r1
 800c246:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c24a:	4619      	mov	r1, r3
 800c24c:	4b20      	ldr	r3, [pc, #128]	@ (800c2d0 <USB_ActivateEndpoint+0x10c>)
 800c24e:	4313      	orrs	r3, r2
 800c250:	600b      	str	r3, [r1, #0]
 800c252:	e035      	b.n	800c2c0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c25a:	69da      	ldr	r2, [r3, #28]
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	f003 030f 	and.w	r3, r3, #15
 800c264:	2101      	movs	r1, #1
 800c266:	fa01 f303 	lsl.w	r3, r1, r3
 800c26a:	041b      	lsls	r3, r3, #16
 800c26c:	68f9      	ldr	r1, [r7, #12]
 800c26e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c272:	4313      	orrs	r3, r2
 800c274:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	015a      	lsls	r2, r3, #5
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	4413      	add	r3, r2
 800c27e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d119      	bne.n	800c2c0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	015a      	lsls	r2, r3, #5
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	4413      	add	r3, r2
 800c294:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c298:	681a      	ldr	r2, [r3, #0]
 800c29a:	683b      	ldr	r3, [r7, #0]
 800c29c:	689b      	ldr	r3, [r3, #8]
 800c29e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	791b      	ldrb	r3, [r3, #4]
 800c2a6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c2a8:	430b      	orrs	r3, r1
 800c2aa:	431a      	orrs	r2, r3
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	0159      	lsls	r1, r3, #5
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	440b      	add	r3, r1
 800c2b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	4b05      	ldr	r3, [pc, #20]	@ (800c2d0 <USB_ActivateEndpoint+0x10c>)
 800c2bc:	4313      	orrs	r3, r2
 800c2be:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c2c0:	2300      	movs	r3, #0
}
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	3714      	adds	r7, #20
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2cc:	4770      	bx	lr
 800c2ce:	bf00      	nop
 800c2d0:	10008000 	.word	0x10008000

0800c2d4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b085      	sub	sp, #20
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c2e8:	683b      	ldr	r3, [r7, #0]
 800c2ea:	785b      	ldrb	r3, [r3, #1]
 800c2ec:	2b01      	cmp	r3, #1
 800c2ee:	d161      	bne.n	800c3b4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	015a      	lsls	r2, r3, #5
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	4413      	add	r3, r2
 800c2f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c302:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c306:	d11f      	bne.n	800c348 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	015a      	lsls	r2, r3, #5
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	4413      	add	r3, r2
 800c310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	68ba      	ldr	r2, [r7, #8]
 800c318:	0151      	lsls	r1, r2, #5
 800c31a:	68fa      	ldr	r2, [r7, #12]
 800c31c:	440a      	add	r2, r1
 800c31e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c322:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c326:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c328:	68bb      	ldr	r3, [r7, #8]
 800c32a:	015a      	lsls	r2, r3, #5
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	4413      	add	r3, r2
 800c330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	68ba      	ldr	r2, [r7, #8]
 800c338:	0151      	lsls	r1, r2, #5
 800c33a:	68fa      	ldr	r2, [r7, #12]
 800c33c:	440a      	add	r2, r1
 800c33e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c342:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c346:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c34e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	f003 030f 	and.w	r3, r3, #15
 800c358:	2101      	movs	r1, #1
 800c35a:	fa01 f303 	lsl.w	r3, r1, r3
 800c35e:	b29b      	uxth	r3, r3
 800c360:	43db      	mvns	r3, r3
 800c362:	68f9      	ldr	r1, [r7, #12]
 800c364:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c368:	4013      	ands	r3, r2
 800c36a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c372:	69da      	ldr	r2, [r3, #28]
 800c374:	683b      	ldr	r3, [r7, #0]
 800c376:	781b      	ldrb	r3, [r3, #0]
 800c378:	f003 030f 	and.w	r3, r3, #15
 800c37c:	2101      	movs	r1, #1
 800c37e:	fa01 f303 	lsl.w	r3, r1, r3
 800c382:	b29b      	uxth	r3, r3
 800c384:	43db      	mvns	r3, r3
 800c386:	68f9      	ldr	r1, [r7, #12]
 800c388:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c38c:	4013      	ands	r3, r2
 800c38e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	015a      	lsls	r2, r3, #5
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	4413      	add	r3, r2
 800c398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	0159      	lsls	r1, r3, #5
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	440b      	add	r3, r1
 800c3a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	4b35      	ldr	r3, [pc, #212]	@ (800c484 <USB_DeactivateEndpoint+0x1b0>)
 800c3ae:	4013      	ands	r3, r2
 800c3b0:	600b      	str	r3, [r1, #0]
 800c3b2:	e060      	b.n	800c476 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	015a      	lsls	r2, r3, #5
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	4413      	add	r3, r2
 800c3bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c3c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c3ca:	d11f      	bne.n	800c40c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	015a      	lsls	r2, r3, #5
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	4413      	add	r3, r2
 800c3d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	68ba      	ldr	r2, [r7, #8]
 800c3dc:	0151      	lsls	r1, r2, #5
 800c3de:	68fa      	ldr	r2, [r7, #12]
 800c3e0:	440a      	add	r2, r1
 800c3e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3e6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c3ea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	015a      	lsls	r2, r3, #5
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	4413      	add	r3, r2
 800c3f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	68ba      	ldr	r2, [r7, #8]
 800c3fc:	0151      	lsls	r1, r2, #5
 800c3fe:	68fa      	ldr	r2, [r7, #12]
 800c400:	440a      	add	r2, r1
 800c402:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c406:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c40a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c412:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	f003 030f 	and.w	r3, r3, #15
 800c41c:	2101      	movs	r1, #1
 800c41e:	fa01 f303 	lsl.w	r3, r1, r3
 800c422:	041b      	lsls	r3, r3, #16
 800c424:	43db      	mvns	r3, r3
 800c426:	68f9      	ldr	r1, [r7, #12]
 800c428:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c42c:	4013      	ands	r3, r2
 800c42e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c436:	69da      	ldr	r2, [r3, #28]
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	781b      	ldrb	r3, [r3, #0]
 800c43c:	f003 030f 	and.w	r3, r3, #15
 800c440:	2101      	movs	r1, #1
 800c442:	fa01 f303 	lsl.w	r3, r1, r3
 800c446:	041b      	lsls	r3, r3, #16
 800c448:	43db      	mvns	r3, r3
 800c44a:	68f9      	ldr	r1, [r7, #12]
 800c44c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c450:	4013      	ands	r3, r2
 800c452:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c454:	68bb      	ldr	r3, [r7, #8]
 800c456:	015a      	lsls	r2, r3, #5
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	4413      	add	r3, r2
 800c45c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c460:	681a      	ldr	r2, [r3, #0]
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	0159      	lsls	r1, r3, #5
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	440b      	add	r3, r1
 800c46a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c46e:	4619      	mov	r1, r3
 800c470:	4b05      	ldr	r3, [pc, #20]	@ (800c488 <USB_DeactivateEndpoint+0x1b4>)
 800c472:	4013      	ands	r3, r2
 800c474:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c476:	2300      	movs	r3, #0
}
 800c478:	4618      	mov	r0, r3
 800c47a:	3714      	adds	r7, #20
 800c47c:	46bd      	mov	sp, r7
 800c47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c482:	4770      	bx	lr
 800c484:	ec337800 	.word	0xec337800
 800c488:	eff37800 	.word	0xeff37800

0800c48c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b08a      	sub	sp, #40	@ 0x28
 800c490:	af02      	add	r7, sp, #8
 800c492:	60f8      	str	r0, [r7, #12]
 800c494:	60b9      	str	r1, [r7, #8]
 800c496:	4613      	mov	r3, r2
 800c498:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c49e:	68bb      	ldr	r3, [r7, #8]
 800c4a0:	781b      	ldrb	r3, [r3, #0]
 800c4a2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	785b      	ldrb	r3, [r3, #1]
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	f040 8185 	bne.w	800c7b8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	691b      	ldr	r3, [r3, #16]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d132      	bne.n	800c51c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c4b6:	69bb      	ldr	r3, [r7, #24]
 800c4b8:	015a      	lsls	r2, r3, #5
 800c4ba:	69fb      	ldr	r3, [r7, #28]
 800c4bc:	4413      	add	r3, r2
 800c4be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4c2:	691a      	ldr	r2, [r3, #16]
 800c4c4:	69bb      	ldr	r3, [r7, #24]
 800c4c6:	0159      	lsls	r1, r3, #5
 800c4c8:	69fb      	ldr	r3, [r7, #28]
 800c4ca:	440b      	add	r3, r1
 800c4cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4d0:	4619      	mov	r1, r3
 800c4d2:	4ba7      	ldr	r3, [pc, #668]	@ (800c770 <USB_EPStartXfer+0x2e4>)
 800c4d4:	4013      	ands	r3, r2
 800c4d6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c4d8:	69bb      	ldr	r3, [r7, #24]
 800c4da:	015a      	lsls	r2, r3, #5
 800c4dc:	69fb      	ldr	r3, [r7, #28]
 800c4de:	4413      	add	r3, r2
 800c4e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4e4:	691b      	ldr	r3, [r3, #16]
 800c4e6:	69ba      	ldr	r2, [r7, #24]
 800c4e8:	0151      	lsls	r1, r2, #5
 800c4ea:	69fa      	ldr	r2, [r7, #28]
 800c4ec:	440a      	add	r2, r1
 800c4ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c4f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c4f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c4f8:	69bb      	ldr	r3, [r7, #24]
 800c4fa:	015a      	lsls	r2, r3, #5
 800c4fc:	69fb      	ldr	r3, [r7, #28]
 800c4fe:	4413      	add	r3, r2
 800c500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c504:	691a      	ldr	r2, [r3, #16]
 800c506:	69bb      	ldr	r3, [r7, #24]
 800c508:	0159      	lsls	r1, r3, #5
 800c50a:	69fb      	ldr	r3, [r7, #28]
 800c50c:	440b      	add	r3, r1
 800c50e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c512:	4619      	mov	r1, r3
 800c514:	4b97      	ldr	r3, [pc, #604]	@ (800c774 <USB_EPStartXfer+0x2e8>)
 800c516:	4013      	ands	r3, r2
 800c518:	610b      	str	r3, [r1, #16]
 800c51a:	e097      	b.n	800c64c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c51c:	69bb      	ldr	r3, [r7, #24]
 800c51e:	015a      	lsls	r2, r3, #5
 800c520:	69fb      	ldr	r3, [r7, #28]
 800c522:	4413      	add	r3, r2
 800c524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c528:	691a      	ldr	r2, [r3, #16]
 800c52a:	69bb      	ldr	r3, [r7, #24]
 800c52c:	0159      	lsls	r1, r3, #5
 800c52e:	69fb      	ldr	r3, [r7, #28]
 800c530:	440b      	add	r3, r1
 800c532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c536:	4619      	mov	r1, r3
 800c538:	4b8e      	ldr	r3, [pc, #568]	@ (800c774 <USB_EPStartXfer+0x2e8>)
 800c53a:	4013      	ands	r3, r2
 800c53c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c53e:	69bb      	ldr	r3, [r7, #24]
 800c540:	015a      	lsls	r2, r3, #5
 800c542:	69fb      	ldr	r3, [r7, #28]
 800c544:	4413      	add	r3, r2
 800c546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c54a:	691a      	ldr	r2, [r3, #16]
 800c54c:	69bb      	ldr	r3, [r7, #24]
 800c54e:	0159      	lsls	r1, r3, #5
 800c550:	69fb      	ldr	r3, [r7, #28]
 800c552:	440b      	add	r3, r1
 800c554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c558:	4619      	mov	r1, r3
 800c55a:	4b85      	ldr	r3, [pc, #532]	@ (800c770 <USB_EPStartXfer+0x2e4>)
 800c55c:	4013      	ands	r3, r2
 800c55e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800c560:	69bb      	ldr	r3, [r7, #24]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d11a      	bne.n	800c59c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	691a      	ldr	r2, [r3, #16]
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	689b      	ldr	r3, [r3, #8]
 800c56e:	429a      	cmp	r2, r3
 800c570:	d903      	bls.n	800c57a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	689a      	ldr	r2, [r3, #8]
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c57a:	69bb      	ldr	r3, [r7, #24]
 800c57c:	015a      	lsls	r2, r3, #5
 800c57e:	69fb      	ldr	r3, [r7, #28]
 800c580:	4413      	add	r3, r2
 800c582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c586:	691b      	ldr	r3, [r3, #16]
 800c588:	69ba      	ldr	r2, [r7, #24]
 800c58a:	0151      	lsls	r1, r2, #5
 800c58c:	69fa      	ldr	r2, [r7, #28]
 800c58e:	440a      	add	r2, r1
 800c590:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c594:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c598:	6113      	str	r3, [r2, #16]
 800c59a:	e044      	b.n	800c626 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	691a      	ldr	r2, [r3, #16]
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	4413      	add	r3, r2
 800c5a6:	1e5a      	subs	r2, r3, #1
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	689b      	ldr	r3, [r3, #8]
 800c5ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5b0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800c5b2:	69bb      	ldr	r3, [r7, #24]
 800c5b4:	015a      	lsls	r2, r3, #5
 800c5b6:	69fb      	ldr	r3, [r7, #28]
 800c5b8:	4413      	add	r3, r2
 800c5ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5be:	691a      	ldr	r2, [r3, #16]
 800c5c0:	8afb      	ldrh	r3, [r7, #22]
 800c5c2:	04d9      	lsls	r1, r3, #19
 800c5c4:	4b6c      	ldr	r3, [pc, #432]	@ (800c778 <USB_EPStartXfer+0x2ec>)
 800c5c6:	400b      	ands	r3, r1
 800c5c8:	69b9      	ldr	r1, [r7, #24]
 800c5ca:	0148      	lsls	r0, r1, #5
 800c5cc:	69f9      	ldr	r1, [r7, #28]
 800c5ce:	4401      	add	r1, r0
 800c5d0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c5d4:	4313      	orrs	r3, r2
 800c5d6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	791b      	ldrb	r3, [r3, #4]
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d122      	bne.n	800c626 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c5e0:	69bb      	ldr	r3, [r7, #24]
 800c5e2:	015a      	lsls	r2, r3, #5
 800c5e4:	69fb      	ldr	r3, [r7, #28]
 800c5e6:	4413      	add	r3, r2
 800c5e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5ec:	691b      	ldr	r3, [r3, #16]
 800c5ee:	69ba      	ldr	r2, [r7, #24]
 800c5f0:	0151      	lsls	r1, r2, #5
 800c5f2:	69fa      	ldr	r2, [r7, #28]
 800c5f4:	440a      	add	r2, r1
 800c5f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c5fa:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c5fe:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800c600:	69bb      	ldr	r3, [r7, #24]
 800c602:	015a      	lsls	r2, r3, #5
 800c604:	69fb      	ldr	r3, [r7, #28]
 800c606:	4413      	add	r3, r2
 800c608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c60c:	691a      	ldr	r2, [r3, #16]
 800c60e:	8afb      	ldrh	r3, [r7, #22]
 800c610:	075b      	lsls	r3, r3, #29
 800c612:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800c616:	69b9      	ldr	r1, [r7, #24]
 800c618:	0148      	lsls	r0, r1, #5
 800c61a:	69f9      	ldr	r1, [r7, #28]
 800c61c:	4401      	add	r1, r0
 800c61e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c622:	4313      	orrs	r3, r2
 800c624:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c626:	69bb      	ldr	r3, [r7, #24]
 800c628:	015a      	lsls	r2, r3, #5
 800c62a:	69fb      	ldr	r3, [r7, #28]
 800c62c:	4413      	add	r3, r2
 800c62e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c632:	691a      	ldr	r2, [r3, #16]
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	691b      	ldr	r3, [r3, #16]
 800c638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c63c:	69b9      	ldr	r1, [r7, #24]
 800c63e:	0148      	lsls	r0, r1, #5
 800c640:	69f9      	ldr	r1, [r7, #28]
 800c642:	4401      	add	r1, r0
 800c644:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c648:	4313      	orrs	r3, r2
 800c64a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c64c:	79fb      	ldrb	r3, [r7, #7]
 800c64e:	2b01      	cmp	r3, #1
 800c650:	d14b      	bne.n	800c6ea <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c652:	68bb      	ldr	r3, [r7, #8]
 800c654:	69db      	ldr	r3, [r3, #28]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d009      	beq.n	800c66e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c65a:	69bb      	ldr	r3, [r7, #24]
 800c65c:	015a      	lsls	r2, r3, #5
 800c65e:	69fb      	ldr	r3, [r7, #28]
 800c660:	4413      	add	r3, r2
 800c662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c666:	461a      	mov	r2, r3
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	69db      	ldr	r3, [r3, #28]
 800c66c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	791b      	ldrb	r3, [r3, #4]
 800c672:	2b01      	cmp	r3, #1
 800c674:	d128      	bne.n	800c6c8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c676:	69fb      	ldr	r3, [r7, #28]
 800c678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c67c:	689b      	ldr	r3, [r3, #8]
 800c67e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c682:	2b00      	cmp	r3, #0
 800c684:	d110      	bne.n	800c6a8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c686:	69bb      	ldr	r3, [r7, #24]
 800c688:	015a      	lsls	r2, r3, #5
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	4413      	add	r3, r2
 800c68e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	69ba      	ldr	r2, [r7, #24]
 800c696:	0151      	lsls	r1, r2, #5
 800c698:	69fa      	ldr	r2, [r7, #28]
 800c69a:	440a      	add	r2, r1
 800c69c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c6a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c6a4:	6013      	str	r3, [r2, #0]
 800c6a6:	e00f      	b.n	800c6c8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c6a8:	69bb      	ldr	r3, [r7, #24]
 800c6aa:	015a      	lsls	r2, r3, #5
 800c6ac:	69fb      	ldr	r3, [r7, #28]
 800c6ae:	4413      	add	r3, r2
 800c6b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	69ba      	ldr	r2, [r7, #24]
 800c6b8:	0151      	lsls	r1, r2, #5
 800c6ba:	69fa      	ldr	r2, [r7, #28]
 800c6bc:	440a      	add	r2, r1
 800c6be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c6c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c6c6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c6c8:	69bb      	ldr	r3, [r7, #24]
 800c6ca:	015a      	lsls	r2, r3, #5
 800c6cc:	69fb      	ldr	r3, [r7, #28]
 800c6ce:	4413      	add	r3, r2
 800c6d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	69ba      	ldr	r2, [r7, #24]
 800c6d8:	0151      	lsls	r1, r2, #5
 800c6da:	69fa      	ldr	r2, [r7, #28]
 800c6dc:	440a      	add	r2, r1
 800c6de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c6e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c6e6:	6013      	str	r3, [r2, #0]
 800c6e8:	e169      	b.n	800c9be <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c6ea:	69bb      	ldr	r3, [r7, #24]
 800c6ec:	015a      	lsls	r2, r3, #5
 800c6ee:	69fb      	ldr	r3, [r7, #28]
 800c6f0:	4413      	add	r3, r2
 800c6f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	69ba      	ldr	r2, [r7, #24]
 800c6fa:	0151      	lsls	r1, r2, #5
 800c6fc:	69fa      	ldr	r2, [r7, #28]
 800c6fe:	440a      	add	r2, r1
 800c700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c704:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c708:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c70a:	68bb      	ldr	r3, [r7, #8]
 800c70c:	791b      	ldrb	r3, [r3, #4]
 800c70e:	2b01      	cmp	r3, #1
 800c710:	d015      	beq.n	800c73e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c712:	68bb      	ldr	r3, [r7, #8]
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	2b00      	cmp	r3, #0
 800c718:	f000 8151 	beq.w	800c9be <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c71c:	69fb      	ldr	r3, [r7, #28]
 800c71e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c724:	68bb      	ldr	r3, [r7, #8]
 800c726:	781b      	ldrb	r3, [r3, #0]
 800c728:	f003 030f 	and.w	r3, r3, #15
 800c72c:	2101      	movs	r1, #1
 800c72e:	fa01 f303 	lsl.w	r3, r1, r3
 800c732:	69f9      	ldr	r1, [r7, #28]
 800c734:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c738:	4313      	orrs	r3, r2
 800c73a:	634b      	str	r3, [r1, #52]	@ 0x34
 800c73c:	e13f      	b.n	800c9be <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c73e:	69fb      	ldr	r3, [r7, #28]
 800c740:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c744:	689b      	ldr	r3, [r3, #8]
 800c746:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d116      	bne.n	800c77c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c74e:	69bb      	ldr	r3, [r7, #24]
 800c750:	015a      	lsls	r2, r3, #5
 800c752:	69fb      	ldr	r3, [r7, #28]
 800c754:	4413      	add	r3, r2
 800c756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	69ba      	ldr	r2, [r7, #24]
 800c75e:	0151      	lsls	r1, r2, #5
 800c760:	69fa      	ldr	r2, [r7, #28]
 800c762:	440a      	add	r2, r1
 800c764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c768:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c76c:	6013      	str	r3, [r2, #0]
 800c76e:	e015      	b.n	800c79c <USB_EPStartXfer+0x310>
 800c770:	e007ffff 	.word	0xe007ffff
 800c774:	fff80000 	.word	0xfff80000
 800c778:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c77c:	69bb      	ldr	r3, [r7, #24]
 800c77e:	015a      	lsls	r2, r3, #5
 800c780:	69fb      	ldr	r3, [r7, #28]
 800c782:	4413      	add	r3, r2
 800c784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	69ba      	ldr	r2, [r7, #24]
 800c78c:	0151      	lsls	r1, r2, #5
 800c78e:	69fa      	ldr	r2, [r7, #28]
 800c790:	440a      	add	r2, r1
 800c792:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c79a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	68d9      	ldr	r1, [r3, #12]
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	781a      	ldrb	r2, [r3, #0]
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	691b      	ldr	r3, [r3, #16]
 800c7a8:	b298      	uxth	r0, r3
 800c7aa:	79fb      	ldrb	r3, [r7, #7]
 800c7ac:	9300      	str	r3, [sp, #0]
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	68f8      	ldr	r0, [r7, #12]
 800c7b2:	f000 f9b9 	bl	800cb28 <USB_WritePacket>
 800c7b6:	e102      	b.n	800c9be <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	015a      	lsls	r2, r3, #5
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	4413      	add	r3, r2
 800c7c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7c4:	691a      	ldr	r2, [r3, #16]
 800c7c6:	69bb      	ldr	r3, [r7, #24]
 800c7c8:	0159      	lsls	r1, r3, #5
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	440b      	add	r3, r1
 800c7ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	4b7c      	ldr	r3, [pc, #496]	@ (800c9c8 <USB_EPStartXfer+0x53c>)
 800c7d6:	4013      	ands	r3, r2
 800c7d8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c7da:	69bb      	ldr	r3, [r7, #24]
 800c7dc:	015a      	lsls	r2, r3, #5
 800c7de:	69fb      	ldr	r3, [r7, #28]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7e6:	691a      	ldr	r2, [r3, #16]
 800c7e8:	69bb      	ldr	r3, [r7, #24]
 800c7ea:	0159      	lsls	r1, r3, #5
 800c7ec:	69fb      	ldr	r3, [r7, #28]
 800c7ee:	440b      	add	r3, r1
 800c7f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7f4:	4619      	mov	r1, r3
 800c7f6:	4b75      	ldr	r3, [pc, #468]	@ (800c9cc <USB_EPStartXfer+0x540>)
 800c7f8:	4013      	ands	r3, r2
 800c7fa:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800c7fc:	69bb      	ldr	r3, [r7, #24]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d12f      	bne.n	800c862 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800c802:	68bb      	ldr	r3, [r7, #8]
 800c804:	691b      	ldr	r3, [r3, #16]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d003      	beq.n	800c812 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800c80a:	68bb      	ldr	r3, [r7, #8]
 800c80c:	689a      	ldr	r2, [r3, #8]
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	689a      	ldr	r2, [r3, #8]
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	015a      	lsls	r2, r3, #5
 800c81e:	69fb      	ldr	r3, [r7, #28]
 800c820:	4413      	add	r3, r2
 800c822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c826:	691a      	ldr	r2, [r3, #16]
 800c828:	68bb      	ldr	r3, [r7, #8]
 800c82a:	6a1b      	ldr	r3, [r3, #32]
 800c82c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c830:	69b9      	ldr	r1, [r7, #24]
 800c832:	0148      	lsls	r0, r1, #5
 800c834:	69f9      	ldr	r1, [r7, #28]
 800c836:	4401      	add	r1, r0
 800c838:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c83c:	4313      	orrs	r3, r2
 800c83e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c840:	69bb      	ldr	r3, [r7, #24]
 800c842:	015a      	lsls	r2, r3, #5
 800c844:	69fb      	ldr	r3, [r7, #28]
 800c846:	4413      	add	r3, r2
 800c848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c84c:	691b      	ldr	r3, [r3, #16]
 800c84e:	69ba      	ldr	r2, [r7, #24]
 800c850:	0151      	lsls	r1, r2, #5
 800c852:	69fa      	ldr	r2, [r7, #28]
 800c854:	440a      	add	r2, r1
 800c856:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c85a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c85e:	6113      	str	r3, [r2, #16]
 800c860:	e05f      	b.n	800c922 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	691b      	ldr	r3, [r3, #16]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d123      	bne.n	800c8b2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c86a:	69bb      	ldr	r3, [r7, #24]
 800c86c:	015a      	lsls	r2, r3, #5
 800c86e:	69fb      	ldr	r3, [r7, #28]
 800c870:	4413      	add	r3, r2
 800c872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c876:	691a      	ldr	r2, [r3, #16]
 800c878:	68bb      	ldr	r3, [r7, #8]
 800c87a:	689b      	ldr	r3, [r3, #8]
 800c87c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c880:	69b9      	ldr	r1, [r7, #24]
 800c882:	0148      	lsls	r0, r1, #5
 800c884:	69f9      	ldr	r1, [r7, #28]
 800c886:	4401      	add	r1, r0
 800c888:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c88c:	4313      	orrs	r3, r2
 800c88e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c890:	69bb      	ldr	r3, [r7, #24]
 800c892:	015a      	lsls	r2, r3, #5
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	4413      	add	r3, r2
 800c898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c89c:	691b      	ldr	r3, [r3, #16]
 800c89e:	69ba      	ldr	r2, [r7, #24]
 800c8a0:	0151      	lsls	r1, r2, #5
 800c8a2:	69fa      	ldr	r2, [r7, #28]
 800c8a4:	440a      	add	r2, r1
 800c8a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c8ae:	6113      	str	r3, [r2, #16]
 800c8b0:	e037      	b.n	800c922 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	691a      	ldr	r2, [r3, #16]
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	689b      	ldr	r3, [r3, #8]
 800c8ba:	4413      	add	r3, r2
 800c8bc:	1e5a      	subs	r2, r3, #1
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	689b      	ldr	r3, [r3, #8]
 800c8c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8c6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	689b      	ldr	r3, [r3, #8]
 800c8cc:	8afa      	ldrh	r2, [r7, #22]
 800c8ce:	fb03 f202 	mul.w	r2, r3, r2
 800c8d2:	68bb      	ldr	r3, [r7, #8]
 800c8d4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c8d6:	69bb      	ldr	r3, [r7, #24]
 800c8d8:	015a      	lsls	r2, r3, #5
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	4413      	add	r3, r2
 800c8de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8e2:	691a      	ldr	r2, [r3, #16]
 800c8e4:	8afb      	ldrh	r3, [r7, #22]
 800c8e6:	04d9      	lsls	r1, r3, #19
 800c8e8:	4b39      	ldr	r3, [pc, #228]	@ (800c9d0 <USB_EPStartXfer+0x544>)
 800c8ea:	400b      	ands	r3, r1
 800c8ec:	69b9      	ldr	r1, [r7, #24]
 800c8ee:	0148      	lsls	r0, r1, #5
 800c8f0:	69f9      	ldr	r1, [r7, #28]
 800c8f2:	4401      	add	r1, r0
 800c8f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c8fc:	69bb      	ldr	r3, [r7, #24]
 800c8fe:	015a      	lsls	r2, r3, #5
 800c900:	69fb      	ldr	r3, [r7, #28]
 800c902:	4413      	add	r3, r2
 800c904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c908:	691a      	ldr	r2, [r3, #16]
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	6a1b      	ldr	r3, [r3, #32]
 800c90e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c912:	69b9      	ldr	r1, [r7, #24]
 800c914:	0148      	lsls	r0, r1, #5
 800c916:	69f9      	ldr	r1, [r7, #28]
 800c918:	4401      	add	r1, r0
 800c91a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c91e:	4313      	orrs	r3, r2
 800c920:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c922:	79fb      	ldrb	r3, [r7, #7]
 800c924:	2b01      	cmp	r3, #1
 800c926:	d10d      	bne.n	800c944 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	68db      	ldr	r3, [r3, #12]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d009      	beq.n	800c944 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c930:	68bb      	ldr	r3, [r7, #8]
 800c932:	68d9      	ldr	r1, [r3, #12]
 800c934:	69bb      	ldr	r3, [r7, #24]
 800c936:	015a      	lsls	r2, r3, #5
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	4413      	add	r3, r2
 800c93c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c940:	460a      	mov	r2, r1
 800c942:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c944:	68bb      	ldr	r3, [r7, #8]
 800c946:	791b      	ldrb	r3, [r3, #4]
 800c948:	2b01      	cmp	r3, #1
 800c94a:	d128      	bne.n	800c99e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c952:	689b      	ldr	r3, [r3, #8]
 800c954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d110      	bne.n	800c97e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c95c:	69bb      	ldr	r3, [r7, #24]
 800c95e:	015a      	lsls	r2, r3, #5
 800c960:	69fb      	ldr	r3, [r7, #28]
 800c962:	4413      	add	r3, r2
 800c964:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	69ba      	ldr	r2, [r7, #24]
 800c96c:	0151      	lsls	r1, r2, #5
 800c96e:	69fa      	ldr	r2, [r7, #28]
 800c970:	440a      	add	r2, r1
 800c972:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c976:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c97a:	6013      	str	r3, [r2, #0]
 800c97c:	e00f      	b.n	800c99e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c97e:	69bb      	ldr	r3, [r7, #24]
 800c980:	015a      	lsls	r2, r3, #5
 800c982:	69fb      	ldr	r3, [r7, #28]
 800c984:	4413      	add	r3, r2
 800c986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	69ba      	ldr	r2, [r7, #24]
 800c98e:	0151      	lsls	r1, r2, #5
 800c990:	69fa      	ldr	r2, [r7, #28]
 800c992:	440a      	add	r2, r1
 800c994:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c99c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c99e:	69bb      	ldr	r3, [r7, #24]
 800c9a0:	015a      	lsls	r2, r3, #5
 800c9a2:	69fb      	ldr	r3, [r7, #28]
 800c9a4:	4413      	add	r3, r2
 800c9a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	69ba      	ldr	r2, [r7, #24]
 800c9ae:	0151      	lsls	r1, r2, #5
 800c9b0:	69fa      	ldr	r2, [r7, #28]
 800c9b2:	440a      	add	r2, r1
 800c9b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c9b8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c9bc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c9be:	2300      	movs	r3, #0
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3720      	adds	r7, #32
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}
 800c9c8:	fff80000 	.word	0xfff80000
 800c9cc:	e007ffff 	.word	0xe007ffff
 800c9d0:	1ff80000 	.word	0x1ff80000

0800c9d4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c9d4:	b480      	push	{r7}
 800c9d6:	b087      	sub	sp, #28
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
 800c9dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c9de:	2300      	movs	r3, #0
 800c9e0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	785b      	ldrb	r3, [r3, #1]
 800c9ee:	2b01      	cmp	r3, #1
 800c9f0:	d14a      	bne.n	800ca88 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	781b      	ldrb	r3, [r3, #0]
 800c9f6:	015a      	lsls	r2, r3, #5
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	4413      	add	r3, r2
 800c9fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ca06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ca0a:	f040 8086 	bne.w	800cb1a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	781b      	ldrb	r3, [r3, #0]
 800ca12:	015a      	lsls	r2, r3, #5
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	4413      	add	r3, r2
 800ca18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	683a      	ldr	r2, [r7, #0]
 800ca20:	7812      	ldrb	r2, [r2, #0]
 800ca22:	0151      	lsls	r1, r2, #5
 800ca24:	693a      	ldr	r2, [r7, #16]
 800ca26:	440a      	add	r2, r1
 800ca28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ca2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ca30:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	781b      	ldrb	r3, [r3, #0]
 800ca36:	015a      	lsls	r2, r3, #5
 800ca38:	693b      	ldr	r3, [r7, #16]
 800ca3a:	4413      	add	r3, r2
 800ca3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	683a      	ldr	r2, [r7, #0]
 800ca44:	7812      	ldrb	r2, [r2, #0]
 800ca46:	0151      	lsls	r1, r2, #5
 800ca48:	693a      	ldr	r2, [r7, #16]
 800ca4a:	440a      	add	r2, r1
 800ca4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ca50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ca54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	3301      	adds	r3, #1
 800ca5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ca62:	4293      	cmp	r3, r2
 800ca64:	d902      	bls.n	800ca6c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ca66:	2301      	movs	r3, #1
 800ca68:	75fb      	strb	r3, [r7, #23]
          break;
 800ca6a:	e056      	b.n	800cb1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	015a      	lsls	r2, r3, #5
 800ca72:	693b      	ldr	r3, [r7, #16]
 800ca74:	4413      	add	r3, r2
 800ca76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ca80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ca84:	d0e7      	beq.n	800ca56 <USB_EPStopXfer+0x82>
 800ca86:	e048      	b.n	800cb1a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	781b      	ldrb	r3, [r3, #0]
 800ca8c:	015a      	lsls	r2, r3, #5
 800ca8e:	693b      	ldr	r3, [r7, #16]
 800ca90:	4413      	add	r3, r2
 800ca92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ca9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800caa0:	d13b      	bne.n	800cb1a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	781b      	ldrb	r3, [r3, #0]
 800caa6:	015a      	lsls	r2, r3, #5
 800caa8:	693b      	ldr	r3, [r7, #16]
 800caaa:	4413      	add	r3, r2
 800caac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	683a      	ldr	r2, [r7, #0]
 800cab4:	7812      	ldrb	r2, [r2, #0]
 800cab6:	0151      	lsls	r1, r2, #5
 800cab8:	693a      	ldr	r2, [r7, #16]
 800caba:	440a      	add	r2, r1
 800cabc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cac0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cac4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	781b      	ldrb	r3, [r3, #0]
 800caca:	015a      	lsls	r2, r3, #5
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	4413      	add	r3, r2
 800cad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	683a      	ldr	r2, [r7, #0]
 800cad8:	7812      	ldrb	r2, [r2, #0]
 800cada:	0151      	lsls	r1, r2, #5
 800cadc:	693a      	ldr	r2, [r7, #16]
 800cade:	440a      	add	r2, r1
 800cae0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cae4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cae8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	3301      	adds	r3, #1
 800caee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800caf6:	4293      	cmp	r3, r2
 800caf8:	d902      	bls.n	800cb00 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800cafa:	2301      	movs	r3, #1
 800cafc:	75fb      	strb	r3, [r7, #23]
          break;
 800cafe:	e00c      	b.n	800cb1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	781b      	ldrb	r3, [r3, #0]
 800cb04:	015a      	lsls	r2, r3, #5
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	4413      	add	r3, r2
 800cb0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cb14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cb18:	d0e7      	beq.n	800caea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800cb1a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	371c      	adds	r7, #28
 800cb20:	46bd      	mov	sp, r7
 800cb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb26:	4770      	bx	lr

0800cb28 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b089      	sub	sp, #36	@ 0x24
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	60f8      	str	r0, [r7, #12]
 800cb30:	60b9      	str	r1, [r7, #8]
 800cb32:	4611      	mov	r1, r2
 800cb34:	461a      	mov	r2, r3
 800cb36:	460b      	mov	r3, r1
 800cb38:	71fb      	strb	r3, [r7, #7]
 800cb3a:	4613      	mov	r3, r2
 800cb3c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800cb46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d123      	bne.n	800cb96 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800cb4e:	88bb      	ldrh	r3, [r7, #4]
 800cb50:	3303      	adds	r3, #3
 800cb52:	089b      	lsrs	r3, r3, #2
 800cb54:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800cb56:	2300      	movs	r3, #0
 800cb58:	61bb      	str	r3, [r7, #24]
 800cb5a:	e018      	b.n	800cb8e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cb5c:	79fb      	ldrb	r3, [r7, #7]
 800cb5e:	031a      	lsls	r2, r3, #12
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	4413      	add	r3, r2
 800cb64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cb68:	461a      	mov	r2, r3
 800cb6a:	69fb      	ldr	r3, [r7, #28]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800cb70:	69fb      	ldr	r3, [r7, #28]
 800cb72:	3301      	adds	r3, #1
 800cb74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cb76:	69fb      	ldr	r3, [r7, #28]
 800cb78:	3301      	adds	r3, #1
 800cb7a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cb7c:	69fb      	ldr	r3, [r7, #28]
 800cb7e:	3301      	adds	r3, #1
 800cb80:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cb82:	69fb      	ldr	r3, [r7, #28]
 800cb84:	3301      	adds	r3, #1
 800cb86:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	3301      	adds	r3, #1
 800cb8c:	61bb      	str	r3, [r7, #24]
 800cb8e:	69ba      	ldr	r2, [r7, #24]
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	429a      	cmp	r2, r3
 800cb94:	d3e2      	bcc.n	800cb5c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cb96:	2300      	movs	r3, #0
}
 800cb98:	4618      	mov	r0, r3
 800cb9a:	3724      	adds	r7, #36	@ 0x24
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba2:	4770      	bx	lr

0800cba4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cba4:	b480      	push	{r7}
 800cba6:	b08b      	sub	sp, #44	@ 0x2c
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	60f8      	str	r0, [r7, #12]
 800cbac:	60b9      	str	r1, [r7, #8]
 800cbae:	4613      	mov	r3, r2
 800cbb0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800cbba:	88fb      	ldrh	r3, [r7, #6]
 800cbbc:	089b      	lsrs	r3, r3, #2
 800cbbe:	b29b      	uxth	r3, r3
 800cbc0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800cbc2:	88fb      	ldrh	r3, [r7, #6]
 800cbc4:	f003 0303 	and.w	r3, r3, #3
 800cbc8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800cbca:	2300      	movs	r3, #0
 800cbcc:	623b      	str	r3, [r7, #32]
 800cbce:	e014      	b.n	800cbfa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cbd0:	69bb      	ldr	r3, [r7, #24]
 800cbd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cbd6:	681a      	ldr	r2, [r3, #0]
 800cbd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbda:	601a      	str	r2, [r3, #0]
    pDest++;
 800cbdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbde:	3301      	adds	r3, #1
 800cbe0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800cbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbe4:	3301      	adds	r3, #1
 800cbe6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800cbe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbea:	3301      	adds	r3, #1
 800cbec:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800cbee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800cbf4:	6a3b      	ldr	r3, [r7, #32]
 800cbf6:	3301      	adds	r3, #1
 800cbf8:	623b      	str	r3, [r7, #32]
 800cbfa:	6a3a      	ldr	r2, [r7, #32]
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	429a      	cmp	r2, r3
 800cc00:	d3e6      	bcc.n	800cbd0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800cc02:	8bfb      	ldrh	r3, [r7, #30]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d01e      	beq.n	800cc46 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800cc08:	2300      	movs	r3, #0
 800cc0a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800cc0c:	69bb      	ldr	r3, [r7, #24]
 800cc0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cc12:	461a      	mov	r2, r3
 800cc14:	f107 0310 	add.w	r3, r7, #16
 800cc18:	6812      	ldr	r2, [r2, #0]
 800cc1a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cc1c:	693a      	ldr	r2, [r7, #16]
 800cc1e:	6a3b      	ldr	r3, [r7, #32]
 800cc20:	b2db      	uxtb	r3, r3
 800cc22:	00db      	lsls	r3, r3, #3
 800cc24:	fa22 f303 	lsr.w	r3, r2, r3
 800cc28:	b2da      	uxtb	r2, r3
 800cc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc2c:	701a      	strb	r2, [r3, #0]
      i++;
 800cc2e:	6a3b      	ldr	r3, [r7, #32]
 800cc30:	3301      	adds	r3, #1
 800cc32:	623b      	str	r3, [r7, #32]
      pDest++;
 800cc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc36:	3301      	adds	r3, #1
 800cc38:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800cc3a:	8bfb      	ldrh	r3, [r7, #30]
 800cc3c:	3b01      	subs	r3, #1
 800cc3e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cc40:	8bfb      	ldrh	r3, [r7, #30]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d1ea      	bne.n	800cc1c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cc46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	372c      	adds	r7, #44	@ 0x2c
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc52:	4770      	bx	lr

0800cc54 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cc54:	b480      	push	{r7}
 800cc56:	b085      	sub	sp, #20
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	781b      	ldrb	r3, [r3, #0]
 800cc66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	785b      	ldrb	r3, [r3, #1]
 800cc6c:	2b01      	cmp	r3, #1
 800cc6e:	d12c      	bne.n	800ccca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	015a      	lsls	r2, r3, #5
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	4413      	add	r3, r2
 800cc78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	db12      	blt.n	800cca8 <USB_EPSetStall+0x54>
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d00f      	beq.n	800cca8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	015a      	lsls	r2, r3, #5
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	4413      	add	r3, r2
 800cc90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	68ba      	ldr	r2, [r7, #8]
 800cc98:	0151      	lsls	r1, r2, #5
 800cc9a:	68fa      	ldr	r2, [r7, #12]
 800cc9c:	440a      	add	r2, r1
 800cc9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cca2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800cca6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800cca8:	68bb      	ldr	r3, [r7, #8]
 800ccaa:	015a      	lsls	r2, r3, #5
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	4413      	add	r3, r2
 800ccb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	68ba      	ldr	r2, [r7, #8]
 800ccb8:	0151      	lsls	r1, r2, #5
 800ccba:	68fa      	ldr	r2, [r7, #12]
 800ccbc:	440a      	add	r2, r1
 800ccbe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccc2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ccc6:	6013      	str	r3, [r2, #0]
 800ccc8:	e02b      	b.n	800cd22 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	015a      	lsls	r2, r3, #5
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	4413      	add	r3, r2
 800ccd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	db12      	blt.n	800cd02 <USB_EPSetStall+0xae>
 800ccdc:	68bb      	ldr	r3, [r7, #8]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d00f      	beq.n	800cd02 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800cce2:	68bb      	ldr	r3, [r7, #8]
 800cce4:	015a      	lsls	r2, r3, #5
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	4413      	add	r3, r2
 800ccea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	68ba      	ldr	r2, [r7, #8]
 800ccf2:	0151      	lsls	r1, r2, #5
 800ccf4:	68fa      	ldr	r2, [r7, #12]
 800ccf6:	440a      	add	r2, r1
 800ccf8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ccfc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800cd00:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	015a      	lsls	r2, r3, #5
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	4413      	add	r3, r2
 800cd0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	68ba      	ldr	r2, [r7, #8]
 800cd12:	0151      	lsls	r1, r2, #5
 800cd14:	68fa      	ldr	r2, [r7, #12]
 800cd16:	440a      	add	r2, r1
 800cd18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cd1c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cd20:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cd22:	2300      	movs	r3, #0
}
 800cd24:	4618      	mov	r0, r3
 800cd26:	3714      	adds	r7, #20
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr

0800cd30 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cd30:	b480      	push	{r7}
 800cd32:	b085      	sub	sp, #20
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
 800cd38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	781b      	ldrb	r3, [r3, #0]
 800cd42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	785b      	ldrb	r3, [r3, #1]
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d128      	bne.n	800cd9e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	015a      	lsls	r2, r3, #5
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	4413      	add	r3, r2
 800cd54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	68ba      	ldr	r2, [r7, #8]
 800cd5c:	0151      	lsls	r1, r2, #5
 800cd5e:	68fa      	ldr	r2, [r7, #12]
 800cd60:	440a      	add	r2, r1
 800cd62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cd6a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	791b      	ldrb	r3, [r3, #4]
 800cd70:	2b03      	cmp	r3, #3
 800cd72:	d003      	beq.n	800cd7c <USB_EPClearStall+0x4c>
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	791b      	ldrb	r3, [r3, #4]
 800cd78:	2b02      	cmp	r3, #2
 800cd7a:	d138      	bne.n	800cdee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	015a      	lsls	r2, r3, #5
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	4413      	add	r3, r2
 800cd84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	68ba      	ldr	r2, [r7, #8]
 800cd8c:	0151      	lsls	r1, r2, #5
 800cd8e:	68fa      	ldr	r2, [r7, #12]
 800cd90:	440a      	add	r2, r1
 800cd92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cd9a:	6013      	str	r3, [r2, #0]
 800cd9c:	e027      	b.n	800cdee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cd9e:	68bb      	ldr	r3, [r7, #8]
 800cda0:	015a      	lsls	r2, r3, #5
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	4413      	add	r3, r2
 800cda6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	68ba      	ldr	r2, [r7, #8]
 800cdae:	0151      	lsls	r1, r2, #5
 800cdb0:	68fa      	ldr	r2, [r7, #12]
 800cdb2:	440a      	add	r2, r1
 800cdb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdb8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cdbc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	791b      	ldrb	r3, [r3, #4]
 800cdc2:	2b03      	cmp	r3, #3
 800cdc4:	d003      	beq.n	800cdce <USB_EPClearStall+0x9e>
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	791b      	ldrb	r3, [r3, #4]
 800cdca:	2b02      	cmp	r3, #2
 800cdcc:	d10f      	bne.n	800cdee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cdce:	68bb      	ldr	r3, [r7, #8]
 800cdd0:	015a      	lsls	r2, r3, #5
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	4413      	add	r3, r2
 800cdd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	68ba      	ldr	r2, [r7, #8]
 800cdde:	0151      	lsls	r1, r2, #5
 800cde0:	68fa      	ldr	r2, [r7, #12]
 800cde2:	440a      	add	r2, r1
 800cde4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cde8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cdec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cdee:	2300      	movs	r3, #0
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3714      	adds	r7, #20
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfa:	4770      	bx	lr

0800cdfc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cdfc:	b480      	push	{r7}
 800cdfe:	b085      	sub	sp, #20
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	460b      	mov	r3, r1
 800ce06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	68fa      	ldr	r2, [r7, #12]
 800ce16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ce1a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800ce1e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce26:	681a      	ldr	r2, [r3, #0]
 800ce28:	78fb      	ldrb	r3, [r7, #3]
 800ce2a:	011b      	lsls	r3, r3, #4
 800ce2c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800ce30:	68f9      	ldr	r1, [r7, #12]
 800ce32:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ce36:	4313      	orrs	r3, r2
 800ce38:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ce3a:	2300      	movs	r3, #0
}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	3714      	adds	r7, #20
 800ce40:	46bd      	mov	sp, r7
 800ce42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce46:	4770      	bx	lr

0800ce48 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ce48:	b480      	push	{r7}
 800ce4a:	b085      	sub	sp, #20
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	68fa      	ldr	r2, [r7, #12]
 800ce5e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ce62:	f023 0303 	bic.w	r3, r3, #3
 800ce66:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce6e:	685b      	ldr	r3, [r3, #4]
 800ce70:	68fa      	ldr	r2, [r7, #12]
 800ce72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ce76:	f023 0302 	bic.w	r3, r3, #2
 800ce7a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ce7c:	2300      	movs	r3, #0
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3714      	adds	r7, #20
 800ce82:	46bd      	mov	sp, r7
 800ce84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce88:	4770      	bx	lr

0800ce8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800ce8a:	b480      	push	{r7}
 800ce8c:	b085      	sub	sp, #20
 800ce8e:	af00      	add	r7, sp, #0
 800ce90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	68fa      	ldr	r2, [r7, #12]
 800cea0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cea4:	f023 0303 	bic.w	r3, r3, #3
 800cea8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ceb0:	685b      	ldr	r3, [r3, #4]
 800ceb2:	68fa      	ldr	r2, [r7, #12]
 800ceb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ceb8:	f043 0302 	orr.w	r3, r3, #2
 800cebc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cebe:	2300      	movs	r3, #0
}
 800cec0:	4618      	mov	r0, r3
 800cec2:	3714      	adds	r7, #20
 800cec4:	46bd      	mov	sp, r7
 800cec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceca:	4770      	bx	lr

0800cecc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800cecc:	b480      	push	{r7}
 800cece:	b085      	sub	sp, #20
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	695b      	ldr	r3, [r3, #20]
 800ced8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	699b      	ldr	r3, [r3, #24]
 800cede:	68fa      	ldr	r2, [r7, #12]
 800cee0:	4013      	ands	r3, r2
 800cee2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cee4:	68fb      	ldr	r3, [r7, #12]
}
 800cee6:	4618      	mov	r0, r3
 800cee8:	3714      	adds	r7, #20
 800ceea:	46bd      	mov	sp, r7
 800ceec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef0:	4770      	bx	lr

0800cef2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cef2:	b480      	push	{r7}
 800cef4:	b085      	sub	sp, #20
 800cef6:	af00      	add	r7, sp, #0
 800cef8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf04:	699b      	ldr	r3, [r3, #24]
 800cf06:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf0e:	69db      	ldr	r3, [r3, #28]
 800cf10:	68ba      	ldr	r2, [r7, #8]
 800cf12:	4013      	ands	r3, r2
 800cf14:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800cf16:	68bb      	ldr	r3, [r7, #8]
 800cf18:	0c1b      	lsrs	r3, r3, #16
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3714      	adds	r7, #20
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf24:	4770      	bx	lr

0800cf26 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cf26:	b480      	push	{r7}
 800cf28:	b085      	sub	sp, #20
 800cf2a:	af00      	add	r7, sp, #0
 800cf2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf38:	699b      	ldr	r3, [r3, #24]
 800cf3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf42:	69db      	ldr	r3, [r3, #28]
 800cf44:	68ba      	ldr	r2, [r7, #8]
 800cf46:	4013      	ands	r3, r2
 800cf48:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	b29b      	uxth	r3, r3
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	3714      	adds	r7, #20
 800cf52:	46bd      	mov	sp, r7
 800cf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf58:	4770      	bx	lr

0800cf5a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cf5a:	b480      	push	{r7}
 800cf5c:	b085      	sub	sp, #20
 800cf5e:	af00      	add	r7, sp, #0
 800cf60:	6078      	str	r0, [r7, #4]
 800cf62:	460b      	mov	r3, r1
 800cf64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800cf6a:	78fb      	ldrb	r3, [r7, #3]
 800cf6c:	015a      	lsls	r2, r3, #5
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	4413      	add	r3, r2
 800cf72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf76:	689b      	ldr	r3, [r3, #8]
 800cf78:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf80:	695b      	ldr	r3, [r3, #20]
 800cf82:	68ba      	ldr	r2, [r7, #8]
 800cf84:	4013      	ands	r3, r2
 800cf86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cf88:	68bb      	ldr	r3, [r7, #8]
}
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	3714      	adds	r7, #20
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr

0800cf96 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cf96:	b480      	push	{r7}
 800cf98:	b087      	sub	sp, #28
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	6078      	str	r0, [r7, #4]
 800cf9e:	460b      	mov	r3, r1
 800cfa0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cfa6:	697b      	ldr	r3, [r7, #20]
 800cfa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cfac:	691b      	ldr	r3, [r3, #16]
 800cfae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cfb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cfb8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800cfba:	78fb      	ldrb	r3, [r7, #3]
 800cfbc:	f003 030f 	and.w	r3, r3, #15
 800cfc0:	68fa      	ldr	r2, [r7, #12]
 800cfc2:	fa22 f303 	lsr.w	r3, r2, r3
 800cfc6:	01db      	lsls	r3, r3, #7
 800cfc8:	b2db      	uxtb	r3, r3
 800cfca:	693a      	ldr	r2, [r7, #16]
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800cfd0:	78fb      	ldrb	r3, [r7, #3]
 800cfd2:	015a      	lsls	r2, r3, #5
 800cfd4:	697b      	ldr	r3, [r7, #20]
 800cfd6:	4413      	add	r3, r2
 800cfd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfdc:	689b      	ldr	r3, [r3, #8]
 800cfde:	693a      	ldr	r2, [r7, #16]
 800cfe0:	4013      	ands	r3, r2
 800cfe2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cfe4:	68bb      	ldr	r3, [r7, #8]
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	371c      	adds	r7, #28
 800cfea:	46bd      	mov	sp, r7
 800cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff0:	4770      	bx	lr

0800cff2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cff2:	b480      	push	{r7}
 800cff4:	b083      	sub	sp, #12
 800cff6:	af00      	add	r7, sp, #0
 800cff8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	695b      	ldr	r3, [r3, #20]
 800cffe:	f003 0301 	and.w	r3, r3, #1
}
 800d002:	4618      	mov	r0, r3
 800d004:	370c      	adds	r7, #12
 800d006:	46bd      	mov	sp, r7
 800d008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00c:	4770      	bx	lr
	...

0800d010 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800d010:	b480      	push	{r7}
 800d012:	b085      	sub	sp, #20
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d022:	681a      	ldr	r2, [r3, #0]
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d02a:	4619      	mov	r1, r3
 800d02c:	4b09      	ldr	r3, [pc, #36]	@ (800d054 <USB_ActivateSetup+0x44>)
 800d02e:	4013      	ands	r3, r2
 800d030:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d038:	685b      	ldr	r3, [r3, #4]
 800d03a:	68fa      	ldr	r2, [r7, #12]
 800d03c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d044:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d046:	2300      	movs	r3, #0
}
 800d048:	4618      	mov	r0, r3
 800d04a:	3714      	adds	r7, #20
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr
 800d054:	fffff800 	.word	0xfffff800

0800d058 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800d058:	b480      	push	{r7}
 800d05a:	b087      	sub	sp, #28
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	60f8      	str	r0, [r7, #12]
 800d060:	460b      	mov	r3, r1
 800d062:	607a      	str	r2, [r7, #4]
 800d064:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	333c      	adds	r3, #60	@ 0x3c
 800d06e:	3304      	adds	r3, #4
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d074:	693b      	ldr	r3, [r7, #16]
 800d076:	4a26      	ldr	r2, [pc, #152]	@ (800d110 <USB_EP0_OutStart+0xb8>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d90a      	bls.n	800d092 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d07c:	697b      	ldr	r3, [r7, #20]
 800d07e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d088:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d08c:	d101      	bne.n	800d092 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d08e:	2300      	movs	r3, #0
 800d090:	e037      	b.n	800d102 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d092:	697b      	ldr	r3, [r7, #20]
 800d094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d098:	461a      	mov	r2, r3
 800d09a:	2300      	movs	r3, #0
 800d09c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d09e:	697b      	ldr	r3, [r7, #20]
 800d0a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0a4:	691b      	ldr	r3, [r3, #16]
 800d0a6:	697a      	ldr	r2, [r7, #20]
 800d0a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d0b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0b8:	691b      	ldr	r3, [r3, #16]
 800d0ba:	697a      	ldr	r2, [r7, #20]
 800d0bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0c0:	f043 0318 	orr.w	r3, r3, #24
 800d0c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d0c6:	697b      	ldr	r3, [r7, #20]
 800d0c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0cc:	691b      	ldr	r3, [r3, #16]
 800d0ce:	697a      	ldr	r2, [r7, #20]
 800d0d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0d4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800d0d8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d0da:	7afb      	ldrb	r3, [r7, #11]
 800d0dc:	2b01      	cmp	r3, #1
 800d0de:	d10f      	bne.n	800d100 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d0e0:	697b      	ldr	r3, [r7, #20]
 800d0e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0e6:	461a      	mov	r2, r3
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	697a      	ldr	r2, [r7, #20]
 800d0f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d0fa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800d0fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d100:	2300      	movs	r3, #0
}
 800d102:	4618      	mov	r0, r3
 800d104:	371c      	adds	r7, #28
 800d106:	46bd      	mov	sp, r7
 800d108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d10c:	4770      	bx	lr
 800d10e:	bf00      	nop
 800d110:	4f54300a 	.word	0x4f54300a

0800d114 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d114:	b480      	push	{r7}
 800d116:	b085      	sub	sp, #20
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d11c:	2300      	movs	r3, #0
 800d11e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	3301      	adds	r3, #1
 800d124:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d12c:	d901      	bls.n	800d132 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d12e:	2303      	movs	r3, #3
 800d130:	e01b      	b.n	800d16a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	691b      	ldr	r3, [r3, #16]
 800d136:	2b00      	cmp	r3, #0
 800d138:	daf2      	bge.n	800d120 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d13a:	2300      	movs	r3, #0
 800d13c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	691b      	ldr	r3, [r3, #16]
 800d142:	f043 0201 	orr.w	r2, r3, #1
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	3301      	adds	r3, #1
 800d14e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d156:	d901      	bls.n	800d15c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d158:	2303      	movs	r3, #3
 800d15a:	e006      	b.n	800d16a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	691b      	ldr	r3, [r3, #16]
 800d160:	f003 0301 	and.w	r3, r3, #1
 800d164:	2b01      	cmp	r3, #1
 800d166:	d0f0      	beq.n	800d14a <USB_CoreReset+0x36>

  return HAL_OK;
 800d168:	2300      	movs	r3, #0
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	3714      	adds	r7, #20
 800d16e:	46bd      	mov	sp, r7
 800d170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d174:	4770      	bx	lr
	...

0800d178 <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b084      	sub	sp, #16
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	460b      	mov	r3, r1
 800d182:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800d184:	2300      	movs	r3, #0
 800d186:	73fb      	strb	r3, [r7, #15]
  
  USBD_LL_OpenEP(pdev,
 800d188:	2340      	movs	r3, #64	@ 0x40
 800d18a:	2202      	movs	r2, #2
 800d18c:	2181      	movs	r1, #129	@ 0x81
 800d18e:	6878      	ldr	r0, [r7, #4]
 800d190:	f003 f903 	bl	801039a <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);  

  USBD_LL_OpenEP(pdev,
 800d194:	2340      	movs	r3, #64	@ 0x40
 800d196:	2202      	movs	r2, #2
 800d198:	2101      	movs	r1, #1
 800d19a:	6878      	ldr	r0, [r7, #4]
 800d19c:	f003 f8fd 	bl	801039a <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);
  
  USBD_LL_PrepareReceive(pdev, 
 800d1a0:	2340      	movs	r3, #64	@ 0x40
 800d1a2:	4a0f      	ldr	r2, [pc, #60]	@ (800d1e0 <USBD_MIDI_Init+0x68>)
 800d1a4:	2101      	movs	r1, #1
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	f003 f9e6 	bl	8010578 <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,                                      
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);    
  
  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 800d1ac:	2010      	movs	r0, #16
 800d1ae:	f003 fa05 	bl	80105bc <USBD_static_malloc>
 800d1b2:	4602      	mov	r2, r0
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  
  if(pdev->pClassData == NULL)
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d102      	bne.n	800d1ca <USBD_MIDI_Init+0x52>
  {
    ret = 1; 
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	73fb      	strb	r3, [r7, #15]
 800d1c8:	e004      	b.n	800d1d4 <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 800d1d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	3710      	adds	r7, #16
 800d1da:	46bd      	mov	sp, r7
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	bf00      	nop
 800d1e0:	2400016c 	.word	0x2400016c

0800d1e4 <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b082      	sub	sp, #8
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	460b      	mov	r3, r1
 800d1ee:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 800d1f0:	2140      	movs	r1, #64	@ 0x40
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f003 f8f7 	bl	80103e6 <USBD_LL_CloseEP>
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d009      	beq.n	800d216 <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d208:	4618      	mov	r0, r3
 800d20a:	f003 f9e5 	bl	80105d8 <USBD_static_free>
    pdev->pClassData = NULL;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	2200      	movs	r2, #0
 800d212:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  } 
  
  return USBD_OK;
 800d216:	2300      	movs	r3, #0
}
 800d218:	4618      	mov	r0, r3
 800d21a:	3708      	adds	r7, #8
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}

0800d220 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b086      	sub	sp, #24
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
 800d228:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800d22a:	2300      	movs	r3, #0
 800d22c:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 800d22e:	2300      	movs	r3, #0
 800d230:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d238:	60fb      	str	r3, [r7, #12]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	781b      	ldrb	r3, [r3, #0]
 800d23e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d242:	2b00      	cmp	r3, #0
 800d244:	d044      	beq.n	800d2d0 <USBD_MIDI_Setup+0xb0>
 800d246:	2b20      	cmp	r3, #32
 800d248:	d171      	bne.n	800d32e <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	785b      	ldrb	r3, [r3, #1]
 800d24e:	3b02      	subs	r3, #2
 800d250:	2b09      	cmp	r3, #9
 800d252:	d836      	bhi.n	800d2c2 <USBD_MIDI_Setup+0xa2>
 800d254:	a201      	add	r2, pc, #4	@ (adr r2, 800d25c <USBD_MIDI_Setup+0x3c>)
 800d256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d25a:	bf00      	nop
 800d25c:	0800d2b3 	.word	0x0800d2b3
 800d260:	0800d293 	.word	0x0800d293
 800d264:	0800d2c3 	.word	0x0800d2c3
 800d268:	0800d2c3 	.word	0x0800d2c3
 800d26c:	0800d2c3 	.word	0x0800d2c3
 800d270:	0800d2c3 	.word	0x0800d2c3
 800d274:	0800d2c3 	.word	0x0800d2c3
 800d278:	0800d2c3 	.word	0x0800d2c3
 800d27c:	0800d2a1 	.word	0x0800d2a1
 800d280:	0800d285 	.word	0x0800d285
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	885b      	ldrh	r3, [r3, #2]
 800d288:	b2db      	uxtb	r3, r3
 800d28a:	461a      	mov	r2, r3
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	601a      	str	r2, [r3, #0]
        break;
 800d290:	e01d      	b.n	800d2ce <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->Protocol,
 800d292:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev, 
 800d294:	2201      	movs	r2, #1
 800d296:	4619      	mov	r1, r3
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f001 fb15 	bl	800e8c8 <USBD_CtlSendData>
                          1);    
        break;
 800d29e:	e016      	b.n	800d2ce <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	885b      	ldrh	r3, [r3, #2]
 800d2a4:	0a1b      	lsrs	r3, r3, #8
 800d2a6:	b29b      	uxth	r3, r3
 800d2a8:	b2db      	uxtb	r3, r3
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	605a      	str	r2, [r3, #4]
        break;
 800d2b0:	e00d      	b.n	800d2ce <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->IdleState,
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev, 
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	6878      	ldr	r0, [r7, #4]
 800d2bc:	f001 fb04 	bl	800e8c8 <USBD_CtlSendData>
                          1);        
        break;      
 800d2c0:	e005      	b.n	800d2ce <USBD_MIDI_Setup+0xae>
        
      default:
        USBD_CtlError (pdev, req);
 800d2c2:	6839      	ldr	r1, [r7, #0]
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f001 fa82 	bl	800e7ce <USBD_CtlError>
        return USBD_FAIL; 
 800d2ca:	2303      	movs	r3, #3
 800d2cc:	e030      	b.n	800d330 <USBD_MIDI_Setup+0x110>
    }
    break;
 800d2ce:	e02e      	b.n	800d32e <USBD_MIDI_Setup+0x10e>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	785b      	ldrb	r3, [r3, #1]
 800d2d4:	2b0b      	cmp	r3, #11
 800d2d6:	d023      	beq.n	800d320 <USBD_MIDI_Setup+0x100>
 800d2d8:	2b0b      	cmp	r3, #11
 800d2da:	dc28      	bgt.n	800d32e <USBD_MIDI_Setup+0x10e>
 800d2dc:	2b06      	cmp	r3, #6
 800d2de:	d002      	beq.n	800d2e6 <USBD_MIDI_Setup+0xc6>
 800d2e0:	2b0a      	cmp	r3, #10
 800d2e2:	d015      	beq.n	800d310 <USBD_MIDI_Setup+0xf0>
 800d2e4:	e023      	b.n	800d32e <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR: 
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	885b      	ldrh	r3, [r3, #2]
 800d2ea:	0a1b      	lsrs	r3, r3, #8
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	2b21      	cmp	r3, #33	@ 0x21
 800d2f0:	d107      	bne.n	800d302 <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 800d2f2:	4b11      	ldr	r3, [pc, #68]	@ (800d338 <USBD_MIDI_Setup+0x118>)
 800d2f4:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	88db      	ldrh	r3, [r3, #6]
 800d2fa:	2b07      	cmp	r3, #7
 800d2fc:	bf28      	it	cs
 800d2fe:	2307      	movcs	r3, #7
 800d300:	82fb      	strh	r3, [r7, #22]
        }
        
        USBD_CtlSendData (pdev, pbuf, len);
 800d302:	8afb      	ldrh	r3, [r7, #22]
 800d304:	461a      	mov	r2, r3
 800d306:	6939      	ldr	r1, [r7, #16]
 800d308:	6878      	ldr	r0, [r7, #4]
 800d30a:	f001 fadd 	bl	800e8c8 <USBD_CtlSendData>
        break;
 800d30e:	e00e      	b.n	800d32e <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 800d314:	2201      	movs	r2, #1
 800d316:	4619      	mov	r1, r3
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f001 fad5 	bl	800e8c8 <USBD_CtlSendData>
                          1);
        break;
 800d31e:	e006      	b.n	800d32e <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	885b      	ldrh	r3, [r3, #2]
 800d324:	b2db      	uxtb	r3, r3
 800d326:	461a      	mov	r2, r3
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	609a      	str	r2, [r3, #8]
        break;
 800d32c:	bf00      	nop
    }
  }
  return USBD_OK;
 800d32e:	2300      	movs	r3, #0
}
 800d330:	4618      	mov	r0, r3
 800d332:	3718      	adds	r7, #24
 800d334:	46bd      	mov	sp, r7
 800d336:	bd80      	pop	{r7, pc}
 800d338:	24000052 	.word	0x24000052

0800d33c <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 800d33c:	b480      	push	{r7}
 800d33e:	b083      	sub	sp, #12
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2253      	movs	r2, #83	@ 0x53
 800d348:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 800d34a:	4b03      	ldr	r3, [pc, #12]	@ (800d358 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 800d34c:	4618      	mov	r0, r3
 800d34e:	370c      	adds	r7, #12
 800d350:	46bd      	mov	sp, r7
 800d352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d356:	4770      	bx	lr
 800d358:	24000040 	.word	0x24000040

0800d35c <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b082      	sub	sp, #8
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
 800d364:	460b      	mov	r3, r1
 800d366:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d36e:	2200      	movs	r2, #0
 800d370:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 800d372:	f000 f805 	bl	800d380 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 800d376:	2300      	movs	r3, #0
}
 800d378:	4618      	mov	r0, r3
 800d37a:	3708      	adds	r7, #8
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <USBD_MIDI_OnPacketsSent>:
/**
  * @brief  USBD_MIDI_OnPacketsSent
  *         on usb midi packets sent to the host callback
  */
__weak extern void USBD_MIDI_OnPacketsSent(void)
{
 800d380:	b480      	push	{r7}
 800d382:	af00      	add	r7, sp, #0
}
 800d384:	bf00      	nop
 800d386:	46bd      	mov	sp, r7
 800d388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38c:	4770      	bx	lr
	...

0800d390 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b084      	sub	sp, #16
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
 800d398:	460b      	mov	r3, r1
 800d39a:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 800d39c:	78fb      	ldrb	r3, [r7, #3]
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	d001      	beq.n	800d3a6 <USBD_MIDI_DataOut+0x16>
 800d3a2:	2303      	movs	r3, #3
 800d3a4:	e015      	b.n	800d3d2 <USBD_MIDI_DataOut+0x42>
  
  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d3ac:	78fa      	ldrb	r2, [r7, #3]
 800d3ae:	4611      	mov	r1, r2
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7f8 f9cc 	bl	800574e <HAL_PCD_EP_GetRxCount>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 800d3ba:	7bfb      	ldrb	r3, [r7, #15]
 800d3bc:	4619      	mov	r1, r3
 800d3be:	4807      	ldr	r0, [pc, #28]	@ (800d3dc <USBD_MIDI_DataOut+0x4c>)
 800d3c0:	f000 f80e 	bl	800d3e0 <USBD_MIDI_OnPacketsReceived>
  
  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);  
 800d3c4:	2340      	movs	r3, #64	@ 0x40
 800d3c6:	4a05      	ldr	r2, [pc, #20]	@ (800d3dc <USBD_MIDI_DataOut+0x4c>)
 800d3c8:	2101      	movs	r1, #1
 800d3ca:	6878      	ldr	r0, [r7, #4]
 800d3cc:	f003 f8d4 	bl	8010578 <USBD_LL_PrepareReceive>
  
  return USBD_OK;
 800d3d0:	2300      	movs	r3, #0
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3710      	adds	r7, #16
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	2400016c 	.word	0x2400016c

0800d3e0 <USBD_MIDI_OnPacketsReceived>:
  *         on usb midi packets received from the host callback
  * @param  data: pointer to the data packet
  * @param  len: size of the data
  */
__weak extern void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len)
{
 800d3e0:	b480      	push	{r7}
 800d3e2:	b083      	sub	sp, #12
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	6078      	str	r0, [r7, #4]
 800d3e8:	460b      	mov	r3, r1
 800d3ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(data);
  UNUSED(len);
}
 800d3ec:	bf00      	nop
 800d3ee:	370c      	adds	r7, #12
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr

0800d3f8 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b083      	sub	sp, #12
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	220a      	movs	r2, #10
 800d404:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 800d406:	4b03      	ldr	r3, [pc, #12]	@ (800d414 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 800d408:	4618      	mov	r0, r3
 800d40a:	370c      	adds	r7, #12
 800d40c:	46bd      	mov	sp, r7
 800d40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d412:	4770      	bx	lr
 800d414:	24000094 	.word	0x24000094

0800d418 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b086      	sub	sp, #24
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	60f8      	str	r0, [r7, #12]
 800d420:	60b9      	str	r1, [r7, #8]
 800d422:	4613      	mov	r3, r2
 800d424:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d101      	bne.n	800d430 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d42c:	2303      	movs	r3, #3
 800d42e:	e01f      	b.n	800d470 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	2200      	movs	r2, #0
 800d434:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	2200      	movs	r2, #0
 800d43c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	2200      	movs	r2, #0
 800d444:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d003      	beq.n	800d456 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	68ba      	ldr	r2, [r7, #8]
 800d452:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	2201      	movs	r2, #1
 800d45a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	79fa      	ldrb	r2, [r7, #7]
 800d462:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d464:	68f8      	ldr	r0, [r7, #12]
 800d466:	f002 ff2d 	bl	80102c4 <USBD_LL_Init>
 800d46a:	4603      	mov	r3, r0
 800d46c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d46e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d470:	4618      	mov	r0, r3
 800d472:	3718      	adds	r7, #24
 800d474:	46bd      	mov	sp, r7
 800d476:	bd80      	pop	{r7, pc}

0800d478 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b084      	sub	sp, #16
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	6078      	str	r0, [r7, #4]
 800d480:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d482:	2300      	movs	r3, #0
 800d484:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d101      	bne.n	800d490 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d48c:	2303      	movs	r3, #3
 800d48e:	e025      	b.n	800d4dc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	683a      	ldr	r2, [r7, #0]
 800d494:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	32ae      	adds	r2, #174	@ 0xae
 800d4a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d00f      	beq.n	800d4cc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	32ae      	adds	r2, #174	@ 0xae
 800d4b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4bc:	f107 020e 	add.w	r2, r7, #14
 800d4c0:	4610      	mov	r0, r2
 800d4c2:	4798      	blx	r3
 800d4c4:	4602      	mov	r2, r0
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d4d2:	1c5a      	adds	r2, r3, #1
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d4da:	2300      	movs	r3, #0
}
 800d4dc:	4618      	mov	r0, r3
 800d4de:	3710      	adds	r7, #16
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	bd80      	pop	{r7, pc}

0800d4e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b082      	sub	sp, #8
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d4ec:	6878      	ldr	r0, [r7, #4]
 800d4ee:	f002 ff39 	bl	8010364 <USBD_LL_Start>
 800d4f2:	4603      	mov	r3, r0
}
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	3708      	adds	r7, #8
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	bd80      	pop	{r7, pc}

0800d4fc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d4fc:	b480      	push	{r7}
 800d4fe:	b083      	sub	sp, #12
 800d500:	af00      	add	r7, sp, #0
 800d502:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d504:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d506:	4618      	mov	r0, r3
 800d508:	370c      	adds	r7, #12
 800d50a:	46bd      	mov	sp, r7
 800d50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d510:	4770      	bx	lr

0800d512 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d512:	b580      	push	{r7, lr}
 800d514:	b084      	sub	sp, #16
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
 800d51a:	460b      	mov	r3, r1
 800d51c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d51e:	2300      	movs	r3, #0
 800d520:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d009      	beq.n	800d540 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	78fa      	ldrb	r2, [r7, #3]
 800d536:	4611      	mov	r1, r2
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	4798      	blx	r3
 800d53c:	4603      	mov	r3, r0
 800d53e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d540:	7bfb      	ldrb	r3, [r7, #15]
}
 800d542:	4618      	mov	r0, r3
 800d544:	3710      	adds	r7, #16
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}

0800d54a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d54a:	b580      	push	{r7, lr}
 800d54c:	b084      	sub	sp, #16
 800d54e:	af00      	add	r7, sp, #0
 800d550:	6078      	str	r0, [r7, #4]
 800d552:	460b      	mov	r3, r1
 800d554:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d556:	2300      	movs	r3, #0
 800d558:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d560:	685b      	ldr	r3, [r3, #4]
 800d562:	78fa      	ldrb	r2, [r7, #3]
 800d564:	4611      	mov	r1, r2
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	4798      	blx	r3
 800d56a:	4603      	mov	r3, r0
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d001      	beq.n	800d574 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d570:	2303      	movs	r3, #3
 800d572:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d574:	7bfb      	ldrb	r3, [r7, #15]
}
 800d576:	4618      	mov	r0, r3
 800d578:	3710      	adds	r7, #16
 800d57a:	46bd      	mov	sp, r7
 800d57c:	bd80      	pop	{r7, pc}

0800d57e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d57e:	b580      	push	{r7, lr}
 800d580:	b084      	sub	sp, #16
 800d582:	af00      	add	r7, sp, #0
 800d584:	6078      	str	r0, [r7, #4]
 800d586:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d58e:	6839      	ldr	r1, [r7, #0]
 800d590:	4618      	mov	r0, r3
 800d592:	f001 f8e2 	bl	800e75a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2201      	movs	r2, #1
 800d59a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d5a4:	461a      	mov	r2, r3
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d5b2:	f003 031f 	and.w	r3, r3, #31
 800d5b6:	2b02      	cmp	r3, #2
 800d5b8:	d01a      	beq.n	800d5f0 <USBD_LL_SetupStage+0x72>
 800d5ba:	2b02      	cmp	r3, #2
 800d5bc:	d822      	bhi.n	800d604 <USBD_LL_SetupStage+0x86>
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d002      	beq.n	800d5c8 <USBD_LL_SetupStage+0x4a>
 800d5c2:	2b01      	cmp	r3, #1
 800d5c4:	d00a      	beq.n	800d5dc <USBD_LL_SetupStage+0x5e>
 800d5c6:	e01d      	b.n	800d604 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d5ce:	4619      	mov	r1, r3
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 fb0f 	bl	800dbf4 <USBD_StdDevReq>
 800d5d6:	4603      	mov	r3, r0
 800d5d8:	73fb      	strb	r3, [r7, #15]
      break;
 800d5da:	e020      	b.n	800d61e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f000 fb77 	bl	800dcd8 <USBD_StdItfReq>
 800d5ea:	4603      	mov	r3, r0
 800d5ec:	73fb      	strb	r3, [r7, #15]
      break;
 800d5ee:	e016      	b.n	800d61e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f000 fbd9 	bl	800ddb0 <USBD_StdEPReq>
 800d5fe:	4603      	mov	r3, r0
 800d600:	73fb      	strb	r3, [r7, #15]
      break;
 800d602:	e00c      	b.n	800d61e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d60a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d60e:	b2db      	uxtb	r3, r3
 800d610:	4619      	mov	r1, r3
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	f002 ff06 	bl	8010424 <USBD_LL_StallEP>
 800d618:	4603      	mov	r3, r0
 800d61a:	73fb      	strb	r3, [r7, #15]
      break;
 800d61c:	bf00      	nop
  }

  return ret;
 800d61e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d620:	4618      	mov	r0, r3
 800d622:	3710      	adds	r7, #16
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}

0800d628 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b086      	sub	sp, #24
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	460b      	mov	r3, r1
 800d632:	607a      	str	r2, [r7, #4]
 800d634:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d636:	2300      	movs	r3, #0
 800d638:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d63a:	7afb      	ldrb	r3, [r7, #11]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d16e      	bne.n	800d71e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d646:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d64e:	2b03      	cmp	r3, #3
 800d650:	f040 8098 	bne.w	800d784 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d654:	693b      	ldr	r3, [r7, #16]
 800d656:	689a      	ldr	r2, [r3, #8]
 800d658:	693b      	ldr	r3, [r7, #16]
 800d65a:	68db      	ldr	r3, [r3, #12]
 800d65c:	429a      	cmp	r2, r3
 800d65e:	d913      	bls.n	800d688 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d660:	693b      	ldr	r3, [r7, #16]
 800d662:	689a      	ldr	r2, [r3, #8]
 800d664:	693b      	ldr	r3, [r7, #16]
 800d666:	68db      	ldr	r3, [r3, #12]
 800d668:	1ad2      	subs	r2, r2, r3
 800d66a:	693b      	ldr	r3, [r7, #16]
 800d66c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d66e:	693b      	ldr	r3, [r7, #16]
 800d670:	68da      	ldr	r2, [r3, #12]
 800d672:	693b      	ldr	r3, [r7, #16]
 800d674:	689b      	ldr	r3, [r3, #8]
 800d676:	4293      	cmp	r3, r2
 800d678:	bf28      	it	cs
 800d67a:	4613      	movcs	r3, r2
 800d67c:	461a      	mov	r2, r3
 800d67e:	6879      	ldr	r1, [r7, #4]
 800d680:	68f8      	ldr	r0, [r7, #12]
 800d682:	f001 f94d 	bl	800e920 <USBD_CtlContinueRx>
 800d686:	e07d      	b.n	800d784 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d68e:	f003 031f 	and.w	r3, r3, #31
 800d692:	2b02      	cmp	r3, #2
 800d694:	d014      	beq.n	800d6c0 <USBD_LL_DataOutStage+0x98>
 800d696:	2b02      	cmp	r3, #2
 800d698:	d81d      	bhi.n	800d6d6 <USBD_LL_DataOutStage+0xae>
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d002      	beq.n	800d6a4 <USBD_LL_DataOutStage+0x7c>
 800d69e:	2b01      	cmp	r3, #1
 800d6a0:	d003      	beq.n	800d6aa <USBD_LL_DataOutStage+0x82>
 800d6a2:	e018      	b.n	800d6d6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	75bb      	strb	r3, [r7, #22]
            break;
 800d6a8:	e018      	b.n	800d6dc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d6b0:	b2db      	uxtb	r3, r3
 800d6b2:	4619      	mov	r1, r3
 800d6b4:	68f8      	ldr	r0, [r7, #12]
 800d6b6:	f000 fa64 	bl	800db82 <USBD_CoreFindIF>
 800d6ba:	4603      	mov	r3, r0
 800d6bc:	75bb      	strb	r3, [r7, #22]
            break;
 800d6be:	e00d      	b.n	800d6dc <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d6c6:	b2db      	uxtb	r3, r3
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	68f8      	ldr	r0, [r7, #12]
 800d6cc:	f000 fa66 	bl	800db9c <USBD_CoreFindEP>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	75bb      	strb	r3, [r7, #22]
            break;
 800d6d4:	e002      	b.n	800d6dc <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	75bb      	strb	r3, [r7, #22]
            break;
 800d6da:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d6dc:	7dbb      	ldrb	r3, [r7, #22]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d119      	bne.n	800d716 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6e8:	b2db      	uxtb	r3, r3
 800d6ea:	2b03      	cmp	r3, #3
 800d6ec:	d113      	bne.n	800d716 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d6ee:	7dba      	ldrb	r2, [r7, #22]
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	32ae      	adds	r2, #174	@ 0xae
 800d6f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6f8:	691b      	ldr	r3, [r3, #16]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d00b      	beq.n	800d716 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d6fe:	7dba      	ldrb	r2, [r7, #22]
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d706:	7dba      	ldrb	r2, [r7, #22]
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	32ae      	adds	r2, #174	@ 0xae
 800d70c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d710:	691b      	ldr	r3, [r3, #16]
 800d712:	68f8      	ldr	r0, [r7, #12]
 800d714:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d716:	68f8      	ldr	r0, [r7, #12]
 800d718:	f001 f913 	bl	800e942 <USBD_CtlSendStatus>
 800d71c:	e032      	b.n	800d784 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d71e:	7afb      	ldrb	r3, [r7, #11]
 800d720:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d724:	b2db      	uxtb	r3, r3
 800d726:	4619      	mov	r1, r3
 800d728:	68f8      	ldr	r0, [r7, #12]
 800d72a:	f000 fa37 	bl	800db9c <USBD_CoreFindEP>
 800d72e:	4603      	mov	r3, r0
 800d730:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d732:	7dbb      	ldrb	r3, [r7, #22]
 800d734:	2bff      	cmp	r3, #255	@ 0xff
 800d736:	d025      	beq.n	800d784 <USBD_LL_DataOutStage+0x15c>
 800d738:	7dbb      	ldrb	r3, [r7, #22]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d122      	bne.n	800d784 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d744:	b2db      	uxtb	r3, r3
 800d746:	2b03      	cmp	r3, #3
 800d748:	d117      	bne.n	800d77a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d74a:	7dba      	ldrb	r2, [r7, #22]
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	32ae      	adds	r2, #174	@ 0xae
 800d750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d754:	699b      	ldr	r3, [r3, #24]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d00f      	beq.n	800d77a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d75a:	7dba      	ldrb	r2, [r7, #22]
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d762:	7dba      	ldrb	r2, [r7, #22]
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	32ae      	adds	r2, #174	@ 0xae
 800d768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d76c:	699b      	ldr	r3, [r3, #24]
 800d76e:	7afa      	ldrb	r2, [r7, #11]
 800d770:	4611      	mov	r1, r2
 800d772:	68f8      	ldr	r0, [r7, #12]
 800d774:	4798      	blx	r3
 800d776:	4603      	mov	r3, r0
 800d778:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d77a:	7dfb      	ldrb	r3, [r7, #23]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d001      	beq.n	800d784 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d780:	7dfb      	ldrb	r3, [r7, #23]
 800d782:	e000      	b.n	800d786 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d784:	2300      	movs	r3, #0
}
 800d786:	4618      	mov	r0, r3
 800d788:	3718      	adds	r7, #24
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}

0800d78e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d78e:	b580      	push	{r7, lr}
 800d790:	b086      	sub	sp, #24
 800d792:	af00      	add	r7, sp, #0
 800d794:	60f8      	str	r0, [r7, #12]
 800d796:	460b      	mov	r3, r1
 800d798:	607a      	str	r2, [r7, #4]
 800d79a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d79c:	7afb      	ldrb	r3, [r7, #11]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d16f      	bne.n	800d882 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	3314      	adds	r3, #20
 800d7a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d7ae:	2b02      	cmp	r3, #2
 800d7b0:	d15a      	bne.n	800d868 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	689a      	ldr	r2, [r3, #8]
 800d7b6:	693b      	ldr	r3, [r7, #16]
 800d7b8:	68db      	ldr	r3, [r3, #12]
 800d7ba:	429a      	cmp	r2, r3
 800d7bc:	d914      	bls.n	800d7e8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	689a      	ldr	r2, [r3, #8]
 800d7c2:	693b      	ldr	r3, [r7, #16]
 800d7c4:	68db      	ldr	r3, [r3, #12]
 800d7c6:	1ad2      	subs	r2, r2, r3
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	689b      	ldr	r3, [r3, #8]
 800d7d0:	461a      	mov	r2, r3
 800d7d2:	6879      	ldr	r1, [r7, #4]
 800d7d4:	68f8      	ldr	r0, [r7, #12]
 800d7d6:	f001 f892 	bl	800e8fe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d7da:	2300      	movs	r3, #0
 800d7dc:	2200      	movs	r2, #0
 800d7de:	2100      	movs	r1, #0
 800d7e0:	68f8      	ldr	r0, [r7, #12]
 800d7e2:	f002 fec9 	bl	8010578 <USBD_LL_PrepareReceive>
 800d7e6:	e03f      	b.n	800d868 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	68da      	ldr	r2, [r3, #12]
 800d7ec:	693b      	ldr	r3, [r7, #16]
 800d7ee:	689b      	ldr	r3, [r3, #8]
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d11c      	bne.n	800d82e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d7f4:	693b      	ldr	r3, [r7, #16]
 800d7f6:	685a      	ldr	r2, [r3, #4]
 800d7f8:	693b      	ldr	r3, [r7, #16]
 800d7fa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d7fc:	429a      	cmp	r2, r3
 800d7fe:	d316      	bcc.n	800d82e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d800:	693b      	ldr	r3, [r7, #16]
 800d802:	685a      	ldr	r2, [r3, #4]
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d80a:	429a      	cmp	r2, r3
 800d80c:	d20f      	bcs.n	800d82e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d80e:	2200      	movs	r2, #0
 800d810:	2100      	movs	r1, #0
 800d812:	68f8      	ldr	r0, [r7, #12]
 800d814:	f001 f873 	bl	800e8fe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	2200      	movs	r2, #0
 800d81c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d820:	2300      	movs	r3, #0
 800d822:	2200      	movs	r2, #0
 800d824:	2100      	movs	r1, #0
 800d826:	68f8      	ldr	r0, [r7, #12]
 800d828:	f002 fea6 	bl	8010578 <USBD_LL_PrepareReceive>
 800d82c:	e01c      	b.n	800d868 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d834:	b2db      	uxtb	r3, r3
 800d836:	2b03      	cmp	r3, #3
 800d838:	d10f      	bne.n	800d85a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d009      	beq.n	800d85a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	2200      	movs	r2, #0
 800d84a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d854:	68db      	ldr	r3, [r3, #12]
 800d856:	68f8      	ldr	r0, [r7, #12]
 800d858:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d85a:	2180      	movs	r1, #128	@ 0x80
 800d85c:	68f8      	ldr	r0, [r7, #12]
 800d85e:	f002 fde1 	bl	8010424 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d862:	68f8      	ldr	r0, [r7, #12]
 800d864:	f001 f880 	bl	800e968 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d03a      	beq.n	800d8e8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d872:	68f8      	ldr	r0, [r7, #12]
 800d874:	f7ff fe42 	bl	800d4fc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2200      	movs	r2, #0
 800d87c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d880:	e032      	b.n	800d8e8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d882:	7afb      	ldrb	r3, [r7, #11]
 800d884:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d888:	b2db      	uxtb	r3, r3
 800d88a:	4619      	mov	r1, r3
 800d88c:	68f8      	ldr	r0, [r7, #12]
 800d88e:	f000 f985 	bl	800db9c <USBD_CoreFindEP>
 800d892:	4603      	mov	r3, r0
 800d894:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d896:	7dfb      	ldrb	r3, [r7, #23]
 800d898:	2bff      	cmp	r3, #255	@ 0xff
 800d89a:	d025      	beq.n	800d8e8 <USBD_LL_DataInStage+0x15a>
 800d89c:	7dfb      	ldrb	r3, [r7, #23]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d122      	bne.n	800d8e8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d8a8:	b2db      	uxtb	r3, r3
 800d8aa:	2b03      	cmp	r3, #3
 800d8ac:	d11c      	bne.n	800d8e8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d8ae:	7dfa      	ldrb	r2, [r7, #23]
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	32ae      	adds	r2, #174	@ 0xae
 800d8b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8b8:	695b      	ldr	r3, [r3, #20]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d014      	beq.n	800d8e8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d8be:	7dfa      	ldrb	r2, [r7, #23]
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d8c6:	7dfa      	ldrb	r2, [r7, #23]
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	32ae      	adds	r2, #174	@ 0xae
 800d8cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8d0:	695b      	ldr	r3, [r3, #20]
 800d8d2:	7afa      	ldrb	r2, [r7, #11]
 800d8d4:	4611      	mov	r1, r2
 800d8d6:	68f8      	ldr	r0, [r7, #12]
 800d8d8:	4798      	blx	r3
 800d8da:	4603      	mov	r3, r0
 800d8dc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d8de:	7dbb      	ldrb	r3, [r7, #22]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d001      	beq.n	800d8e8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d8e4:	7dbb      	ldrb	r3, [r7, #22]
 800d8e6:	e000      	b.n	800d8ea <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d8e8:	2300      	movs	r3, #0
}
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	3718      	adds	r7, #24
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}

0800d8f2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d8f2:	b580      	push	{r7, lr}
 800d8f4:	b084      	sub	sp, #16
 800d8f6:	af00      	add	r7, sp, #0
 800d8f8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	2201      	movs	r2, #1
 800d902:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2200      	movs	r2, #0
 800d90a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	2200      	movs	r2, #0
 800d912:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2200      	movs	r2, #0
 800d918:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2200      	movs	r2, #0
 800d920:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d014      	beq.n	800d958 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d934:	685b      	ldr	r3, [r3, #4]
 800d936:	2b00      	cmp	r3, #0
 800d938:	d00e      	beq.n	800d958 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d940:	685b      	ldr	r3, [r3, #4]
 800d942:	687a      	ldr	r2, [r7, #4]
 800d944:	6852      	ldr	r2, [r2, #4]
 800d946:	b2d2      	uxtb	r2, r2
 800d948:	4611      	mov	r1, r2
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	4798      	blx	r3
 800d94e:	4603      	mov	r3, r0
 800d950:	2b00      	cmp	r3, #0
 800d952:	d001      	beq.n	800d958 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d954:	2303      	movs	r3, #3
 800d956:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d958:	2340      	movs	r3, #64	@ 0x40
 800d95a:	2200      	movs	r2, #0
 800d95c:	2100      	movs	r1, #0
 800d95e:	6878      	ldr	r0, [r7, #4]
 800d960:	f002 fd1b 	bl	801039a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2201      	movs	r2, #1
 800d968:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2240      	movs	r2, #64	@ 0x40
 800d970:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d974:	2340      	movs	r3, #64	@ 0x40
 800d976:	2200      	movs	r2, #0
 800d978:	2180      	movs	r1, #128	@ 0x80
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f002 fd0d 	bl	801039a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	2201      	movs	r2, #1
 800d984:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2240      	movs	r2, #64	@ 0x40
 800d98a:	621a      	str	r2, [r3, #32]

  return ret;
 800d98c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d996:	b480      	push	{r7}
 800d998:	b083      	sub	sp, #12
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	6078      	str	r0, [r7, #4]
 800d99e:	460b      	mov	r3, r1
 800d9a0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	78fa      	ldrb	r2, [r7, #3]
 800d9a6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d9a8:	2300      	movs	r3, #0
}
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	370c      	adds	r7, #12
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b4:	4770      	bx	lr

0800d9b6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d9b6:	b480      	push	{r7}
 800d9b8:	b083      	sub	sp, #12
 800d9ba:	af00      	add	r7, sp, #0
 800d9bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d9c4:	b2db      	uxtb	r3, r3
 800d9c6:	2b04      	cmp	r3, #4
 800d9c8:	d006      	beq.n	800d9d8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d9d0:	b2da      	uxtb	r2, r3
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	2204      	movs	r2, #4
 800d9dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d9e0:	2300      	movs	r3, #0
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	370c      	adds	r7, #12
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr

0800d9ee <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d9ee:	b480      	push	{r7}
 800d9f0:	b083      	sub	sp, #12
 800d9f2:	af00      	add	r7, sp, #0
 800d9f4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d9fc:	b2db      	uxtb	r3, r3
 800d9fe:	2b04      	cmp	r3, #4
 800da00:	d106      	bne.n	800da10 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800da08:	b2da      	uxtb	r2, r3
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800da10:	2300      	movs	r3, #0
}
 800da12:	4618      	mov	r0, r3
 800da14:	370c      	adds	r7, #12
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr

0800da1e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800da1e:	b580      	push	{r7, lr}
 800da20:	b082      	sub	sp, #8
 800da22:	af00      	add	r7, sp, #0
 800da24:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da2c:	b2db      	uxtb	r3, r3
 800da2e:	2b03      	cmp	r3, #3
 800da30:	d110      	bne.n	800da54 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d00b      	beq.n	800da54 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da42:	69db      	ldr	r3, [r3, #28]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d005      	beq.n	800da54 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da4e:	69db      	ldr	r3, [r3, #28]
 800da50:	6878      	ldr	r0, [r7, #4]
 800da52:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800da54:	2300      	movs	r3, #0
}
 800da56:	4618      	mov	r0, r3
 800da58:	3708      	adds	r7, #8
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd80      	pop	{r7, pc}

0800da5e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800da5e:	b580      	push	{r7, lr}
 800da60:	b082      	sub	sp, #8
 800da62:	af00      	add	r7, sp, #0
 800da64:	6078      	str	r0, [r7, #4]
 800da66:	460b      	mov	r3, r1
 800da68:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	32ae      	adds	r2, #174	@ 0xae
 800da74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d101      	bne.n	800da80 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800da7c:	2303      	movs	r3, #3
 800da7e:	e01c      	b.n	800daba <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da86:	b2db      	uxtb	r3, r3
 800da88:	2b03      	cmp	r3, #3
 800da8a:	d115      	bne.n	800dab8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	32ae      	adds	r2, #174	@ 0xae
 800da96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da9a:	6a1b      	ldr	r3, [r3, #32]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d00b      	beq.n	800dab8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	32ae      	adds	r2, #174	@ 0xae
 800daaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daae:	6a1b      	ldr	r3, [r3, #32]
 800dab0:	78fa      	ldrb	r2, [r7, #3]
 800dab2:	4611      	mov	r1, r2
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dab8:	2300      	movs	r3, #0
}
 800daba:	4618      	mov	r0, r3
 800dabc:	3708      	adds	r7, #8
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bd80      	pop	{r7, pc}

0800dac2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800dac2:	b580      	push	{r7, lr}
 800dac4:	b082      	sub	sp, #8
 800dac6:	af00      	add	r7, sp, #0
 800dac8:	6078      	str	r0, [r7, #4]
 800daca:	460b      	mov	r3, r1
 800dacc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	32ae      	adds	r2, #174	@ 0xae
 800dad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d101      	bne.n	800dae4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800dae0:	2303      	movs	r3, #3
 800dae2:	e01c      	b.n	800db1e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800daea:	b2db      	uxtb	r3, r3
 800daec:	2b03      	cmp	r3, #3
 800daee:	d115      	bne.n	800db1c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	32ae      	adds	r2, #174	@ 0xae
 800dafa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dafe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db00:	2b00      	cmp	r3, #0
 800db02:	d00b      	beq.n	800db1c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	32ae      	adds	r2, #174	@ 0xae
 800db0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db14:	78fa      	ldrb	r2, [r7, #3]
 800db16:	4611      	mov	r1, r2
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800db1c:	2300      	movs	r3, #0
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3708      	adds	r7, #8
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}

0800db26 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800db26:	b480      	push	{r7}
 800db28:	b083      	sub	sp, #12
 800db2a:	af00      	add	r7, sp, #0
 800db2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800db2e:	2300      	movs	r3, #0
}
 800db30:	4618      	mov	r0, r3
 800db32:	370c      	adds	r7, #12
 800db34:	46bd      	mov	sp, r7
 800db36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3a:	4770      	bx	lr

0800db3c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b084      	sub	sp, #16
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800db44:	2300      	movs	r3, #0
 800db46:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	2201      	movs	r2, #1
 800db4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db56:	2b00      	cmp	r3, #0
 800db58:	d00e      	beq.n	800db78 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db60:	685b      	ldr	r3, [r3, #4]
 800db62:	687a      	ldr	r2, [r7, #4]
 800db64:	6852      	ldr	r2, [r2, #4]
 800db66:	b2d2      	uxtb	r2, r2
 800db68:	4611      	mov	r1, r2
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	4798      	blx	r3
 800db6e:	4603      	mov	r3, r0
 800db70:	2b00      	cmp	r3, #0
 800db72:	d001      	beq.n	800db78 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800db74:	2303      	movs	r3, #3
 800db76:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800db78:	7bfb      	ldrb	r3, [r7, #15]
}
 800db7a:	4618      	mov	r0, r3
 800db7c:	3710      	adds	r7, #16
 800db7e:	46bd      	mov	sp, r7
 800db80:	bd80      	pop	{r7, pc}

0800db82 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800db82:	b480      	push	{r7}
 800db84:	b083      	sub	sp, #12
 800db86:	af00      	add	r7, sp, #0
 800db88:	6078      	str	r0, [r7, #4]
 800db8a:	460b      	mov	r3, r1
 800db8c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800db8e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800db90:	4618      	mov	r0, r3
 800db92:	370c      	adds	r7, #12
 800db94:	46bd      	mov	sp, r7
 800db96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db9a:	4770      	bx	lr

0800db9c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800db9c:	b480      	push	{r7}
 800db9e:	b083      	sub	sp, #12
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
 800dba4:	460b      	mov	r3, r1
 800dba6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800dba8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	370c      	adds	r7, #12
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb4:	4770      	bx	lr

0800dbb6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800dbb6:	b480      	push	{r7}
 800dbb8:	b087      	sub	sp, #28
 800dbba:	af00      	add	r7, sp, #0
 800dbbc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800dbc2:	697b      	ldr	r3, [r7, #20]
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800dbc8:	697b      	ldr	r3, [r7, #20]
 800dbca:	3301      	adds	r3, #1
 800dbcc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800dbce:	697b      	ldr	r3, [r7, #20]
 800dbd0:	781b      	ldrb	r3, [r3, #0]
 800dbd2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800dbd4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800dbd8:	021b      	lsls	r3, r3, #8
 800dbda:	b21a      	sxth	r2, r3
 800dbdc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dbe0:	4313      	orrs	r3, r2
 800dbe2:	b21b      	sxth	r3, r3
 800dbe4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800dbe6:	89fb      	ldrh	r3, [r7, #14]
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	371c      	adds	r7, #28
 800dbec:	46bd      	mov	sp, r7
 800dbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf2:	4770      	bx	lr

0800dbf4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b084      	sub	sp, #16
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
 800dbfc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dc0a:	2b40      	cmp	r3, #64	@ 0x40
 800dc0c:	d005      	beq.n	800dc1a <USBD_StdDevReq+0x26>
 800dc0e:	2b40      	cmp	r3, #64	@ 0x40
 800dc10:	d857      	bhi.n	800dcc2 <USBD_StdDevReq+0xce>
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d00f      	beq.n	800dc36 <USBD_StdDevReq+0x42>
 800dc16:	2b20      	cmp	r3, #32
 800dc18:	d153      	bne.n	800dcc2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	32ae      	adds	r2, #174	@ 0xae
 800dc24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc28:	689b      	ldr	r3, [r3, #8]
 800dc2a:	6839      	ldr	r1, [r7, #0]
 800dc2c:	6878      	ldr	r0, [r7, #4]
 800dc2e:	4798      	blx	r3
 800dc30:	4603      	mov	r3, r0
 800dc32:	73fb      	strb	r3, [r7, #15]
      break;
 800dc34:	e04a      	b.n	800dccc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	785b      	ldrb	r3, [r3, #1]
 800dc3a:	2b09      	cmp	r3, #9
 800dc3c:	d83b      	bhi.n	800dcb6 <USBD_StdDevReq+0xc2>
 800dc3e:	a201      	add	r2, pc, #4	@ (adr r2, 800dc44 <USBD_StdDevReq+0x50>)
 800dc40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc44:	0800dc99 	.word	0x0800dc99
 800dc48:	0800dcad 	.word	0x0800dcad
 800dc4c:	0800dcb7 	.word	0x0800dcb7
 800dc50:	0800dca3 	.word	0x0800dca3
 800dc54:	0800dcb7 	.word	0x0800dcb7
 800dc58:	0800dc77 	.word	0x0800dc77
 800dc5c:	0800dc6d 	.word	0x0800dc6d
 800dc60:	0800dcb7 	.word	0x0800dcb7
 800dc64:	0800dc8f 	.word	0x0800dc8f
 800dc68:	0800dc81 	.word	0x0800dc81
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dc6c:	6839      	ldr	r1, [r7, #0]
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f000 fa3c 	bl	800e0ec <USBD_GetDescriptor>
          break;
 800dc74:	e024      	b.n	800dcc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dc76:	6839      	ldr	r1, [r7, #0]
 800dc78:	6878      	ldr	r0, [r7, #4]
 800dc7a:	f000 fbcb 	bl	800e414 <USBD_SetAddress>
          break;
 800dc7e:	e01f      	b.n	800dcc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800dc80:	6839      	ldr	r1, [r7, #0]
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 fc0a 	bl	800e49c <USBD_SetConfig>
 800dc88:	4603      	mov	r3, r0
 800dc8a:	73fb      	strb	r3, [r7, #15]
          break;
 800dc8c:	e018      	b.n	800dcc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dc8e:	6839      	ldr	r1, [r7, #0]
 800dc90:	6878      	ldr	r0, [r7, #4]
 800dc92:	f000 fcad 	bl	800e5f0 <USBD_GetConfig>
          break;
 800dc96:	e013      	b.n	800dcc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dc98:	6839      	ldr	r1, [r7, #0]
 800dc9a:	6878      	ldr	r0, [r7, #4]
 800dc9c:	f000 fcde 	bl	800e65c <USBD_GetStatus>
          break;
 800dca0:	e00e      	b.n	800dcc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dca2:	6839      	ldr	r1, [r7, #0]
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f000 fd0d 	bl	800e6c4 <USBD_SetFeature>
          break;
 800dcaa:	e009      	b.n	800dcc0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dcac:	6839      	ldr	r1, [r7, #0]
 800dcae:	6878      	ldr	r0, [r7, #4]
 800dcb0:	f000 fd31 	bl	800e716 <USBD_ClrFeature>
          break;
 800dcb4:	e004      	b.n	800dcc0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800dcb6:	6839      	ldr	r1, [r7, #0]
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f000 fd88 	bl	800e7ce <USBD_CtlError>
          break;
 800dcbe:	bf00      	nop
      }
      break;
 800dcc0:	e004      	b.n	800dccc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800dcc2:	6839      	ldr	r1, [r7, #0]
 800dcc4:	6878      	ldr	r0, [r7, #4]
 800dcc6:	f000 fd82 	bl	800e7ce <USBD_CtlError>
      break;
 800dcca:	bf00      	nop
  }

  return ret;
 800dccc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcce:	4618      	mov	r0, r3
 800dcd0:	3710      	adds	r7, #16
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}
 800dcd6:	bf00      	nop

0800dcd8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dce2:	2300      	movs	r3, #0
 800dce4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dce6:	683b      	ldr	r3, [r7, #0]
 800dce8:	781b      	ldrb	r3, [r3, #0]
 800dcea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dcee:	2b40      	cmp	r3, #64	@ 0x40
 800dcf0:	d005      	beq.n	800dcfe <USBD_StdItfReq+0x26>
 800dcf2:	2b40      	cmp	r3, #64	@ 0x40
 800dcf4:	d852      	bhi.n	800dd9c <USBD_StdItfReq+0xc4>
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d001      	beq.n	800dcfe <USBD_StdItfReq+0x26>
 800dcfa:	2b20      	cmp	r3, #32
 800dcfc:	d14e      	bne.n	800dd9c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd04:	b2db      	uxtb	r3, r3
 800dd06:	3b01      	subs	r3, #1
 800dd08:	2b02      	cmp	r3, #2
 800dd0a:	d840      	bhi.n	800dd8e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dd0c:	683b      	ldr	r3, [r7, #0]
 800dd0e:	889b      	ldrh	r3, [r3, #4]
 800dd10:	b2db      	uxtb	r3, r3
 800dd12:	2b01      	cmp	r3, #1
 800dd14:	d836      	bhi.n	800dd84 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	889b      	ldrh	r3, [r3, #4]
 800dd1a:	b2db      	uxtb	r3, r3
 800dd1c:	4619      	mov	r1, r3
 800dd1e:	6878      	ldr	r0, [r7, #4]
 800dd20:	f7ff ff2f 	bl	800db82 <USBD_CoreFindIF>
 800dd24:	4603      	mov	r3, r0
 800dd26:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dd28:	7bbb      	ldrb	r3, [r7, #14]
 800dd2a:	2bff      	cmp	r3, #255	@ 0xff
 800dd2c:	d01d      	beq.n	800dd6a <USBD_StdItfReq+0x92>
 800dd2e:	7bbb      	ldrb	r3, [r7, #14]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d11a      	bne.n	800dd6a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800dd34:	7bba      	ldrb	r2, [r7, #14]
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	32ae      	adds	r2, #174	@ 0xae
 800dd3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd3e:	689b      	ldr	r3, [r3, #8]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d00f      	beq.n	800dd64 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800dd44:	7bba      	ldrb	r2, [r7, #14]
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dd4c:	7bba      	ldrb	r2, [r7, #14]
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	32ae      	adds	r2, #174	@ 0xae
 800dd52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd56:	689b      	ldr	r3, [r3, #8]
 800dd58:	6839      	ldr	r1, [r7, #0]
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	4798      	blx	r3
 800dd5e:	4603      	mov	r3, r0
 800dd60:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800dd62:	e004      	b.n	800dd6e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800dd64:	2303      	movs	r3, #3
 800dd66:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800dd68:	e001      	b.n	800dd6e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800dd6a:	2303      	movs	r3, #3
 800dd6c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	88db      	ldrh	r3, [r3, #6]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d110      	bne.n	800dd98 <USBD_StdItfReq+0xc0>
 800dd76:	7bfb      	ldrb	r3, [r7, #15]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d10d      	bne.n	800dd98 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 fde0 	bl	800e942 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dd82:	e009      	b.n	800dd98 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800dd84:	6839      	ldr	r1, [r7, #0]
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f000 fd21 	bl	800e7ce <USBD_CtlError>
          break;
 800dd8c:	e004      	b.n	800dd98 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800dd8e:	6839      	ldr	r1, [r7, #0]
 800dd90:	6878      	ldr	r0, [r7, #4]
 800dd92:	f000 fd1c 	bl	800e7ce <USBD_CtlError>
          break;
 800dd96:	e000      	b.n	800dd9a <USBD_StdItfReq+0xc2>
          break;
 800dd98:	bf00      	nop
      }
      break;
 800dd9a:	e004      	b.n	800dda6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800dd9c:	6839      	ldr	r1, [r7, #0]
 800dd9e:	6878      	ldr	r0, [r7, #4]
 800dda0:	f000 fd15 	bl	800e7ce <USBD_CtlError>
      break;
 800dda4:	bf00      	nop
  }

  return ret;
 800dda6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dda8:	4618      	mov	r0, r3
 800ddaa:	3710      	adds	r7, #16
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}

0800ddb0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b084      	sub	sp, #16
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
 800ddb8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	889b      	ldrh	r3, [r3, #4]
 800ddc2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ddc4:	683b      	ldr	r3, [r7, #0]
 800ddc6:	781b      	ldrb	r3, [r3, #0]
 800ddc8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ddcc:	2b40      	cmp	r3, #64	@ 0x40
 800ddce:	d007      	beq.n	800dde0 <USBD_StdEPReq+0x30>
 800ddd0:	2b40      	cmp	r3, #64	@ 0x40
 800ddd2:	f200 817f 	bhi.w	800e0d4 <USBD_StdEPReq+0x324>
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d02a      	beq.n	800de30 <USBD_StdEPReq+0x80>
 800ddda:	2b20      	cmp	r3, #32
 800dddc:	f040 817a 	bne.w	800e0d4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800dde0:	7bbb      	ldrb	r3, [r7, #14]
 800dde2:	4619      	mov	r1, r3
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f7ff fed9 	bl	800db9c <USBD_CoreFindEP>
 800ddea:	4603      	mov	r3, r0
 800ddec:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ddee:	7b7b      	ldrb	r3, [r7, #13]
 800ddf0:	2bff      	cmp	r3, #255	@ 0xff
 800ddf2:	f000 8174 	beq.w	800e0de <USBD_StdEPReq+0x32e>
 800ddf6:	7b7b      	ldrb	r3, [r7, #13]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	f040 8170 	bne.w	800e0de <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ddfe:	7b7a      	ldrb	r2, [r7, #13]
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800de06:	7b7a      	ldrb	r2, [r7, #13]
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	32ae      	adds	r2, #174	@ 0xae
 800de0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de10:	689b      	ldr	r3, [r3, #8]
 800de12:	2b00      	cmp	r3, #0
 800de14:	f000 8163 	beq.w	800e0de <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800de18:	7b7a      	ldrb	r2, [r7, #13]
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	32ae      	adds	r2, #174	@ 0xae
 800de1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de22:	689b      	ldr	r3, [r3, #8]
 800de24:	6839      	ldr	r1, [r7, #0]
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	4798      	blx	r3
 800de2a:	4603      	mov	r3, r0
 800de2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800de2e:	e156      	b.n	800e0de <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	785b      	ldrb	r3, [r3, #1]
 800de34:	2b03      	cmp	r3, #3
 800de36:	d008      	beq.n	800de4a <USBD_StdEPReq+0x9a>
 800de38:	2b03      	cmp	r3, #3
 800de3a:	f300 8145 	bgt.w	800e0c8 <USBD_StdEPReq+0x318>
 800de3e:	2b00      	cmp	r3, #0
 800de40:	f000 809b 	beq.w	800df7a <USBD_StdEPReq+0x1ca>
 800de44:	2b01      	cmp	r3, #1
 800de46:	d03c      	beq.n	800dec2 <USBD_StdEPReq+0x112>
 800de48:	e13e      	b.n	800e0c8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de50:	b2db      	uxtb	r3, r3
 800de52:	2b02      	cmp	r3, #2
 800de54:	d002      	beq.n	800de5c <USBD_StdEPReq+0xac>
 800de56:	2b03      	cmp	r3, #3
 800de58:	d016      	beq.n	800de88 <USBD_StdEPReq+0xd8>
 800de5a:	e02c      	b.n	800deb6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de5c:	7bbb      	ldrb	r3, [r7, #14]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d00d      	beq.n	800de7e <USBD_StdEPReq+0xce>
 800de62:	7bbb      	ldrb	r3, [r7, #14]
 800de64:	2b80      	cmp	r3, #128	@ 0x80
 800de66:	d00a      	beq.n	800de7e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800de68:	7bbb      	ldrb	r3, [r7, #14]
 800de6a:	4619      	mov	r1, r3
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f002 fad9 	bl	8010424 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800de72:	2180      	movs	r1, #128	@ 0x80
 800de74:	6878      	ldr	r0, [r7, #4]
 800de76:	f002 fad5 	bl	8010424 <USBD_LL_StallEP>
 800de7a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800de7c:	e020      	b.n	800dec0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800de7e:	6839      	ldr	r1, [r7, #0]
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f000 fca4 	bl	800e7ce <USBD_CtlError>
              break;
 800de86:	e01b      	b.n	800dec0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	885b      	ldrh	r3, [r3, #2]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d10e      	bne.n	800deae <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800de90:	7bbb      	ldrb	r3, [r7, #14]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d00b      	beq.n	800deae <USBD_StdEPReq+0xfe>
 800de96:	7bbb      	ldrb	r3, [r7, #14]
 800de98:	2b80      	cmp	r3, #128	@ 0x80
 800de9a:	d008      	beq.n	800deae <USBD_StdEPReq+0xfe>
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	88db      	ldrh	r3, [r3, #6]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d104      	bne.n	800deae <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dea4:	7bbb      	ldrb	r3, [r7, #14]
 800dea6:	4619      	mov	r1, r3
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f002 fabb 	bl	8010424 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f000 fd47 	bl	800e942 <USBD_CtlSendStatus>

              break;
 800deb4:	e004      	b.n	800dec0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800deb6:	6839      	ldr	r1, [r7, #0]
 800deb8:	6878      	ldr	r0, [r7, #4]
 800deba:	f000 fc88 	bl	800e7ce <USBD_CtlError>
              break;
 800debe:	bf00      	nop
          }
          break;
 800dec0:	e107      	b.n	800e0d2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dec8:	b2db      	uxtb	r3, r3
 800deca:	2b02      	cmp	r3, #2
 800decc:	d002      	beq.n	800ded4 <USBD_StdEPReq+0x124>
 800dece:	2b03      	cmp	r3, #3
 800ded0:	d016      	beq.n	800df00 <USBD_StdEPReq+0x150>
 800ded2:	e04b      	b.n	800df6c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ded4:	7bbb      	ldrb	r3, [r7, #14]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d00d      	beq.n	800def6 <USBD_StdEPReq+0x146>
 800deda:	7bbb      	ldrb	r3, [r7, #14]
 800dedc:	2b80      	cmp	r3, #128	@ 0x80
 800dede:	d00a      	beq.n	800def6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dee0:	7bbb      	ldrb	r3, [r7, #14]
 800dee2:	4619      	mov	r1, r3
 800dee4:	6878      	ldr	r0, [r7, #4]
 800dee6:	f002 fa9d 	bl	8010424 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800deea:	2180      	movs	r1, #128	@ 0x80
 800deec:	6878      	ldr	r0, [r7, #4]
 800deee:	f002 fa99 	bl	8010424 <USBD_LL_StallEP>
 800def2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800def4:	e040      	b.n	800df78 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800def6:	6839      	ldr	r1, [r7, #0]
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	f000 fc68 	bl	800e7ce <USBD_CtlError>
              break;
 800defe:	e03b      	b.n	800df78 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	885b      	ldrh	r3, [r3, #2]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d136      	bne.n	800df76 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800df08:	7bbb      	ldrb	r3, [r7, #14]
 800df0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d004      	beq.n	800df1c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800df12:	7bbb      	ldrb	r3, [r7, #14]
 800df14:	4619      	mov	r1, r3
 800df16:	6878      	ldr	r0, [r7, #4]
 800df18:	f002 faa3 	bl	8010462 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800df1c:	6878      	ldr	r0, [r7, #4]
 800df1e:	f000 fd10 	bl	800e942 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800df22:	7bbb      	ldrb	r3, [r7, #14]
 800df24:	4619      	mov	r1, r3
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f7ff fe38 	bl	800db9c <USBD_CoreFindEP>
 800df2c:	4603      	mov	r3, r0
 800df2e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800df30:	7b7b      	ldrb	r3, [r7, #13]
 800df32:	2bff      	cmp	r3, #255	@ 0xff
 800df34:	d01f      	beq.n	800df76 <USBD_StdEPReq+0x1c6>
 800df36:	7b7b      	ldrb	r3, [r7, #13]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d11c      	bne.n	800df76 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800df3c:	7b7a      	ldrb	r2, [r7, #13]
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800df44:	7b7a      	ldrb	r2, [r7, #13]
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	32ae      	adds	r2, #174	@ 0xae
 800df4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df4e:	689b      	ldr	r3, [r3, #8]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d010      	beq.n	800df76 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800df54:	7b7a      	ldrb	r2, [r7, #13]
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	32ae      	adds	r2, #174	@ 0xae
 800df5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df5e:	689b      	ldr	r3, [r3, #8]
 800df60:	6839      	ldr	r1, [r7, #0]
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	4798      	blx	r3
 800df66:	4603      	mov	r3, r0
 800df68:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800df6a:	e004      	b.n	800df76 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800df6c:	6839      	ldr	r1, [r7, #0]
 800df6e:	6878      	ldr	r0, [r7, #4]
 800df70:	f000 fc2d 	bl	800e7ce <USBD_CtlError>
              break;
 800df74:	e000      	b.n	800df78 <USBD_StdEPReq+0x1c8>
              break;
 800df76:	bf00      	nop
          }
          break;
 800df78:	e0ab      	b.n	800e0d2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df80:	b2db      	uxtb	r3, r3
 800df82:	2b02      	cmp	r3, #2
 800df84:	d002      	beq.n	800df8c <USBD_StdEPReq+0x1dc>
 800df86:	2b03      	cmp	r3, #3
 800df88:	d032      	beq.n	800dff0 <USBD_StdEPReq+0x240>
 800df8a:	e097      	b.n	800e0bc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800df8c:	7bbb      	ldrb	r3, [r7, #14]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d007      	beq.n	800dfa2 <USBD_StdEPReq+0x1f2>
 800df92:	7bbb      	ldrb	r3, [r7, #14]
 800df94:	2b80      	cmp	r3, #128	@ 0x80
 800df96:	d004      	beq.n	800dfa2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800df98:	6839      	ldr	r1, [r7, #0]
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	f000 fc17 	bl	800e7ce <USBD_CtlError>
                break;
 800dfa0:	e091      	b.n	800e0c6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dfa2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	da0b      	bge.n	800dfc2 <USBD_StdEPReq+0x212>
 800dfaa:	7bbb      	ldrb	r3, [r7, #14]
 800dfac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dfb0:	4613      	mov	r3, r2
 800dfb2:	009b      	lsls	r3, r3, #2
 800dfb4:	4413      	add	r3, r2
 800dfb6:	009b      	lsls	r3, r3, #2
 800dfb8:	3310      	adds	r3, #16
 800dfba:	687a      	ldr	r2, [r7, #4]
 800dfbc:	4413      	add	r3, r2
 800dfbe:	3304      	adds	r3, #4
 800dfc0:	e00b      	b.n	800dfda <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dfc2:	7bbb      	ldrb	r3, [r7, #14]
 800dfc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dfc8:	4613      	mov	r3, r2
 800dfca:	009b      	lsls	r3, r3, #2
 800dfcc:	4413      	add	r3, r2
 800dfce:	009b      	lsls	r3, r3, #2
 800dfd0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800dfd4:	687a      	ldr	r2, [r7, #4]
 800dfd6:	4413      	add	r3, r2
 800dfd8:	3304      	adds	r3, #4
 800dfda:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dfdc:	68bb      	ldr	r3, [r7, #8]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dfe2:	68bb      	ldr	r3, [r7, #8]
 800dfe4:	2202      	movs	r2, #2
 800dfe6:	4619      	mov	r1, r3
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	f000 fc6d 	bl	800e8c8 <USBD_CtlSendData>
              break;
 800dfee:	e06a      	b.n	800e0c6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dff0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	da11      	bge.n	800e01c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dff8:	7bbb      	ldrb	r3, [r7, #14]
 800dffa:	f003 020f 	and.w	r2, r3, #15
 800dffe:	6879      	ldr	r1, [r7, #4]
 800e000:	4613      	mov	r3, r2
 800e002:	009b      	lsls	r3, r3, #2
 800e004:	4413      	add	r3, r2
 800e006:	009b      	lsls	r3, r3, #2
 800e008:	440b      	add	r3, r1
 800e00a:	3324      	adds	r3, #36	@ 0x24
 800e00c:	881b      	ldrh	r3, [r3, #0]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d117      	bne.n	800e042 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e012:	6839      	ldr	r1, [r7, #0]
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	f000 fbda 	bl	800e7ce <USBD_CtlError>
                  break;
 800e01a:	e054      	b.n	800e0c6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e01c:	7bbb      	ldrb	r3, [r7, #14]
 800e01e:	f003 020f 	and.w	r2, r3, #15
 800e022:	6879      	ldr	r1, [r7, #4]
 800e024:	4613      	mov	r3, r2
 800e026:	009b      	lsls	r3, r3, #2
 800e028:	4413      	add	r3, r2
 800e02a:	009b      	lsls	r3, r3, #2
 800e02c:	440b      	add	r3, r1
 800e02e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e032:	881b      	ldrh	r3, [r3, #0]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d104      	bne.n	800e042 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e038:	6839      	ldr	r1, [r7, #0]
 800e03a:	6878      	ldr	r0, [r7, #4]
 800e03c:	f000 fbc7 	bl	800e7ce <USBD_CtlError>
                  break;
 800e040:	e041      	b.n	800e0c6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e042:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e046:	2b00      	cmp	r3, #0
 800e048:	da0b      	bge.n	800e062 <USBD_StdEPReq+0x2b2>
 800e04a:	7bbb      	ldrb	r3, [r7, #14]
 800e04c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e050:	4613      	mov	r3, r2
 800e052:	009b      	lsls	r3, r3, #2
 800e054:	4413      	add	r3, r2
 800e056:	009b      	lsls	r3, r3, #2
 800e058:	3310      	adds	r3, #16
 800e05a:	687a      	ldr	r2, [r7, #4]
 800e05c:	4413      	add	r3, r2
 800e05e:	3304      	adds	r3, #4
 800e060:	e00b      	b.n	800e07a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e062:	7bbb      	ldrb	r3, [r7, #14]
 800e064:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e068:	4613      	mov	r3, r2
 800e06a:	009b      	lsls	r3, r3, #2
 800e06c:	4413      	add	r3, r2
 800e06e:	009b      	lsls	r3, r3, #2
 800e070:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e074:	687a      	ldr	r2, [r7, #4]
 800e076:	4413      	add	r3, r2
 800e078:	3304      	adds	r3, #4
 800e07a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e07c:	7bbb      	ldrb	r3, [r7, #14]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d002      	beq.n	800e088 <USBD_StdEPReq+0x2d8>
 800e082:	7bbb      	ldrb	r3, [r7, #14]
 800e084:	2b80      	cmp	r3, #128	@ 0x80
 800e086:	d103      	bne.n	800e090 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e088:	68bb      	ldr	r3, [r7, #8]
 800e08a:	2200      	movs	r2, #0
 800e08c:	601a      	str	r2, [r3, #0]
 800e08e:	e00e      	b.n	800e0ae <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e090:	7bbb      	ldrb	r3, [r7, #14]
 800e092:	4619      	mov	r1, r3
 800e094:	6878      	ldr	r0, [r7, #4]
 800e096:	f002 fa03 	bl	80104a0 <USBD_LL_IsStallEP>
 800e09a:	4603      	mov	r3, r0
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d003      	beq.n	800e0a8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	601a      	str	r2, [r3, #0]
 800e0a6:	e002      	b.n	800e0ae <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e0a8:	68bb      	ldr	r3, [r7, #8]
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e0ae:	68bb      	ldr	r3, [r7, #8]
 800e0b0:	2202      	movs	r2, #2
 800e0b2:	4619      	mov	r1, r3
 800e0b4:	6878      	ldr	r0, [r7, #4]
 800e0b6:	f000 fc07 	bl	800e8c8 <USBD_CtlSendData>
              break;
 800e0ba:	e004      	b.n	800e0c6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e0bc:	6839      	ldr	r1, [r7, #0]
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f000 fb85 	bl	800e7ce <USBD_CtlError>
              break;
 800e0c4:	bf00      	nop
          }
          break;
 800e0c6:	e004      	b.n	800e0d2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e0c8:	6839      	ldr	r1, [r7, #0]
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f000 fb7f 	bl	800e7ce <USBD_CtlError>
          break;
 800e0d0:	bf00      	nop
      }
      break;
 800e0d2:	e005      	b.n	800e0e0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e0d4:	6839      	ldr	r1, [r7, #0]
 800e0d6:	6878      	ldr	r0, [r7, #4]
 800e0d8:	f000 fb79 	bl	800e7ce <USBD_CtlError>
      break;
 800e0dc:	e000      	b.n	800e0e0 <USBD_StdEPReq+0x330>
      break;
 800e0de:	bf00      	nop
  }

  return ret;
 800e0e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	3710      	adds	r7, #16
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	bd80      	pop	{r7, pc}
	...

0800e0ec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b084      	sub	sp, #16
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e0fe:	2300      	movs	r3, #0
 800e100:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	885b      	ldrh	r3, [r3, #2]
 800e106:	0a1b      	lsrs	r3, r3, #8
 800e108:	b29b      	uxth	r3, r3
 800e10a:	3b01      	subs	r3, #1
 800e10c:	2b0e      	cmp	r3, #14
 800e10e:	f200 8152 	bhi.w	800e3b6 <USBD_GetDescriptor+0x2ca>
 800e112:	a201      	add	r2, pc, #4	@ (adr r2, 800e118 <USBD_GetDescriptor+0x2c>)
 800e114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e118:	0800e189 	.word	0x0800e189
 800e11c:	0800e1a1 	.word	0x0800e1a1
 800e120:	0800e1e1 	.word	0x0800e1e1
 800e124:	0800e3b7 	.word	0x0800e3b7
 800e128:	0800e3b7 	.word	0x0800e3b7
 800e12c:	0800e357 	.word	0x0800e357
 800e130:	0800e383 	.word	0x0800e383
 800e134:	0800e3b7 	.word	0x0800e3b7
 800e138:	0800e3b7 	.word	0x0800e3b7
 800e13c:	0800e3b7 	.word	0x0800e3b7
 800e140:	0800e3b7 	.word	0x0800e3b7
 800e144:	0800e3b7 	.word	0x0800e3b7
 800e148:	0800e3b7 	.word	0x0800e3b7
 800e14c:	0800e3b7 	.word	0x0800e3b7
 800e150:	0800e155 	.word	0x0800e155
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e15a:	69db      	ldr	r3, [r3, #28]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d00b      	beq.n	800e178 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e166:	69db      	ldr	r3, [r3, #28]
 800e168:	687a      	ldr	r2, [r7, #4]
 800e16a:	7c12      	ldrb	r2, [r2, #16]
 800e16c:	f107 0108 	add.w	r1, r7, #8
 800e170:	4610      	mov	r0, r2
 800e172:	4798      	blx	r3
 800e174:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e176:	e126      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e178:	6839      	ldr	r1, [r7, #0]
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f000 fb27 	bl	800e7ce <USBD_CtlError>
        err++;
 800e180:	7afb      	ldrb	r3, [r7, #11]
 800e182:	3301      	adds	r3, #1
 800e184:	72fb      	strb	r3, [r7, #11]
      break;
 800e186:	e11e      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	687a      	ldr	r2, [r7, #4]
 800e192:	7c12      	ldrb	r2, [r2, #16]
 800e194:	f107 0108 	add.w	r1, r7, #8
 800e198:	4610      	mov	r0, r2
 800e19a:	4798      	blx	r3
 800e19c:	60f8      	str	r0, [r7, #12]
      break;
 800e19e:	e112      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	7c1b      	ldrb	r3, [r3, #16]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d10d      	bne.n	800e1c4 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1b0:	f107 0208 	add.w	r2, r7, #8
 800e1b4:	4610      	mov	r0, r2
 800e1b6:	4798      	blx	r3
 800e1b8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	3301      	adds	r3, #1
 800e1be:	2202      	movs	r2, #2
 800e1c0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e1c2:	e100      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1cc:	f107 0208 	add.w	r2, r7, #8
 800e1d0:	4610      	mov	r0, r2
 800e1d2:	4798      	blx	r3
 800e1d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	3301      	adds	r3, #1
 800e1da:	2202      	movs	r2, #2
 800e1dc:	701a      	strb	r2, [r3, #0]
      break;
 800e1de:	e0f2      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	885b      	ldrh	r3, [r3, #2]
 800e1e4:	b2db      	uxtb	r3, r3
 800e1e6:	2b05      	cmp	r3, #5
 800e1e8:	f200 80ac 	bhi.w	800e344 <USBD_GetDescriptor+0x258>
 800e1ec:	a201      	add	r2, pc, #4	@ (adr r2, 800e1f4 <USBD_GetDescriptor+0x108>)
 800e1ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1f2:	bf00      	nop
 800e1f4:	0800e20d 	.word	0x0800e20d
 800e1f8:	0800e241 	.word	0x0800e241
 800e1fc:	0800e275 	.word	0x0800e275
 800e200:	0800e2a9 	.word	0x0800e2a9
 800e204:	0800e2dd 	.word	0x0800e2dd
 800e208:	0800e311 	.word	0x0800e311
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e212:	685b      	ldr	r3, [r3, #4]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d00b      	beq.n	800e230 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e21e:	685b      	ldr	r3, [r3, #4]
 800e220:	687a      	ldr	r2, [r7, #4]
 800e222:	7c12      	ldrb	r2, [r2, #16]
 800e224:	f107 0108 	add.w	r1, r7, #8
 800e228:	4610      	mov	r0, r2
 800e22a:	4798      	blx	r3
 800e22c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e22e:	e091      	b.n	800e354 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e230:	6839      	ldr	r1, [r7, #0]
 800e232:	6878      	ldr	r0, [r7, #4]
 800e234:	f000 facb 	bl	800e7ce <USBD_CtlError>
            err++;
 800e238:	7afb      	ldrb	r3, [r7, #11]
 800e23a:	3301      	adds	r3, #1
 800e23c:	72fb      	strb	r3, [r7, #11]
          break;
 800e23e:	e089      	b.n	800e354 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e246:	689b      	ldr	r3, [r3, #8]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d00b      	beq.n	800e264 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e252:	689b      	ldr	r3, [r3, #8]
 800e254:	687a      	ldr	r2, [r7, #4]
 800e256:	7c12      	ldrb	r2, [r2, #16]
 800e258:	f107 0108 	add.w	r1, r7, #8
 800e25c:	4610      	mov	r0, r2
 800e25e:	4798      	blx	r3
 800e260:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e262:	e077      	b.n	800e354 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e264:	6839      	ldr	r1, [r7, #0]
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	f000 fab1 	bl	800e7ce <USBD_CtlError>
            err++;
 800e26c:	7afb      	ldrb	r3, [r7, #11]
 800e26e:	3301      	adds	r3, #1
 800e270:	72fb      	strb	r3, [r7, #11]
          break;
 800e272:	e06f      	b.n	800e354 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e27a:	68db      	ldr	r3, [r3, #12]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d00b      	beq.n	800e298 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e286:	68db      	ldr	r3, [r3, #12]
 800e288:	687a      	ldr	r2, [r7, #4]
 800e28a:	7c12      	ldrb	r2, [r2, #16]
 800e28c:	f107 0108 	add.w	r1, r7, #8
 800e290:	4610      	mov	r0, r2
 800e292:	4798      	blx	r3
 800e294:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e296:	e05d      	b.n	800e354 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e298:	6839      	ldr	r1, [r7, #0]
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f000 fa97 	bl	800e7ce <USBD_CtlError>
            err++;
 800e2a0:	7afb      	ldrb	r3, [r7, #11]
 800e2a2:	3301      	adds	r3, #1
 800e2a4:	72fb      	strb	r3, [r7, #11]
          break;
 800e2a6:	e055      	b.n	800e354 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2ae:	691b      	ldr	r3, [r3, #16]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d00b      	beq.n	800e2cc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2ba:	691b      	ldr	r3, [r3, #16]
 800e2bc:	687a      	ldr	r2, [r7, #4]
 800e2be:	7c12      	ldrb	r2, [r2, #16]
 800e2c0:	f107 0108 	add.w	r1, r7, #8
 800e2c4:	4610      	mov	r0, r2
 800e2c6:	4798      	blx	r3
 800e2c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e2ca:	e043      	b.n	800e354 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e2cc:	6839      	ldr	r1, [r7, #0]
 800e2ce:	6878      	ldr	r0, [r7, #4]
 800e2d0:	f000 fa7d 	bl	800e7ce <USBD_CtlError>
            err++;
 800e2d4:	7afb      	ldrb	r3, [r7, #11]
 800e2d6:	3301      	adds	r3, #1
 800e2d8:	72fb      	strb	r3, [r7, #11]
          break;
 800e2da:	e03b      	b.n	800e354 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2e2:	695b      	ldr	r3, [r3, #20]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d00b      	beq.n	800e300 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2ee:	695b      	ldr	r3, [r3, #20]
 800e2f0:	687a      	ldr	r2, [r7, #4]
 800e2f2:	7c12      	ldrb	r2, [r2, #16]
 800e2f4:	f107 0108 	add.w	r1, r7, #8
 800e2f8:	4610      	mov	r0, r2
 800e2fa:	4798      	blx	r3
 800e2fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e2fe:	e029      	b.n	800e354 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e300:	6839      	ldr	r1, [r7, #0]
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f000 fa63 	bl	800e7ce <USBD_CtlError>
            err++;
 800e308:	7afb      	ldrb	r3, [r7, #11]
 800e30a:	3301      	adds	r3, #1
 800e30c:	72fb      	strb	r3, [r7, #11]
          break;
 800e30e:	e021      	b.n	800e354 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e316:	699b      	ldr	r3, [r3, #24]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d00b      	beq.n	800e334 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e322:	699b      	ldr	r3, [r3, #24]
 800e324:	687a      	ldr	r2, [r7, #4]
 800e326:	7c12      	ldrb	r2, [r2, #16]
 800e328:	f107 0108 	add.w	r1, r7, #8
 800e32c:	4610      	mov	r0, r2
 800e32e:	4798      	blx	r3
 800e330:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e332:	e00f      	b.n	800e354 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e334:	6839      	ldr	r1, [r7, #0]
 800e336:	6878      	ldr	r0, [r7, #4]
 800e338:	f000 fa49 	bl	800e7ce <USBD_CtlError>
            err++;
 800e33c:	7afb      	ldrb	r3, [r7, #11]
 800e33e:	3301      	adds	r3, #1
 800e340:	72fb      	strb	r3, [r7, #11]
          break;
 800e342:	e007      	b.n	800e354 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e344:	6839      	ldr	r1, [r7, #0]
 800e346:	6878      	ldr	r0, [r7, #4]
 800e348:	f000 fa41 	bl	800e7ce <USBD_CtlError>
          err++;
 800e34c:	7afb      	ldrb	r3, [r7, #11]
 800e34e:	3301      	adds	r3, #1
 800e350:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e352:	bf00      	nop
      }
      break;
 800e354:	e037      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	7c1b      	ldrb	r3, [r3, #16]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d109      	bne.n	800e372 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e366:	f107 0208 	add.w	r2, r7, #8
 800e36a:	4610      	mov	r0, r2
 800e36c:	4798      	blx	r3
 800e36e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e370:	e029      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e372:	6839      	ldr	r1, [r7, #0]
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f000 fa2a 	bl	800e7ce <USBD_CtlError>
        err++;
 800e37a:	7afb      	ldrb	r3, [r7, #11]
 800e37c:	3301      	adds	r3, #1
 800e37e:	72fb      	strb	r3, [r7, #11]
      break;
 800e380:	e021      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	7c1b      	ldrb	r3, [r3, #16]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d10d      	bne.n	800e3a6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e392:	f107 0208 	add.w	r2, r7, #8
 800e396:	4610      	mov	r0, r2
 800e398:	4798      	blx	r3
 800e39a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	3301      	adds	r3, #1
 800e3a0:	2207      	movs	r2, #7
 800e3a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e3a4:	e00f      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e3a6:	6839      	ldr	r1, [r7, #0]
 800e3a8:	6878      	ldr	r0, [r7, #4]
 800e3aa:	f000 fa10 	bl	800e7ce <USBD_CtlError>
        err++;
 800e3ae:	7afb      	ldrb	r3, [r7, #11]
 800e3b0:	3301      	adds	r3, #1
 800e3b2:	72fb      	strb	r3, [r7, #11]
      break;
 800e3b4:	e007      	b.n	800e3c6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e3b6:	6839      	ldr	r1, [r7, #0]
 800e3b8:	6878      	ldr	r0, [r7, #4]
 800e3ba:	f000 fa08 	bl	800e7ce <USBD_CtlError>
      err++;
 800e3be:	7afb      	ldrb	r3, [r7, #11]
 800e3c0:	3301      	adds	r3, #1
 800e3c2:	72fb      	strb	r3, [r7, #11]
      break;
 800e3c4:	bf00      	nop
  }

  if (err != 0U)
 800e3c6:	7afb      	ldrb	r3, [r7, #11]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d11e      	bne.n	800e40a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	88db      	ldrh	r3, [r3, #6]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d016      	beq.n	800e402 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e3d4:	893b      	ldrh	r3, [r7, #8]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d00e      	beq.n	800e3f8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	88da      	ldrh	r2, [r3, #6]
 800e3de:	893b      	ldrh	r3, [r7, #8]
 800e3e0:	4293      	cmp	r3, r2
 800e3e2:	bf28      	it	cs
 800e3e4:	4613      	movcs	r3, r2
 800e3e6:	b29b      	uxth	r3, r3
 800e3e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e3ea:	893b      	ldrh	r3, [r7, #8]
 800e3ec:	461a      	mov	r2, r3
 800e3ee:	68f9      	ldr	r1, [r7, #12]
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 fa69 	bl	800e8c8 <USBD_CtlSendData>
 800e3f6:	e009      	b.n	800e40c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e3f8:	6839      	ldr	r1, [r7, #0]
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f000 f9e7 	bl	800e7ce <USBD_CtlError>
 800e400:	e004      	b.n	800e40c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f000 fa9d 	bl	800e942 <USBD_CtlSendStatus>
 800e408:	e000      	b.n	800e40c <USBD_GetDescriptor+0x320>
    return;
 800e40a:	bf00      	nop
  }
}
 800e40c:	3710      	adds	r7, #16
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}
 800e412:	bf00      	nop

0800e414 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b084      	sub	sp, #16
 800e418:	af00      	add	r7, sp, #0
 800e41a:	6078      	str	r0, [r7, #4]
 800e41c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e41e:	683b      	ldr	r3, [r7, #0]
 800e420:	889b      	ldrh	r3, [r3, #4]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d131      	bne.n	800e48a <USBD_SetAddress+0x76>
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	88db      	ldrh	r3, [r3, #6]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d12d      	bne.n	800e48a <USBD_SetAddress+0x76>
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	885b      	ldrh	r3, [r3, #2]
 800e432:	2b7f      	cmp	r3, #127	@ 0x7f
 800e434:	d829      	bhi.n	800e48a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	885b      	ldrh	r3, [r3, #2]
 800e43a:	b2db      	uxtb	r3, r3
 800e43c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e440:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e448:	b2db      	uxtb	r3, r3
 800e44a:	2b03      	cmp	r3, #3
 800e44c:	d104      	bne.n	800e458 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e44e:	6839      	ldr	r1, [r7, #0]
 800e450:	6878      	ldr	r0, [r7, #4]
 800e452:	f000 f9bc 	bl	800e7ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e456:	e01d      	b.n	800e494 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	7bfa      	ldrb	r2, [r7, #15]
 800e45c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e460:	7bfb      	ldrb	r3, [r7, #15]
 800e462:	4619      	mov	r1, r3
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f002 f847 	bl	80104f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f000 fa69 	bl	800e942 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e470:	7bfb      	ldrb	r3, [r7, #15]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d004      	beq.n	800e480 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	2202      	movs	r2, #2
 800e47a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e47e:	e009      	b.n	800e494 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	2201      	movs	r2, #1
 800e484:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e488:	e004      	b.n	800e494 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e48a:	6839      	ldr	r1, [r7, #0]
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f000 f99e 	bl	800e7ce <USBD_CtlError>
  }
}
 800e492:	bf00      	nop
 800e494:	bf00      	nop
 800e496:	3710      	adds	r7, #16
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
 800e4a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	885b      	ldrh	r3, [r3, #2]
 800e4ae:	b2da      	uxtb	r2, r3
 800e4b0:	4b4e      	ldr	r3, [pc, #312]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e4b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e4b4:	4b4d      	ldr	r3, [pc, #308]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e4b6:	781b      	ldrb	r3, [r3, #0]
 800e4b8:	2b01      	cmp	r3, #1
 800e4ba:	d905      	bls.n	800e4c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e4bc:	6839      	ldr	r1, [r7, #0]
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f000 f985 	bl	800e7ce <USBD_CtlError>
    return USBD_FAIL;
 800e4c4:	2303      	movs	r3, #3
 800e4c6:	e08c      	b.n	800e5e2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e4ce:	b2db      	uxtb	r3, r3
 800e4d0:	2b02      	cmp	r3, #2
 800e4d2:	d002      	beq.n	800e4da <USBD_SetConfig+0x3e>
 800e4d4:	2b03      	cmp	r3, #3
 800e4d6:	d029      	beq.n	800e52c <USBD_SetConfig+0x90>
 800e4d8:	e075      	b.n	800e5c6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e4da:	4b44      	ldr	r3, [pc, #272]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e4dc:	781b      	ldrb	r3, [r3, #0]
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d020      	beq.n	800e524 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e4e2:	4b42      	ldr	r3, [pc, #264]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	461a      	mov	r2, r3
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e4ec:	4b3f      	ldr	r3, [pc, #252]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e4ee:	781b      	ldrb	r3, [r3, #0]
 800e4f0:	4619      	mov	r1, r3
 800e4f2:	6878      	ldr	r0, [r7, #4]
 800e4f4:	f7ff f80d 	bl	800d512 <USBD_SetClassConfig>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e4fc:	7bfb      	ldrb	r3, [r7, #15]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d008      	beq.n	800e514 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e502:	6839      	ldr	r1, [r7, #0]
 800e504:	6878      	ldr	r0, [r7, #4]
 800e506:	f000 f962 	bl	800e7ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	2202      	movs	r2, #2
 800e50e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e512:	e065      	b.n	800e5e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f000 fa14 	bl	800e942 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2203      	movs	r2, #3
 800e51e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e522:	e05d      	b.n	800e5e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e524:	6878      	ldr	r0, [r7, #4]
 800e526:	f000 fa0c 	bl	800e942 <USBD_CtlSendStatus>
      break;
 800e52a:	e059      	b.n	800e5e0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e52c:	4b2f      	ldr	r3, [pc, #188]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e52e:	781b      	ldrb	r3, [r3, #0]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d112      	bne.n	800e55a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2202      	movs	r2, #2
 800e538:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e53c:	4b2b      	ldr	r3, [pc, #172]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e53e:	781b      	ldrb	r3, [r3, #0]
 800e540:	461a      	mov	r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e546:	4b29      	ldr	r3, [pc, #164]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e548:	781b      	ldrb	r3, [r3, #0]
 800e54a:	4619      	mov	r1, r3
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f7fe fffc 	bl	800d54a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e552:	6878      	ldr	r0, [r7, #4]
 800e554:	f000 f9f5 	bl	800e942 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e558:	e042      	b.n	800e5e0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e55a:	4b24      	ldr	r3, [pc, #144]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e55c:	781b      	ldrb	r3, [r3, #0]
 800e55e:	461a      	mov	r2, r3
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	685b      	ldr	r3, [r3, #4]
 800e564:	429a      	cmp	r2, r3
 800e566:	d02a      	beq.n	800e5be <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	685b      	ldr	r3, [r3, #4]
 800e56c:	b2db      	uxtb	r3, r3
 800e56e:	4619      	mov	r1, r3
 800e570:	6878      	ldr	r0, [r7, #4]
 800e572:	f7fe ffea 	bl	800d54a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e576:	4b1d      	ldr	r3, [pc, #116]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e578:	781b      	ldrb	r3, [r3, #0]
 800e57a:	461a      	mov	r2, r3
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e580:	4b1a      	ldr	r3, [pc, #104]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e582:	781b      	ldrb	r3, [r3, #0]
 800e584:	4619      	mov	r1, r3
 800e586:	6878      	ldr	r0, [r7, #4]
 800e588:	f7fe ffc3 	bl	800d512 <USBD_SetClassConfig>
 800e58c:	4603      	mov	r3, r0
 800e58e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e590:	7bfb      	ldrb	r3, [r7, #15]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d00f      	beq.n	800e5b6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e596:	6839      	ldr	r1, [r7, #0]
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f000 f918 	bl	800e7ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	685b      	ldr	r3, [r3, #4]
 800e5a2:	b2db      	uxtb	r3, r3
 800e5a4:	4619      	mov	r1, r3
 800e5a6:	6878      	ldr	r0, [r7, #4]
 800e5a8:	f7fe ffcf 	bl	800d54a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2202      	movs	r2, #2
 800e5b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e5b4:	e014      	b.n	800e5e0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	f000 f9c3 	bl	800e942 <USBD_CtlSendStatus>
      break;
 800e5bc:	e010      	b.n	800e5e0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 f9bf 	bl	800e942 <USBD_CtlSendStatus>
      break;
 800e5c4:	e00c      	b.n	800e5e0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e5c6:	6839      	ldr	r1, [r7, #0]
 800e5c8:	6878      	ldr	r0, [r7, #4]
 800e5ca:	f000 f900 	bl	800e7ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e5ce:	4b07      	ldr	r3, [pc, #28]	@ (800e5ec <USBD_SetConfig+0x150>)
 800e5d0:	781b      	ldrb	r3, [r3, #0]
 800e5d2:	4619      	mov	r1, r3
 800e5d4:	6878      	ldr	r0, [r7, #4]
 800e5d6:	f7fe ffb8 	bl	800d54a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e5da:	2303      	movs	r3, #3
 800e5dc:	73fb      	strb	r3, [r7, #15]
      break;
 800e5de:	bf00      	nop
  }

  return ret;
 800e5e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3710      	adds	r7, #16
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
 800e5ea:	bf00      	nop
 800e5ec:	240001ac 	.word	0x240001ac

0800e5f0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b082      	sub	sp, #8
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
 800e5f8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	88db      	ldrh	r3, [r3, #6]
 800e5fe:	2b01      	cmp	r3, #1
 800e600:	d004      	beq.n	800e60c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e602:	6839      	ldr	r1, [r7, #0]
 800e604:	6878      	ldr	r0, [r7, #4]
 800e606:	f000 f8e2 	bl	800e7ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e60a:	e023      	b.n	800e654 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e612:	b2db      	uxtb	r3, r3
 800e614:	2b02      	cmp	r3, #2
 800e616:	dc02      	bgt.n	800e61e <USBD_GetConfig+0x2e>
 800e618:	2b00      	cmp	r3, #0
 800e61a:	dc03      	bgt.n	800e624 <USBD_GetConfig+0x34>
 800e61c:	e015      	b.n	800e64a <USBD_GetConfig+0x5a>
 800e61e:	2b03      	cmp	r3, #3
 800e620:	d00b      	beq.n	800e63a <USBD_GetConfig+0x4a>
 800e622:	e012      	b.n	800e64a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2200      	movs	r2, #0
 800e628:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	3308      	adds	r3, #8
 800e62e:	2201      	movs	r2, #1
 800e630:	4619      	mov	r1, r3
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 f948 	bl	800e8c8 <USBD_CtlSendData>
        break;
 800e638:	e00c      	b.n	800e654 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	3304      	adds	r3, #4
 800e63e:	2201      	movs	r2, #1
 800e640:	4619      	mov	r1, r3
 800e642:	6878      	ldr	r0, [r7, #4]
 800e644:	f000 f940 	bl	800e8c8 <USBD_CtlSendData>
        break;
 800e648:	e004      	b.n	800e654 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e64a:	6839      	ldr	r1, [r7, #0]
 800e64c:	6878      	ldr	r0, [r7, #4]
 800e64e:	f000 f8be 	bl	800e7ce <USBD_CtlError>
        break;
 800e652:	bf00      	nop
}
 800e654:	bf00      	nop
 800e656:	3708      	adds	r7, #8
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b082      	sub	sp, #8
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e66c:	b2db      	uxtb	r3, r3
 800e66e:	3b01      	subs	r3, #1
 800e670:	2b02      	cmp	r3, #2
 800e672:	d81e      	bhi.n	800e6b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	88db      	ldrh	r3, [r3, #6]
 800e678:	2b02      	cmp	r3, #2
 800e67a:	d004      	beq.n	800e686 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e67c:	6839      	ldr	r1, [r7, #0]
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	f000 f8a5 	bl	800e7ce <USBD_CtlError>
        break;
 800e684:	e01a      	b.n	800e6bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	2201      	movs	r2, #1
 800e68a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e692:	2b00      	cmp	r3, #0
 800e694:	d005      	beq.n	800e6a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	68db      	ldr	r3, [r3, #12]
 800e69a:	f043 0202 	orr.w	r2, r3, #2
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	330c      	adds	r3, #12
 800e6a6:	2202      	movs	r2, #2
 800e6a8:	4619      	mov	r1, r3
 800e6aa:	6878      	ldr	r0, [r7, #4]
 800e6ac:	f000 f90c 	bl	800e8c8 <USBD_CtlSendData>
      break;
 800e6b0:	e004      	b.n	800e6bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e6b2:	6839      	ldr	r1, [r7, #0]
 800e6b4:	6878      	ldr	r0, [r7, #4]
 800e6b6:	f000 f88a 	bl	800e7ce <USBD_CtlError>
      break;
 800e6ba:	bf00      	nop
  }
}
 800e6bc:	bf00      	nop
 800e6be:	3708      	adds	r7, #8
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}

0800e6c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b082      	sub	sp, #8
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
 800e6cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	885b      	ldrh	r3, [r3, #2]
 800e6d2:	2b01      	cmp	r3, #1
 800e6d4:	d107      	bne.n	800e6e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	2201      	movs	r2, #1
 800e6da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f000 f92f 	bl	800e942 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e6e4:	e013      	b.n	800e70e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e6e6:	683b      	ldr	r3, [r7, #0]
 800e6e8:	885b      	ldrh	r3, [r3, #2]
 800e6ea:	2b02      	cmp	r3, #2
 800e6ec:	d10b      	bne.n	800e706 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e6ee:	683b      	ldr	r3, [r7, #0]
 800e6f0:	889b      	ldrh	r3, [r3, #4]
 800e6f2:	0a1b      	lsrs	r3, r3, #8
 800e6f4:	b29b      	uxth	r3, r3
 800e6f6:	b2da      	uxtb	r2, r3
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f000 f91f 	bl	800e942 <USBD_CtlSendStatus>
}
 800e704:	e003      	b.n	800e70e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e706:	6839      	ldr	r1, [r7, #0]
 800e708:	6878      	ldr	r0, [r7, #4]
 800e70a:	f000 f860 	bl	800e7ce <USBD_CtlError>
}
 800e70e:	bf00      	nop
 800e710:	3708      	adds	r7, #8
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}

0800e716 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e716:	b580      	push	{r7, lr}
 800e718:	b082      	sub	sp, #8
 800e71a:	af00      	add	r7, sp, #0
 800e71c:	6078      	str	r0, [r7, #4]
 800e71e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e726:	b2db      	uxtb	r3, r3
 800e728:	3b01      	subs	r3, #1
 800e72a:	2b02      	cmp	r3, #2
 800e72c:	d80b      	bhi.n	800e746 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	885b      	ldrh	r3, [r3, #2]
 800e732:	2b01      	cmp	r3, #1
 800e734:	d10c      	bne.n	800e750 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	2200      	movs	r2, #0
 800e73a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e73e:	6878      	ldr	r0, [r7, #4]
 800e740:	f000 f8ff 	bl	800e942 <USBD_CtlSendStatus>
      }
      break;
 800e744:	e004      	b.n	800e750 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e746:	6839      	ldr	r1, [r7, #0]
 800e748:	6878      	ldr	r0, [r7, #4]
 800e74a:	f000 f840 	bl	800e7ce <USBD_CtlError>
      break;
 800e74e:	e000      	b.n	800e752 <USBD_ClrFeature+0x3c>
      break;
 800e750:	bf00      	nop
  }
}
 800e752:	bf00      	nop
 800e754:	3708      	adds	r7, #8
 800e756:	46bd      	mov	sp, r7
 800e758:	bd80      	pop	{r7, pc}

0800e75a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e75a:	b580      	push	{r7, lr}
 800e75c:	b084      	sub	sp, #16
 800e75e:	af00      	add	r7, sp, #0
 800e760:	6078      	str	r0, [r7, #4]
 800e762:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e764:	683b      	ldr	r3, [r7, #0]
 800e766:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	781a      	ldrb	r2, [r3, #0]
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e770:	68fb      	ldr	r3, [r7, #12]
 800e772:	3301      	adds	r3, #1
 800e774:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	781a      	ldrb	r2, [r3, #0]
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	3301      	adds	r3, #1
 800e782:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e784:	68f8      	ldr	r0, [r7, #12]
 800e786:	f7ff fa16 	bl	800dbb6 <SWAPBYTE>
 800e78a:	4603      	mov	r3, r0
 800e78c:	461a      	mov	r2, r3
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	3301      	adds	r3, #1
 800e796:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	3301      	adds	r3, #1
 800e79c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e79e:	68f8      	ldr	r0, [r7, #12]
 800e7a0:	f7ff fa09 	bl	800dbb6 <SWAPBYTE>
 800e7a4:	4603      	mov	r3, r0
 800e7a6:	461a      	mov	r2, r3
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	3301      	adds	r3, #1
 800e7b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	3301      	adds	r3, #1
 800e7b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e7b8:	68f8      	ldr	r0, [r7, #12]
 800e7ba:	f7ff f9fc 	bl	800dbb6 <SWAPBYTE>
 800e7be:	4603      	mov	r3, r0
 800e7c0:	461a      	mov	r2, r3
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	80da      	strh	r2, [r3, #6]
}
 800e7c6:	bf00      	nop
 800e7c8:	3710      	adds	r7, #16
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	bd80      	pop	{r7, pc}

0800e7ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7ce:	b580      	push	{r7, lr}
 800e7d0:	b082      	sub	sp, #8
 800e7d2:	af00      	add	r7, sp, #0
 800e7d4:	6078      	str	r0, [r7, #4]
 800e7d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e7d8:	2180      	movs	r1, #128	@ 0x80
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f001 fe22 	bl	8010424 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e7e0:	2100      	movs	r1, #0
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f001 fe1e 	bl	8010424 <USBD_LL_StallEP>
}
 800e7e8:	bf00      	nop
 800e7ea:	3708      	adds	r7, #8
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	bd80      	pop	{r7, pc}

0800e7f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b086      	sub	sp, #24
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	60f8      	str	r0, [r7, #12]
 800e7f8:	60b9      	str	r1, [r7, #8]
 800e7fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d042      	beq.n	800e88c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e80a:	6938      	ldr	r0, [r7, #16]
 800e80c:	f000 f842 	bl	800e894 <USBD_GetLen>
 800e810:	4603      	mov	r3, r0
 800e812:	3301      	adds	r3, #1
 800e814:	005b      	lsls	r3, r3, #1
 800e816:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e81a:	d808      	bhi.n	800e82e <USBD_GetString+0x3e>
 800e81c:	6938      	ldr	r0, [r7, #16]
 800e81e:	f000 f839 	bl	800e894 <USBD_GetLen>
 800e822:	4603      	mov	r3, r0
 800e824:	3301      	adds	r3, #1
 800e826:	b29b      	uxth	r3, r3
 800e828:	005b      	lsls	r3, r3, #1
 800e82a:	b29a      	uxth	r2, r3
 800e82c:	e001      	b.n	800e832 <USBD_GetString+0x42>
 800e82e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e836:	7dfb      	ldrb	r3, [r7, #23]
 800e838:	68ba      	ldr	r2, [r7, #8]
 800e83a:	4413      	add	r3, r2
 800e83c:	687a      	ldr	r2, [r7, #4]
 800e83e:	7812      	ldrb	r2, [r2, #0]
 800e840:	701a      	strb	r2, [r3, #0]
  idx++;
 800e842:	7dfb      	ldrb	r3, [r7, #23]
 800e844:	3301      	adds	r3, #1
 800e846:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e848:	7dfb      	ldrb	r3, [r7, #23]
 800e84a:	68ba      	ldr	r2, [r7, #8]
 800e84c:	4413      	add	r3, r2
 800e84e:	2203      	movs	r2, #3
 800e850:	701a      	strb	r2, [r3, #0]
  idx++;
 800e852:	7dfb      	ldrb	r3, [r7, #23]
 800e854:	3301      	adds	r3, #1
 800e856:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e858:	e013      	b.n	800e882 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e85a:	7dfb      	ldrb	r3, [r7, #23]
 800e85c:	68ba      	ldr	r2, [r7, #8]
 800e85e:	4413      	add	r3, r2
 800e860:	693a      	ldr	r2, [r7, #16]
 800e862:	7812      	ldrb	r2, [r2, #0]
 800e864:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e866:	693b      	ldr	r3, [r7, #16]
 800e868:	3301      	adds	r3, #1
 800e86a:	613b      	str	r3, [r7, #16]
    idx++;
 800e86c:	7dfb      	ldrb	r3, [r7, #23]
 800e86e:	3301      	adds	r3, #1
 800e870:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e872:	7dfb      	ldrb	r3, [r7, #23]
 800e874:	68ba      	ldr	r2, [r7, #8]
 800e876:	4413      	add	r3, r2
 800e878:	2200      	movs	r2, #0
 800e87a:	701a      	strb	r2, [r3, #0]
    idx++;
 800e87c:	7dfb      	ldrb	r3, [r7, #23]
 800e87e:	3301      	adds	r3, #1
 800e880:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e882:	693b      	ldr	r3, [r7, #16]
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	2b00      	cmp	r3, #0
 800e888:	d1e7      	bne.n	800e85a <USBD_GetString+0x6a>
 800e88a:	e000      	b.n	800e88e <USBD_GetString+0x9e>
    return;
 800e88c:	bf00      	nop
  }
}
 800e88e:	3718      	adds	r7, #24
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}

0800e894 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e894:	b480      	push	{r7}
 800e896:	b085      	sub	sp, #20
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e89c:	2300      	movs	r3, #0
 800e89e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e8a4:	e005      	b.n	800e8b2 <USBD_GetLen+0x1e>
  {
    len++;
 800e8a6:	7bfb      	ldrb	r3, [r7, #15]
 800e8a8:	3301      	adds	r3, #1
 800e8aa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e8b2:	68bb      	ldr	r3, [r7, #8]
 800e8b4:	781b      	ldrb	r3, [r3, #0]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d1f5      	bne.n	800e8a6 <USBD_GetLen+0x12>
  }

  return len;
 800e8ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8bc:	4618      	mov	r0, r3
 800e8be:	3714      	adds	r7, #20
 800e8c0:	46bd      	mov	sp, r7
 800e8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c6:	4770      	bx	lr

0800e8c8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b084      	sub	sp, #16
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	60b9      	str	r1, [r7, #8]
 800e8d2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	2202      	movs	r2, #2
 800e8d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	687a      	ldr	r2, [r7, #4]
 800e8e0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	687a      	ldr	r2, [r7, #4]
 800e8e6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	68ba      	ldr	r2, [r7, #8]
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	68f8      	ldr	r0, [r7, #12]
 800e8f0:	f001 fe21 	bl	8010536 <USBD_LL_Transmit>

  return USBD_OK;
 800e8f4:	2300      	movs	r3, #0
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	3710      	adds	r7, #16
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bd80      	pop	{r7, pc}

0800e8fe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e8fe:	b580      	push	{r7, lr}
 800e900:	b084      	sub	sp, #16
 800e902:	af00      	add	r7, sp, #0
 800e904:	60f8      	str	r0, [r7, #12]
 800e906:	60b9      	str	r1, [r7, #8]
 800e908:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	68ba      	ldr	r2, [r7, #8]
 800e90e:	2100      	movs	r1, #0
 800e910:	68f8      	ldr	r0, [r7, #12]
 800e912:	f001 fe10 	bl	8010536 <USBD_LL_Transmit>

  return USBD_OK;
 800e916:	2300      	movs	r3, #0
}
 800e918:	4618      	mov	r0, r3
 800e91a:	3710      	adds	r7, #16
 800e91c:	46bd      	mov	sp, r7
 800e91e:	bd80      	pop	{r7, pc}

0800e920 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b084      	sub	sp, #16
 800e924:	af00      	add	r7, sp, #0
 800e926:	60f8      	str	r0, [r7, #12]
 800e928:	60b9      	str	r1, [r7, #8]
 800e92a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	68ba      	ldr	r2, [r7, #8]
 800e930:	2100      	movs	r1, #0
 800e932:	68f8      	ldr	r0, [r7, #12]
 800e934:	f001 fe20 	bl	8010578 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e938:	2300      	movs	r3, #0
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	3710      	adds	r7, #16
 800e93e:	46bd      	mov	sp, r7
 800e940:	bd80      	pop	{r7, pc}

0800e942 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e942:	b580      	push	{r7, lr}
 800e944:	b082      	sub	sp, #8
 800e946:	af00      	add	r7, sp, #0
 800e948:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	2204      	movs	r2, #4
 800e94e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e952:	2300      	movs	r3, #0
 800e954:	2200      	movs	r2, #0
 800e956:	2100      	movs	r1, #0
 800e958:	6878      	ldr	r0, [r7, #4]
 800e95a:	f001 fdec 	bl	8010536 <USBD_LL_Transmit>

  return USBD_OK;
 800e95e:	2300      	movs	r3, #0
}
 800e960:	4618      	mov	r0, r3
 800e962:	3708      	adds	r7, #8
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}

0800e968 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b082      	sub	sp, #8
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	2205      	movs	r2, #5
 800e974:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e978:	2300      	movs	r3, #0
 800e97a:	2200      	movs	r2, #0
 800e97c:	2100      	movs	r1, #0
 800e97e:	6878      	ldr	r0, [r7, #4]
 800e980:	f001 fdfa 	bl	8010578 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e984:	2300      	movs	r3, #0
}
 800e986:	4618      	mov	r0, r3
 800e988:	3708      	adds	r7, #8
 800e98a:	46bd      	mov	sp, r7
 800e98c:	bd80      	pop	{r7, pc}
	...

0800e990 <adau1979_write_reg>:
  ADAU1979_SAI_DRIVE_ALL = 0xF0,
  ADAU1979_SAI_DRIVE_MASK = 0xF0
};

static HAL_StatusTypeDef adau1979_write_reg(uint8_t addr, uint8_t reg, uint8_t value)
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b086      	sub	sp, #24
 800e994:	af04      	add	r7, sp, #16
 800e996:	4603      	mov	r3, r0
 800e998:	71fb      	strb	r3, [r7, #7]
 800e99a:	460b      	mov	r3, r1
 800e99c:	71bb      	strb	r3, [r7, #6]
 800e99e:	4613      	mov	r3, r2
 800e9a0:	717b      	strb	r3, [r7, #5]
  return HAL_I2C_Mem_Write(&hi2c1,
 800e9a2:	79fb      	ldrb	r3, [r7, #7]
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	005b      	lsls	r3, r3, #1
 800e9a8:	b299      	uxth	r1, r3
 800e9aa:	79bb      	ldrb	r3, [r7, #6]
 800e9ac:	b29a      	uxth	r2, r3
 800e9ae:	2364      	movs	r3, #100	@ 0x64
 800e9b0:	9302      	str	r3, [sp, #8]
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	9301      	str	r3, [sp, #4]
 800e9b6:	1d7b      	adds	r3, r7, #5
 800e9b8:	9300      	str	r3, [sp, #0]
 800e9ba:	2301      	movs	r3, #1
 800e9bc:	4803      	ldr	r0, [pc, #12]	@ (800e9cc <adau1979_write_reg+0x3c>)
 800e9be:	f7f5 f917 	bl	8003bf0 <HAL_I2C_Mem_Write>
 800e9c2:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &value,
                           1U,
                           100U);
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	3708      	adds	r7, #8
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bd80      	pop	{r7, pc}
 800e9cc:	240081dc 	.word	0x240081dc

0800e9d0 <adau1979_read_reg>:

static HAL_StatusTypeDef adau1979_read_reg(uint8_t addr, uint8_t reg, uint8_t *value)
{
 800e9d0:	b580      	push	{r7, lr}
 800e9d2:	b086      	sub	sp, #24
 800e9d4:	af04      	add	r7, sp, #16
 800e9d6:	4603      	mov	r3, r0
 800e9d8:	603a      	str	r2, [r7, #0]
 800e9da:	71fb      	strb	r3, [r7, #7]
 800e9dc:	460b      	mov	r3, r1
 800e9de:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Read(&hi2c1,
 800e9e0:	79fb      	ldrb	r3, [r7, #7]
 800e9e2:	b29b      	uxth	r3, r3
 800e9e4:	005b      	lsls	r3, r3, #1
 800e9e6:	b299      	uxth	r1, r3
 800e9e8:	79bb      	ldrb	r3, [r7, #6]
 800e9ea:	b29a      	uxth	r2, r3
 800e9ec:	2364      	movs	r3, #100	@ 0x64
 800e9ee:	9302      	str	r3, [sp, #8]
 800e9f0:	2301      	movs	r3, #1
 800e9f2:	9301      	str	r3, [sp, #4]
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	9300      	str	r3, [sp, #0]
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	4804      	ldr	r0, [pc, #16]	@ (800ea0c <adau1979_read_reg+0x3c>)
 800e9fc:	f7f5 fa0c 	bl	8003e18 <HAL_I2C_Mem_Read>
 800ea00:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          value,
                          1U,
                          100U);
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3708      	adds	r7, #8
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}
 800ea0a:	bf00      	nop
 800ea0c:	240081dc 	.word	0x240081dc

0800ea10 <adau1979_write_verify>:

static bool adau1979_write_verify(uint8_t addr, uint8_t reg, uint8_t value, uint8_t mask)
{
 800ea10:	b590      	push	{r4, r7, lr}
 800ea12:	b085      	sub	sp, #20
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	4604      	mov	r4, r0
 800ea18:	4608      	mov	r0, r1
 800ea1a:	4611      	mov	r1, r2
 800ea1c:	461a      	mov	r2, r3
 800ea1e:	4623      	mov	r3, r4
 800ea20:	71fb      	strb	r3, [r7, #7]
 800ea22:	4603      	mov	r3, r0
 800ea24:	71bb      	strb	r3, [r7, #6]
 800ea26:	460b      	mov	r3, r1
 800ea28:	717b      	strb	r3, [r7, #5]
 800ea2a:	4613      	mov	r3, r2
 800ea2c:	713b      	strb	r3, [r7, #4]
  uint8_t readback = 0;
 800ea2e:	2300      	movs	r3, #0
 800ea30:	73fb      	strb	r3, [r7, #15]

  if (adau1979_write_reg(addr, reg, value) != HAL_OK)
 800ea32:	797a      	ldrb	r2, [r7, #5]
 800ea34:	79b9      	ldrb	r1, [r7, #6]
 800ea36:	79fb      	ldrb	r3, [r7, #7]
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f7ff ffa9 	bl	800e990 <adau1979_write_reg>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d001      	beq.n	800ea48 <adau1979_write_verify+0x38>
  {
    return false;
 800ea44:	2300      	movs	r3, #0
 800ea46:	e017      	b.n	800ea78 <adau1979_write_verify+0x68>
  }

  if (adau1979_read_reg(addr, reg, &readback) != HAL_OK)
 800ea48:	f107 020f 	add.w	r2, r7, #15
 800ea4c:	79b9      	ldrb	r1, [r7, #6]
 800ea4e:	79fb      	ldrb	r3, [r7, #7]
 800ea50:	4618      	mov	r0, r3
 800ea52:	f7ff ffbd 	bl	800e9d0 <adau1979_read_reg>
 800ea56:	4603      	mov	r3, r0
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d001      	beq.n	800ea60 <adau1979_write_verify+0x50>
  {
    return false;
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	e00b      	b.n	800ea78 <adau1979_write_verify+0x68>
  }

  return (uint8_t)(readback & mask) == (uint8_t)(value & mask);
 800ea60:	7bfa      	ldrb	r2, [r7, #15]
 800ea62:	797b      	ldrb	r3, [r7, #5]
 800ea64:	4053      	eors	r3, r2
 800ea66:	b2da      	uxtb	r2, r3
 800ea68:	793b      	ldrb	r3, [r7, #4]
 800ea6a:	4013      	ands	r3, r2
 800ea6c:	b2db      	uxtb	r3, r3
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	bf0c      	ite	eq
 800ea72:	2301      	moveq	r3, #1
 800ea74:	2300      	movne	r3, #0
 800ea76:	b2db      	uxtb	r3, r3
}
 800ea78:	4618      	mov	r0, r3
 800ea7a:	3714      	adds	r7, #20
 800ea7c:	46bd      	mov	sp, r7
 800ea7e:	bd90      	pop	{r4, r7, pc}

0800ea80 <adau1979_is_present>:

static bool adau1979_is_present(uint8_t addr)
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b082      	sub	sp, #8
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	4603      	mov	r3, r0
 800ea88:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(addr << 1), 3U, 100U) == HAL_OK;
 800ea8a:	79fb      	ldrb	r3, [r7, #7]
 800ea8c:	b29b      	uxth	r3, r3
 800ea8e:	005b      	lsls	r3, r3, #1
 800ea90:	b299      	uxth	r1, r3
 800ea92:	2364      	movs	r3, #100	@ 0x64
 800ea94:	2203      	movs	r2, #3
 800ea96:	4806      	ldr	r0, [pc, #24]	@ (800eab0 <adau1979_is_present+0x30>)
 800ea98:	f7f5 fad8 	bl	800404c <HAL_I2C_IsDeviceReady>
 800ea9c:	4603      	mov	r3, r0
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	bf0c      	ite	eq
 800eaa2:	2301      	moveq	r3, #1
 800eaa4:	2300      	movne	r3, #0
 800eaa6:	b2db      	uxtb	r3, r3
}
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	3708      	adds	r7, #8
 800eaac:	46bd      	mov	sp, r7
 800eaae:	bd80      	pop	{r7, pc}
 800eab0:	240081dc 	.word	0x240081dc

0800eab4 <adau1979_init>:

void adau1979_init(uint8_t addr, uint8_t first_slot)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b084      	sub	sp, #16
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	4603      	mov	r3, r0
 800eabc:	460a      	mov	r2, r1
 800eabe:	71fb      	strb	r3, [r7, #7]
 800eac0:	4613      	mov	r3, r2
 800eac2:	71bb      	strb	r3, [r7, #6]
  /* Slot mapping values follow the datasheet slot numbering:
   * code 0 -> slot 1, code 7 -> slot 8 in TDM8 mode.
   */
  uint8_t slot0 = (uint8_t)(first_slot + 0U);
 800eac4:	79bb      	ldrb	r3, [r7, #6]
 800eac6:	73fb      	strb	r3, [r7, #15]
  uint8_t slot1 = (uint8_t)(first_slot + 1U);
 800eac8:	79bb      	ldrb	r3, [r7, #6]
 800eaca:	3301      	adds	r3, #1
 800eacc:	73bb      	strb	r3, [r7, #14]
  uint8_t slot2 = (uint8_t)(first_slot + 2U);
 800eace:	79bb      	ldrb	r3, [r7, #6]
 800ead0:	3302      	adds	r3, #2
 800ead2:	737b      	strb	r3, [r7, #13]
  uint8_t slot3 = (uint8_t)(first_slot + 3U);
 800ead4:	79bb      	ldrb	r3, [r7, #6]
 800ead6:	3303      	adds	r3, #3
 800ead8:	733b      	strb	r3, [r7, #12]
  uint8_t cmap12 = (uint8_t)((slot1 << 4) | slot0);
 800eada:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eade:	011b      	lsls	r3, r3, #4
 800eae0:	b25a      	sxtb	r2, r3
 800eae2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eae6:	4313      	orrs	r3, r2
 800eae8:	b25b      	sxtb	r3, r3
 800eaea:	72fb      	strb	r3, [r7, #11]
  uint8_t cmap34 = (uint8_t)((slot3 << 4) | slot2);
 800eaec:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800eaf0:	011b      	lsls	r3, r3, #4
 800eaf2:	b25a      	sxtb	r2, r3
 800eaf4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800eaf8:	4313      	orrs	r3, r2
 800eafa:	b25b      	sxtb	r3, r3
 800eafc:	72bb      	strb	r3, [r7, #10]

  if (!adau1979_is_present(addr))
 800eafe:	79fb      	ldrb	r3, [r7, #7]
 800eb00:	4618      	mov	r0, r3
 800eb02:	f7ff ffbd 	bl	800ea80 <adau1979_is_present>
 800eb06:	4603      	mov	r3, r0
 800eb08:	f083 0301 	eor.w	r3, r3, #1
 800eb0c:	b2db      	uxtb	r3, r3
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d13c      	bne.n	800eb8c <adau1979_init+0xd8>
  {
    return;
  }

  /* Reset the ADC core. */
  (void)adau1979_write_reg(addr, ADAU1979_REG_M_POWER, ADAU1979_M_POWER_SOFT_RESET);
 800eb12:	79fb      	ldrb	r3, [r7, #7]
 800eb14:	2280      	movs	r2, #128	@ 0x80
 800eb16:	2100      	movs	r1, #0
 800eb18:	4618      	mov	r0, r3
 800eb1a:	f7ff ff39 	bl	800e990 <adau1979_write_reg>
  HAL_Delay(2);
 800eb1e:	2002      	movs	r0, #2
 800eb20:	f7f1 fe5e 	bl	80007e0 <HAL_Delay>

  /* Configure PLL for 256 x FS in slave mode (BCLK/LRCLK provided externally). */
  (void)adau1979_write_verify(addr,
 800eb24:	79f8      	ldrb	r0, [r7, #7]
 800eb26:	237f      	movs	r3, #127	@ 0x7f
 800eb28:	2241      	movs	r2, #65	@ 0x41
 800eb2a:	2101      	movs	r1, #1
 800eb2c:	f7ff ff70 	bl	800ea10 <adau1979_write_verify>
                              ADAU1979_REG_PLL_CONTROL,
                              ADAU1979_PLL_CONTROL_256FS,
                              ADAU1979_PLL_CONTROL_MASK);

  /* Enable ADC channels and SAI block. */
  (void)adau1979_write_verify(addr,
 800eb30:	79f8      	ldrb	r0, [r7, #7]
 800eb32:	233f      	movs	r3, #63	@ 0x3f
 800eb34:	223f      	movs	r2, #63	@ 0x3f
 800eb36:	2104      	movs	r1, #4
 800eb38:	f7ff ff6a 	bl	800ea10 <adau1979_write_verify>
                              ADAU1979_REG_BLOCK_POWER_SAI,
                              ADAU1979_BLOCK_POWER_ENABLE,
                              ADAU1979_BLOCK_POWER_MASK);

  /* SAI: TDM8, 48 kHz, left-justified 24-bit data in 32-bit slots. */
  (void)adau1979_write_verify(addr,
 800eb3c:	79f8      	ldrb	r0, [r7, #7]
 800eb3e:	237a      	movs	r3, #122	@ 0x7a
 800eb40:	225a      	movs	r2, #90	@ 0x5a
 800eb42:	2105      	movs	r1, #5
 800eb44:	f7ff ff64 	bl	800ea10 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CTRL0,
                              (uint8_t)(ADAU1979_SAI_CTRL0_LJ | ADAU1979_SAI_CTRL0_TDM8 | ADAU1979_SAI_CTRL0_FS_48K),
                              ADAU1979_SAI_CTRL0_MASK);
  (void)adau1979_write_verify(addr,
 800eb48:	79f8      	ldrb	r0, [r7, #7]
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	2200      	movs	r2, #0
 800eb4e:	2106      	movs	r1, #6
 800eb50:	f7ff ff5e 	bl	800ea10 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CTRL1,
                              ADAU1979_SAI_CTRL1_32BIT_24DATA,
                              ADAU1979_SAI_CTRL1_MASK);

  /* Channel-to-slot map: slots are 0..7 for TDM8 (slot code 0 is first slot). */
  (void)adau1979_write_verify(addr,
 800eb54:	7afa      	ldrb	r2, [r7, #11]
 800eb56:	79f8      	ldrb	r0, [r7, #7]
 800eb58:	23ff      	movs	r3, #255	@ 0xff
 800eb5a:	2107      	movs	r1, #7
 800eb5c:	f7ff ff58 	bl	800ea10 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CMAP12,
                              cmap12,
                              0xFF);
  (void)adau1979_write_verify(addr,
 800eb60:	7aba      	ldrb	r2, [r7, #10]
 800eb62:	79f8      	ldrb	r0, [r7, #7]
 800eb64:	23ff      	movs	r3, #255	@ 0xff
 800eb66:	2108      	movs	r1, #8
 800eb68:	f7ff ff52 	bl	800ea10 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CMAP34,
                              cmap34,
                              0xFF);

  /* Drive all SAI output pins, disable overtemp shutdown output tri-state. */
  (void)adau1979_write_verify(addr,
 800eb6c:	79f8      	ldrb	r0, [r7, #7]
 800eb6e:	23f0      	movs	r3, #240	@ 0xf0
 800eb70:	22f0      	movs	r2, #240	@ 0xf0
 800eb72:	2109      	movs	r1, #9
 800eb74:	f7ff ff4c 	bl	800ea10 <adau1979_write_verify>
                              ADAU1979_REG_SAI_OVERTEMP,
                              ADAU1979_SAI_DRIVE_ALL,
                              ADAU1979_SAI_DRIVE_MASK);

  HAL_Delay(10);
 800eb78:	200a      	movs	r0, #10
 800eb7a:	f7f1 fe31 	bl	80007e0 <HAL_Delay>

  /* Power up the ADC. */
  (void)adau1979_write_verify(addr, ADAU1979_REG_M_POWER, ADAU1979_M_POWER_POWER_UP, ADAU1979_M_POWER_POWER_UP);
 800eb7e:	79f8      	ldrb	r0, [r7, #7]
 800eb80:	2301      	movs	r3, #1
 800eb82:	2201      	movs	r2, #1
 800eb84:	2100      	movs	r1, #0
 800eb86:	f7ff ff43 	bl	800ea10 <adau1979_write_verify>
 800eb8a:	e000      	b.n	800eb8e <adau1979_init+0xda>
    return;
 800eb8c:	bf00      	nop
}
 800eb8e:	3710      	adds	r7, #16
 800eb90:	46bd      	mov	sp, r7
 800eb92:	bd80      	pop	{r7, pc}

0800eb94 <adau1979_init_all>:

void adau1979_init_all(void)
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	af00      	add	r7, sp, #0
  adau1979_init(ADAU1979_ADDR_0, 0U);
 800eb98:	2100      	movs	r1, #0
 800eb9a:	2011      	movs	r0, #17
 800eb9c:	f7ff ff8a 	bl	800eab4 <adau1979_init>
  adau1979_init(ADAU1979_ADDR_1, 4U);
 800eba0:	2104      	movs	r1, #4
 800eba2:	2031      	movs	r0, #49	@ 0x31
 800eba4:	f7ff ff86 	bl	800eab4 <adau1979_init>
}
 800eba8:	bf00      	nop
 800ebaa:	bd80      	pop	{r7, pc}

0800ebac <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b082      	sub	sp, #8
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 800ebb4:	4a0c      	ldr	r2, [pc, #48]	@ (800ebe8 <AudioIn_Init+0x3c>)
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 800ebba:	4b0c      	ldr	r3, [pc, #48]	@ (800ebec <AudioIn_Init+0x40>)
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 800ebc0:	4b0b      	ldr	r3, [pc, #44]	@ (800ebf0 <AudioIn_Init+0x44>)
 800ebc2:	2200      	movs	r2, #0
 800ebc4:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 800ebc6:	4b0b      	ldr	r3, [pc, #44]	@ (800ebf4 <AudioIn_Init+0x48>)
 800ebc8:	2200      	movs	r2, #0
 800ebca:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 800ebcc:	4b0a      	ldr	r3, [pc, #40]	@ (800ebf8 <AudioIn_Init+0x4c>)
 800ebce:	2200      	movs	r2, #0
 800ebd0:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 800ebd2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800ebd6:	2100      	movs	r1, #0
 800ebd8:	4808      	ldr	r0, [pc, #32]	@ (800ebfc <AudioIn_Init+0x50>)
 800ebda:	f001 fea5 	bl	8010928 <memset>
}
 800ebde:	bf00      	nop
 800ebe0:	3708      	adds	r7, #8
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	bd80      	pop	{r7, pc}
 800ebe6:	bf00      	nop
 800ebe8:	240041c0 	.word	0x240041c0
 800ebec:	240041b0 	.word	0x240041b0
 800ebf0:	240041b4 	.word	0x240041b4
 800ebf4:	240041b8 	.word	0x240041b8
 800ebf8:	240041bc 	.word	0x240041bc
 800ebfc:	240001b0 	.word	0x240001b0

0800ec00 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 800ec00:	b480      	push	{r7}
 800ec02:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800ec04:	4b0a      	ldr	r3, [pc, #40]	@ (800ec30 <AudioIn_ProcessHalf+0x30>)
 800ec06:	681b      	ldr	r3, [r3, #0]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d00b      	beq.n	800ec24 <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 800ec0c:	4b09      	ldr	r3, [pc, #36]	@ (800ec34 <AudioIn_ProcessHalf+0x34>)
 800ec0e:	2200      	movs	r2, #0
 800ec10:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800ec12:	4b09      	ldr	r3, [pc, #36]	@ (800ec38 <AudioIn_ProcessHalf+0x38>)
 800ec14:	2201      	movs	r2, #1
 800ec16:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 800ec18:	4b08      	ldr	r3, [pc, #32]	@ (800ec3c <AudioIn_ProcessHalf+0x3c>)
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	3301      	adds	r3, #1
 800ec1e:	4a07      	ldr	r2, [pc, #28]	@ (800ec3c <AudioIn_ProcessHalf+0x3c>)
 800ec20:	6013      	str	r3, [r2, #0]
 800ec22:	e000      	b.n	800ec26 <AudioIn_ProcessHalf+0x26>
    return;
 800ec24:	bf00      	nop
}
 800ec26:	46bd      	mov	sp, r7
 800ec28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2c:	4770      	bx	lr
 800ec2e:	bf00      	nop
 800ec30:	240041c0 	.word	0x240041c0
 800ec34:	240041b8 	.word	0x240041b8
 800ec38:	240041bc 	.word	0x240041bc
 800ec3c:	240041b0 	.word	0x240041b0

0800ec40 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 800ec40:	b480      	push	{r7}
 800ec42:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800ec44:	4b0a      	ldr	r3, [pc, #40]	@ (800ec70 <AudioIn_ProcessFull+0x30>)
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d00b      	beq.n	800ec64 <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 800ec4c:	4b09      	ldr	r3, [pc, #36]	@ (800ec74 <AudioIn_ProcessFull+0x34>)
 800ec4e:	2201      	movs	r2, #1
 800ec50:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800ec52:	4b09      	ldr	r3, [pc, #36]	@ (800ec78 <AudioIn_ProcessFull+0x38>)
 800ec54:	2201      	movs	r2, #1
 800ec56:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 800ec58:	4b08      	ldr	r3, [pc, #32]	@ (800ec7c <AudioIn_ProcessFull+0x3c>)
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	3301      	adds	r3, #1
 800ec5e:	4a07      	ldr	r2, [pc, #28]	@ (800ec7c <AudioIn_ProcessFull+0x3c>)
 800ec60:	6013      	str	r3, [r2, #0]
 800ec62:	e000      	b.n	800ec66 <AudioIn_ProcessFull+0x26>
    return;
 800ec64:	bf00      	nop
}
 800ec66:	46bd      	mov	sp, r7
 800ec68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6c:	4770      	bx	lr
 800ec6e:	bf00      	nop
 800ec70:	240041c0 	.word	0x240041c0
 800ec74:	240041b8 	.word	0x240041b8
 800ec78:	240041bc 	.word	0x240041bc
 800ec7c:	240041b4 	.word	0x240041b4

0800ec80 <AudioIn_DebugDump>:

void AudioIn_DebugDump(void)
{
 800ec80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec82:	b0c5      	sub	sp, #276	@ 0x114
 800ec84:	af08      	add	r7, sp, #32
  char buf[200];

  const char *header = "\r\n--- TDM8 RX DUMP ---\r\n";
 800ec86:	4b51      	ldr	r3, [pc, #324]	@ (800edcc <AudioIn_DebugDump+0x14c>)
 800ec88:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800ec8c:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 800ec90:	f7f1 fb26 	bl	80002e0 <strlen>
 800ec94:	4603      	mov	r3, r0
 800ec96:	b29a      	uxth	r2, r3
 800ec98:	2364      	movs	r3, #100	@ 0x64
 800ec9a:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800ec9e:	484c      	ldr	r0, [pc, #304]	@ (800edd0 <AudioIn_DebugDump+0x150>)
 800eca0:	f7fb fdf8 	bl	800a894 <HAL_UART_Transmit>

  const int32_t *block = AudioIn_GetLatestBlock();
 800eca4:	f000 f8a4 	bl	800edf0 <AudioIn_GetLatestBlock>
 800eca8:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if (block == NULL)
 800ecac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d10f      	bne.n	800ecd4 <AudioIn_DebugDump+0x54>
  {
    const char *no_data = "No completed RX block available.\r\n";
 800ecb4:	4b47      	ldr	r3, [pc, #284]	@ (800edd4 <AudioIn_DebugDump+0x154>)
 800ecb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_UART_Transmit(&huart1, (uint8_t *)no_data, (uint16_t)strlen(no_data), 100);
 800ecba:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800ecbe:	f7f1 fb0f 	bl	80002e0 <strlen>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	b29a      	uxth	r2, r3
 800ecc6:	2364      	movs	r3, #100	@ 0x64
 800ecc8:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 800eccc:	4840      	ldr	r0, [pc, #256]	@ (800edd0 <AudioIn_DebugDump+0x150>)
 800ecce:	f7fb fde1 	bl	800a894 <HAL_UART_Transmit>
 800ecd2:	e077      	b.n	800edc4 <AudioIn_DebugDump+0x144>
    return;
  }

  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ecda:	e06f      	b.n	800edbc <AudioIn_DebugDump+0x13c>
  {
    uint32_t idx = frame * AUDIO_IN_WORDS_PER_FRAME;
 800ecdc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800ece0:	00db      	lsls	r3, r3, #3
 800ece2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    snprintf(buf, sizeof(buf),
             "F%02lu: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             (unsigned long)frame,
             (unsigned long)block[idx + 0],
 800ece6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ecea:	009b      	lsls	r3, r3, #2
 800ecec:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ecf0:	4413      	add	r3, r2
 800ecf2:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ecf4:	4619      	mov	r1, r3
             (unsigned long)block[idx + 1],
 800ecf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ecfa:	3301      	adds	r3, #1
 800ecfc:	009b      	lsls	r3, r3, #2
 800ecfe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed02:	4413      	add	r3, r2
 800ed04:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ed06:	461c      	mov	r4, r3
             (unsigned long)block[idx + 2],
 800ed08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed0c:	3302      	adds	r3, #2
 800ed0e:	009b      	lsls	r3, r3, #2
 800ed10:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed14:	4413      	add	r3, r2
 800ed16:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ed18:	461d      	mov	r5, r3
             (unsigned long)block[idx + 3],
 800ed1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed1e:	3303      	adds	r3, #3
 800ed20:	009b      	lsls	r3, r3, #2
 800ed22:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed26:	4413      	add	r3, r2
 800ed28:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ed2a:	461e      	mov	r6, r3
             (unsigned long)block[idx + 4],
 800ed2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed30:	3304      	adds	r3, #4
 800ed32:	009b      	lsls	r3, r3, #2
 800ed34:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed38:	4413      	add	r3, r2
 800ed3a:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ed3c:	60fb      	str	r3, [r7, #12]
             (unsigned long)block[idx + 5],
 800ed3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed42:	3305      	adds	r3, #5
 800ed44:	009b      	lsls	r3, r3, #2
 800ed46:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed4a:	4413      	add	r3, r2
 800ed4c:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ed4e:	60bb      	str	r3, [r7, #8]
             (unsigned long)block[idx + 6],
 800ed50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed54:	3306      	adds	r3, #6
 800ed56:	009b      	lsls	r3, r3, #2
 800ed58:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed5c:	4413      	add	r3, r2
 800ed5e:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ed60:	607b      	str	r3, [r7, #4]
             (unsigned long)block[idx + 7]);
 800ed62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed66:	3307      	adds	r3, #7
 800ed68:	009b      	lsls	r3, r3, #2
 800ed6a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ed6e:	4413      	add	r3, r2
 800ed70:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800ed72:	f107 0014 	add.w	r0, r7, #20
 800ed76:	9307      	str	r3, [sp, #28]
 800ed78:	687a      	ldr	r2, [r7, #4]
 800ed7a:	9206      	str	r2, [sp, #24]
 800ed7c:	68ba      	ldr	r2, [r7, #8]
 800ed7e:	9205      	str	r2, [sp, #20]
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	9304      	str	r3, [sp, #16]
 800ed84:	9603      	str	r6, [sp, #12]
 800ed86:	9502      	str	r5, [sp, #8]
 800ed88:	9401      	str	r4, [sp, #4]
 800ed8a:	9100      	str	r1, [sp, #0]
 800ed8c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800ed90:	4a11      	ldr	r2, [pc, #68]	@ (800edd8 <AudioIn_DebugDump+0x158>)
 800ed92:	21c8      	movs	r1, #200	@ 0xc8
 800ed94:	f001 fd92 	bl	80108bc <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800ed98:	f107 0314 	add.w	r3, r7, #20
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	f7f1 fa9f 	bl	80002e0 <strlen>
 800eda2:	4603      	mov	r3, r0
 800eda4:	b29a      	uxth	r2, r3
 800eda6:	f107 0114 	add.w	r1, r7, #20
 800edaa:	2364      	movs	r3, #100	@ 0x64
 800edac:	4808      	ldr	r0, [pc, #32]	@ (800edd0 <AudioIn_DebugDump+0x150>)
 800edae:	f7fb fd71 	bl	800a894 <HAL_UART_Transmit>
  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800edb2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800edb6:	3301      	adds	r3, #1
 800edb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800edbc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800edc0:	2b07      	cmp	r3, #7
 800edc2:	d98b      	bls.n	800ecdc <AudioIn_DebugDump+0x5c>
  }
}
 800edc4:	37f4      	adds	r7, #244	@ 0xf4
 800edc6:	46bd      	mov	sp, r7
 800edc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edca:	bf00      	nop
 800edcc:	0801123c 	.word	0x0801123c
 800edd0:	24008464 	.word	0x24008464
 800edd4:	08011258 	.word	0x08011258
 800edd8:	0801127c 	.word	0x0801127c

0800eddc <AudioIn_GetBuffer>:

int32_t *AudioIn_GetBuffer(void)
{
 800eddc:	b480      	push	{r7}
 800edde:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 800ede0:	4b02      	ldr	r3, [pc, #8]	@ (800edec <AudioIn_GetBuffer+0x10>)
}
 800ede2:	4618      	mov	r0, r3
 800ede4:	46bd      	mov	sp, r7
 800ede6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edea:	4770      	bx	lr
 800edec:	240001b0 	.word	0x240001b0

0800edf0 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 800edf0:	b480      	push	{r7}
 800edf2:	b083      	sub	sp, #12
 800edf4:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 800edf6:	4b0c      	ldr	r3, [pc, #48]	@ (800ee28 <AudioIn_GetLatestBlock+0x38>)
 800edf8:	781b      	ldrb	r3, [r3, #0]
 800edfa:	b2db      	uxtb	r3, r3
 800edfc:	f083 0301 	eor.w	r3, r3, #1
 800ee00:	b2db      	uxtb	r3, r3
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d001      	beq.n	800ee0a <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 800ee06:	2300      	movs	r3, #0
 800ee08:	e007      	b.n	800ee1a <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 800ee0a:	4b08      	ldr	r3, [pc, #32]	@ (800ee2c <AudioIn_GetLatestBlock+0x3c>)
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	02db      	lsls	r3, r3, #11
 800ee10:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	009b      	lsls	r3, r3, #2
 800ee16:	4a06      	ldr	r2, [pc, #24]	@ (800ee30 <AudioIn_GetLatestBlock+0x40>)
 800ee18:	4413      	add	r3, r2
}
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	370c      	adds	r7, #12
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee24:	4770      	bx	lr
 800ee26:	bf00      	nop
 800ee28:	240041bc 	.word	0x240041bc
 800ee2c:	240041b8 	.word	0x240041b8
 800ee30:	240001b0 	.word	0x240001b0

0800ee34 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 800ee34:	b480      	push	{r7}
 800ee36:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 800ee38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	46bd      	mov	sp, r7
 800ee40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee44:	4770      	bx	lr
	...

0800ee48 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 800ee48:	b480      	push	{r7}
 800ee4a:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 800ee4c:	4b03      	ldr	r3, [pc, #12]	@ (800ee5c <AudioIn_GetHalfEvents+0x14>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
}
 800ee50:	4618      	mov	r0, r3
 800ee52:	46bd      	mov	sp, r7
 800ee54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee58:	4770      	bx	lr
 800ee5a:	bf00      	nop
 800ee5c:	240041b0 	.word	0x240041b0

0800ee60 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 800ee60:	b480      	push	{r7}
 800ee62:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 800ee64:	4b03      	ldr	r3, [pc, #12]	@ (800ee74 <AudioIn_GetFullEvents+0x14>)
 800ee66:	681b      	ldr	r3, [r3, #0]
}
 800ee68:	4618      	mov	r0, r3
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee70:	4770      	bx	lr
 800ee72:	bf00      	nop
 800ee74:	240041b4 	.word	0x240041b4

0800ee78 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b08c      	sub	sp, #48	@ 0x30
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	00db      	lsls	r3, r3, #3
 800ee86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 800ee88:	f7ff ffb2 	bl	800edf0 <AudioIn_GetLatestBlock>
 800ee8c:	6178      	str	r0, [r7, #20]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800ee8e:	2300      	movs	r3, #0
 800ee90:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ee92:	e084      	b.n	800ef9e <audio_out_fill_samples+0x126>
  {
    if (audio_test_sine_enable)
 800ee94:	4b47      	ldr	r3, [pc, #284]	@ (800efb4 <audio_out_fill_samples+0x13c>)
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d039      	beq.n	800ef10 <audio_out_fill_samples+0x98>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 800ee9c:	4b46      	ldr	r3, [pc, #280]	@ (800efb8 <audio_out_fill_samples+0x140>)
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	0c1b      	lsrs	r3, r3, #16
 800eea2:	b2db      	uxtb	r3, r3
 800eea4:	60fb      	str	r3, [r7, #12]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 800eea6:	4a45      	ldr	r2, [pc, #276]	@ (800efbc <audio_out_fill_samples+0x144>)
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800eeae:	021b      	lsls	r3, r3, #8
 800eeb0:	60bb      	str	r3, [r7, #8]

      audio_out_buffer[index + 0] = sample24;
 800eeb2:	4943      	ldr	r1, [pc, #268]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800eeb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeb6:	68ba      	ldr	r2, [r7, #8]
 800eeb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 1] = sample24;
 800eebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eebe:	3301      	adds	r3, #1
 800eec0:	493f      	ldr	r1, [pc, #252]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800eec2:	68ba      	ldr	r2, [r7, #8]
 800eec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 2] = sample24;
 800eec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeca:	3302      	adds	r3, #2
 800eecc:	493c      	ldr	r1, [pc, #240]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800eece:	68ba      	ldr	r2, [r7, #8]
 800eed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 3] = sample24;
 800eed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eed6:	3303      	adds	r3, #3
 800eed8:	4939      	ldr	r1, [pc, #228]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800eeda:	68ba      	ldr	r2, [r7, #8]
 800eedc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800eee0:	2304      	movs	r3, #4
 800eee2:	627b      	str	r3, [r7, #36]	@ 0x24
 800eee4:	e009      	b.n	800eefa <audio_out_fill_samples+0x82>
      {
        audio_out_buffer[index + slot] = 0;
 800eee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeea:	4413      	add	r3, r2
 800eeec:	4a34      	ldr	r2, [pc, #208]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800eeee:	2100      	movs	r1, #0
 800eef0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800eef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef6:	3301      	adds	r3, #1
 800eef8:	627b      	str	r3, [r7, #36]	@ 0x24
 800eefa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eefc:	2b07      	cmp	r3, #7
 800eefe:	d9f2      	bls.n	800eee6 <audio_out_fill_samples+0x6e>
      }

      audio_out_phase += audio_out_phase_inc;
 800ef00:	4b2d      	ldr	r3, [pc, #180]	@ (800efb8 <audio_out_fill_samples+0x140>)
 800ef02:	681a      	ldr	r2, [r3, #0]
 800ef04:	4b2f      	ldr	r3, [pc, #188]	@ (800efc4 <audio_out_fill_samples+0x14c>)
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	4413      	add	r3, r2
 800ef0a:	4a2b      	ldr	r2, [pc, #172]	@ (800efb8 <audio_out_fill_samples+0x140>)
 800ef0c:	6013      	str	r3, [r2, #0]
 800ef0e:	e040      	b.n	800ef92 <audio_out_fill_samples+0x11a>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 800ef10:	4b2d      	ldr	r3, [pc, #180]	@ (800efc8 <audio_out_fill_samples+0x150>)
 800ef12:	781b      	ldrb	r3, [r3, #0]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d02c      	beq.n	800ef72 <audio_out_fill_samples+0xfa>
 800ef18:	697b      	ldr	r3, [r7, #20]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d029      	beq.n	800ef72 <audio_out_fill_samples+0xfa>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 800ef1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef20:	00db      	lsls	r3, r3, #3
 800ef22:	613b      	str	r3, [r7, #16]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800ef24:	2300      	movs	r3, #0
 800ef26:	623b      	str	r3, [r7, #32]
 800ef28:	e00f      	b.n	800ef4a <audio_out_fill_samples+0xd2>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 800ef2a:	693a      	ldr	r2, [r7, #16]
 800ef2c:	6a3b      	ldr	r3, [r7, #32]
 800ef2e:	4413      	add	r3, r2
 800ef30:	009b      	lsls	r3, r3, #2
 800ef32:	697a      	ldr	r2, [r7, #20]
 800ef34:	441a      	add	r2, r3
 800ef36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef38:	6a3b      	ldr	r3, [r7, #32]
 800ef3a:	440b      	add	r3, r1
 800ef3c:	6812      	ldr	r2, [r2, #0]
 800ef3e:	4920      	ldr	r1, [pc, #128]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800ef40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800ef44:	6a3b      	ldr	r3, [r7, #32]
 800ef46:	3301      	adds	r3, #1
 800ef48:	623b      	str	r3, [r7, #32]
 800ef4a:	6a3b      	ldr	r3, [r7, #32]
 800ef4c:	2b03      	cmp	r3, #3
 800ef4e:	d9ec      	bls.n	800ef2a <audio_out_fill_samples+0xb2>
      }

      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ef50:	2304      	movs	r3, #4
 800ef52:	61fb      	str	r3, [r7, #28]
 800ef54:	e009      	b.n	800ef6a <audio_out_fill_samples+0xf2>
      {
        audio_out_buffer[index + slot] = 0;
 800ef56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef58:	69fb      	ldr	r3, [r7, #28]
 800ef5a:	4413      	add	r3, r2
 800ef5c:	4a18      	ldr	r2, [pc, #96]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800ef5e:	2100      	movs	r1, #0
 800ef60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ef64:	69fb      	ldr	r3, [r7, #28]
 800ef66:	3301      	adds	r3, #1
 800ef68:	61fb      	str	r3, [r7, #28]
 800ef6a:	69fb      	ldr	r3, [r7, #28]
 800ef6c:	2b07      	cmp	r3, #7
 800ef6e:	d9f2      	bls.n	800ef56 <audio_out_fill_samples+0xde>
    {
 800ef70:	e00f      	b.n	800ef92 <audio_out_fill_samples+0x11a>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ef72:	2300      	movs	r3, #0
 800ef74:	61bb      	str	r3, [r7, #24]
 800ef76:	e009      	b.n	800ef8c <audio_out_fill_samples+0x114>
      {
        audio_out_buffer[index + slot] = 0;
 800ef78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef7a:	69bb      	ldr	r3, [r7, #24]
 800ef7c:	4413      	add	r3, r2
 800ef7e:	4a10      	ldr	r2, [pc, #64]	@ (800efc0 <audio_out_fill_samples+0x148>)
 800ef80:	2100      	movs	r1, #0
 800ef82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ef86:	69bb      	ldr	r3, [r7, #24]
 800ef88:	3301      	adds	r3, #1
 800ef8a:	61bb      	str	r3, [r7, #24]
 800ef8c:	69bb      	ldr	r3, [r7, #24]
 800ef8e:	2b07      	cmp	r3, #7
 800ef90:	d9f2      	bls.n	800ef78 <audio_out_fill_samples+0x100>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 800ef92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef94:	3308      	adds	r3, #8
 800ef96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800ef98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef9a:	3301      	adds	r3, #1
 800ef9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	429a      	cmp	r2, r3
 800efa4:	f4ff af76 	bcc.w	800ee94 <audio_out_fill_samples+0x1c>
  }
}
 800efa8:	bf00      	nop
 800efaa:	bf00      	nop
 800efac:	3730      	adds	r7, #48	@ 0x30
 800efae:	46bd      	mov	sp, r7
 800efb0:	bd80      	pop	{r7, pc}
 800efb2:	bf00      	nop
 800efb4:	2400009e 	.word	0x2400009e
 800efb8:	240081cc 	.word	0x240081cc
 800efbc:	08011434 	.word	0x08011434
 800efc0:	240041c4 	.word	0x240041c4
 800efc4:	240081d0 	.word	0x240081d0
 800efc8:	240081d8 	.word	0x240081d8

0800efcc <AudioOut_DebugDump>:

void AudioOut_DebugDump(void)
{
 800efcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800efce:	b0b9      	sub	sp, #228	@ 0xe4
 800efd0:	af08      	add	r7, sp, #32
  char buf[160];

  const char *header = "\r\n--- TDM8 TX DUMP ---\r\n";
 800efd2:	4b3e      	ldr	r3, [pc, #248]	@ (800f0cc <AudioOut_DebugDump+0x100>)
 800efd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800efd8:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800efdc:	f7f1 f980 	bl	80002e0 <strlen>
 800efe0:	4603      	mov	r3, r0
 800efe2:	b29a      	uxth	r2, r3
 800efe4:	2364      	movs	r3, #100	@ 0x64
 800efe6:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800efea:	4839      	ldr	r0, [pc, #228]	@ (800f0d0 <AudioOut_DebugDump+0x104>)
 800efec:	f7fb fc52 	bl	800a894 <HAL_UART_Transmit>

  for (int frame = 0; frame < 8; frame++)
 800eff0:	2300      	movs	r3, #0
 800eff2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800eff6:	e05f      	b.n	800f0b8 <AudioOut_DebugDump+0xec>
  {
    int idx = frame * (int)AUDIO_OUT_WORDS_PER_FRAME;
 800eff8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800effc:	00db      	lsls	r3, r3, #3
 800effe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    snprintf(buf, sizeof(buf),
             "F%02d: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             frame,
             (unsigned long)audio_out_buffer[idx + 0],
 800f002:	4a34      	ldr	r2, [pc, #208]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f004:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f00c:	4619      	mov	r1, r3
             (unsigned long)audio_out_buffer[idx + 1],
 800f00e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f012:	3301      	adds	r3, #1
 800f014:	4a2f      	ldr	r2, [pc, #188]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f01a:	461c      	mov	r4, r3
             (unsigned long)audio_out_buffer[idx + 2],
 800f01c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f020:	3302      	adds	r3, #2
 800f022:	4a2c      	ldr	r2, [pc, #176]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f028:	461d      	mov	r5, r3
             (unsigned long)audio_out_buffer[idx + 3],
 800f02a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f02e:	3303      	adds	r3, #3
 800f030:	4a28      	ldr	r2, [pc, #160]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f036:	461e      	mov	r6, r3
             (unsigned long)audio_out_buffer[idx + 4],
 800f038:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f03c:	3304      	adds	r3, #4
 800f03e:	4a25      	ldr	r2, [pc, #148]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f044:	60fb      	str	r3, [r7, #12]
             (unsigned long)audio_out_buffer[idx + 5],
 800f046:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f04a:	3305      	adds	r3, #5
 800f04c:	4a21      	ldr	r2, [pc, #132]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f04e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f052:	60bb      	str	r3, [r7, #8]
             (unsigned long)audio_out_buffer[idx + 6],
 800f054:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f058:	3306      	adds	r3, #6
 800f05a:	4a1e      	ldr	r2, [pc, #120]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f05c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f060:	607b      	str	r3, [r7, #4]
             (unsigned long)audio_out_buffer[idx + 7]);
 800f062:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f066:	3307      	adds	r3, #7
 800f068:	4a1a      	ldr	r2, [pc, #104]	@ (800f0d4 <AudioOut_DebugDump+0x108>)
 800f06a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f06e:	f107 0014 	add.w	r0, r7, #20
 800f072:	9307      	str	r3, [sp, #28]
 800f074:	687a      	ldr	r2, [r7, #4]
 800f076:	9206      	str	r2, [sp, #24]
 800f078:	68ba      	ldr	r2, [r7, #8]
 800f07a:	9205      	str	r2, [sp, #20]
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	9304      	str	r3, [sp, #16]
 800f080:	9603      	str	r6, [sp, #12]
 800f082:	9502      	str	r5, [sp, #8]
 800f084:	9401      	str	r4, [sp, #4]
 800f086:	9100      	str	r1, [sp, #0]
 800f088:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f08c:	4a12      	ldr	r2, [pc, #72]	@ (800f0d8 <AudioOut_DebugDump+0x10c>)
 800f08e:	21a0      	movs	r1, #160	@ 0xa0
 800f090:	f001 fc14 	bl	80108bc <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800f094:	f107 0314 	add.w	r3, r7, #20
 800f098:	4618      	mov	r0, r3
 800f09a:	f7f1 f921 	bl	80002e0 <strlen>
 800f09e:	4603      	mov	r3, r0
 800f0a0:	b29a      	uxth	r2, r3
 800f0a2:	f107 0114 	add.w	r1, r7, #20
 800f0a6:	2364      	movs	r3, #100	@ 0x64
 800f0a8:	4809      	ldr	r0, [pc, #36]	@ (800f0d0 <AudioOut_DebugDump+0x104>)
 800f0aa:	f7fb fbf3 	bl	800a894 <HAL_UART_Transmit>
  for (int frame = 0; frame < 8; frame++)
 800f0ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f0b2:	3301      	adds	r3, #1
 800f0b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800f0b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f0bc:	2b07      	cmp	r3, #7
 800f0be:	dd9b      	ble.n	800eff8 <AudioOut_DebugDump+0x2c>
  }
}
 800f0c0:	bf00      	nop
 800f0c2:	bf00      	nop
 800f0c4:	37c4      	adds	r7, #196	@ 0xc4
 800f0c6:	46bd      	mov	sp, r7
 800f0c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0ca:	bf00      	nop
 800f0cc:	080112b8 	.word	0x080112b8
 800f0d0:	24008464 	.word	0x24008464
 800f0d4:	240041c4 	.word	0x240041c4
 800f0d8:	080112d4 	.word	0x080112d4

0800f0dc <AudioOut_Init>:

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 800f0dc:	b580      	push	{r7, lr}
 800f0de:	b082      	sub	sp, #8
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 800f0e4:	4a0c      	ldr	r2, [pc, #48]	@ (800f118 <AudioOut_Init+0x3c>)
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 800f0ea:	4b0c      	ldr	r3, [pc, #48]	@ (800f11c <AudioOut_Init+0x40>)
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 800f0f0:	4b0b      	ldr	r3, [pc, #44]	@ (800f120 <AudioOut_Init+0x44>)
 800f0f2:	f648 0288 	movw	r2, #34952	@ 0x8888
 800f0f6:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 800f0f8:	4b0a      	ldr	r3, [pc, #40]	@ (800f124 <AudioOut_Init+0x48>)
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 800f0fe:	4b0a      	ldr	r3, [pc, #40]	@ (800f128 <AudioOut_Init+0x4c>)
 800f100:	2200      	movs	r2, #0
 800f102:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 800f104:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800f108:	2000      	movs	r0, #0
 800f10a:	f7ff feb5 	bl	800ee78 <audio_out_fill_samples>
}
 800f10e:	bf00      	nop
 800f110:	3708      	adds	r7, #8
 800f112:	46bd      	mov	sp, r7
 800f114:	bd80      	pop	{r7, pc}
 800f116:	bf00      	nop
 800f118:	240081d4 	.word	0x240081d4
 800f11c:	240081cc 	.word	0x240081cc
 800f120:	240081d0 	.word	0x240081d0
 800f124:	240081c4 	.word	0x240081c4
 800f128:	240081c8 	.word	0x240081c8

0800f12c <AudioOut_Start>:

void AudioOut_Start(void)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 800f130:	4b07      	ldr	r3, [pc, #28]	@ (800f150 <AudioOut_Start+0x24>)
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d008      	beq.n	800f14a <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 800f138:	4b05      	ldr	r3, [pc, #20]	@ (800f150 <AudioOut_Start+0x24>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f140:	4904      	ldr	r1, [pc, #16]	@ (800f154 <AudioOut_Start+0x28>)
 800f142:	4618      	mov	r0, r3
 800f144:	f7fa feea 	bl	8009f1c <HAL_SAI_Transmit_DMA>
 800f148:	e000      	b.n	800f14c <AudioOut_Start+0x20>
    return;
 800f14a:	bf00      	nop
}
 800f14c:	bd80      	pop	{r7, pc}
 800f14e:	bf00      	nop
 800f150:	240081d4 	.word	0x240081d4
 800f154:	240041c4 	.word	0x240041c4

0800f158 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 800f15c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f160:	2000      	movs	r0, #0
 800f162:	f7ff fe89 	bl	800ee78 <audio_out_fill_samples>
  audio_out_half_events++;
 800f166:	4b03      	ldr	r3, [pc, #12]	@ (800f174 <AudioOut_ProcessHalf+0x1c>)
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	3301      	adds	r3, #1
 800f16c:	4a01      	ldr	r2, [pc, #4]	@ (800f174 <AudioOut_ProcessHalf+0x1c>)
 800f16e:	6013      	str	r3, [r2, #0]
}
 800f170:	bf00      	nop
 800f172:	bd80      	pop	{r7, pc}
 800f174:	240081c4 	.word	0x240081c4

0800f178 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 800f17c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f180:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800f184:	f7ff fe78 	bl	800ee78 <audio_out_fill_samples>
  audio_out_full_events++;
 800f188:	4b03      	ldr	r3, [pc, #12]	@ (800f198 <AudioOut_ProcessFull+0x20>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	3301      	adds	r3, #1
 800f18e:	4a02      	ldr	r2, [pc, #8]	@ (800f198 <AudioOut_ProcessFull+0x20>)
 800f190:	6013      	str	r3, [r2, #0]
}
 800f192:	bf00      	nop
 800f194:	bd80      	pop	{r7, pc}
 800f196:	bf00      	nop
 800f198:	240081c8 	.word	0x240081c8

0800f19c <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 800f19c:	b480      	push	{r7}
 800f19e:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 800f1a0:	4b03      	ldr	r3, [pc, #12]	@ (800f1b0 <AudioOut_GetHalfEvents+0x14>)
 800f1a2:	681b      	ldr	r3, [r3, #0]
}
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ac:	4770      	bx	lr
 800f1ae:	bf00      	nop
 800f1b0:	240081c4 	.word	0x240081c4

0800f1b4 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 800f1b4:	b480      	push	{r7}
 800f1b6:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 800f1b8:	4b03      	ldr	r3, [pc, #12]	@ (800f1c8 <AudioOut_GetFullEvents+0x14>)
 800f1ba:	681b      	ldr	r3, [r3, #0]
}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	46bd      	mov	sp, r7
 800f1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c4:	4770      	bx	lr
 800f1c6:	bf00      	nop
 800f1c8:	240081c8 	.word	0x240081c8

0800f1cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800f1cc:	b580      	push	{r7, lr}
 800f1ce:	b082      	sub	sp, #8
 800f1d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800f1d2:	4b11      	ldr	r3, [pc, #68]	@ (800f218 <MX_DMA_Init+0x4c>)
 800f1d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f1d8:	4a0f      	ldr	r2, [pc, #60]	@ (800f218 <MX_DMA_Init+0x4c>)
 800f1da:	f043 0301 	orr.w	r3, r3, #1
 800f1de:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800f1e2:	4b0d      	ldr	r3, [pc, #52]	@ (800f218 <MX_DMA_Init+0x4c>)
 800f1e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f1e8:	f003 0301 	and.w	r3, r3, #1
 800f1ec:	607b      	str	r3, [r7, #4]
 800f1ee:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800f1f0:	2200      	movs	r2, #0
 800f1f2:	2100      	movs	r1, #0
 800f1f4:	200b      	movs	r0, #11
 800f1f6:	f7f1 fbfe 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800f1fa:	200b      	movs	r0, #11
 800f1fc:	f7f1 fc15 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800f200:	2200      	movs	r2, #0
 800f202:	2100      	movs	r1, #0
 800f204:	200c      	movs	r0, #12
 800f206:	f7f1 fbf6 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800f20a:	200c      	movs	r0, #12
 800f20c:	f7f1 fc0d 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 800f210:	bf00      	nop
 800f212:	3708      	adds	r7, #8
 800f214:	46bd      	mov	sp, r7
 800f216:	bd80      	pop	{r7, pc}
 800f218:	58024400 	.word	0x58024400

0800f21c <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b08a      	sub	sp, #40	@ 0x28
 800f220:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f222:	f107 0314 	add.w	r3, r7, #20
 800f226:	2200      	movs	r2, #0
 800f228:	601a      	str	r2, [r3, #0]
 800f22a:	605a      	str	r2, [r3, #4]
 800f22c:	609a      	str	r2, [r3, #8]
 800f22e:	60da      	str	r2, [r3, #12]
 800f230:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800f232:	4b29      	ldr	r3, [pc, #164]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f238:	4a27      	ldr	r2, [pc, #156]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f23a:	f043 0310 	orr.w	r3, r3, #16
 800f23e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f242:	4b25      	ldr	r3, [pc, #148]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f244:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f248:	f003 0310 	and.w	r3, r3, #16
 800f24c:	613b      	str	r3, [r7, #16]
 800f24e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800f250:	4b21      	ldr	r3, [pc, #132]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f252:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f256:	4a20      	ldr	r2, [pc, #128]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f25c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f260:	4b1d      	ldr	r3, [pc, #116]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f26a:	60fb      	str	r3, [r7, #12]
 800f26c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800f26e:	4b1a      	ldr	r3, [pc, #104]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f274:	4a18      	ldr	r2, [pc, #96]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f276:	f043 0301 	orr.w	r3, r3, #1
 800f27a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f27e:	4b16      	ldr	r3, [pc, #88]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f284:	f003 0301 	and.w	r3, r3, #1
 800f288:	60bb      	str	r3, [r7, #8]
 800f28a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800f28c:	4b12      	ldr	r3, [pc, #72]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f28e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f292:	4a11      	ldr	r2, [pc, #68]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f294:	f043 0302 	orr.w	r3, r3, #2
 800f298:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f29c:	4b0e      	ldr	r3, [pc, #56]	@ (800f2d8 <MX_GPIO_Init+0xbc>)
 800f29e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f2a2:	f003 0302 	and.w	r3, r3, #2
 800f2a6:	607b      	str	r3, [r7, #4]
 800f2a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	2180      	movs	r1, #128	@ 0x80
 800f2ae:	480b      	ldr	r0, [pc, #44]	@ (800f2dc <MX_GPIO_Init+0xc0>)
 800f2b0:	f7f4 fbce 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 800f2b4:	2380      	movs	r3, #128	@ 0x80
 800f2b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f2bc:	2300      	movs	r3, #0
 800f2be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 800f2c4:	f107 0314 	add.w	r3, r7, #20
 800f2c8:	4619      	mov	r1, r3
 800f2ca:	4804      	ldr	r0, [pc, #16]	@ (800f2dc <MX_GPIO_Init+0xc0>)
 800f2cc:	f7f4 fa10 	bl	80036f0 <HAL_GPIO_Init>

}
 800f2d0:	bf00      	nop
 800f2d2:	3728      	adds	r7, #40	@ 0x28
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bd80      	pop	{r7, pc}
 800f2d8:	58024400 	.word	0x58024400
 800f2dc:	58021c00 	.word	0x58021c00

0800f2e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800f2e4:	4b1b      	ldr	r3, [pc, #108]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f2e6:	4a1c      	ldr	r2, [pc, #112]	@ (800f358 <MX_I2C1_Init+0x78>)
 800f2e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 800f2ea:	4b1a      	ldr	r3, [pc, #104]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f2ec:	4a1b      	ldr	r2, [pc, #108]	@ (800f35c <MX_I2C1_Init+0x7c>)
 800f2ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800f2f0:	4b18      	ldr	r3, [pc, #96]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f2f6:	4b17      	ldr	r3, [pc, #92]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f2f8:	2201      	movs	r2, #1
 800f2fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800f2fc:	4b15      	ldr	r3, [pc, #84]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f2fe:	2200      	movs	r2, #0
 800f300:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800f302:	4b14      	ldr	r3, [pc, #80]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f304:	2200      	movs	r2, #0
 800f306:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800f308:	4b12      	ldr	r3, [pc, #72]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f30a:	2200      	movs	r2, #0
 800f30c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800f30e:	4b11      	ldr	r3, [pc, #68]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f310:	2200      	movs	r2, #0
 800f312:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800f314:	4b0f      	ldr	r3, [pc, #60]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f316:	2200      	movs	r2, #0
 800f318:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800f31a:	480e      	ldr	r0, [pc, #56]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f31c:	f7f4 fbcc 	bl	8003ab8 <HAL_I2C_Init>
 800f320:	4603      	mov	r3, r0
 800f322:	2b00      	cmp	r3, #0
 800f324:	d001      	beq.n	800f32a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800f326:	f000 fa51 	bl	800f7cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800f32a:	2100      	movs	r1, #0
 800f32c:	4809      	ldr	r0, [pc, #36]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f32e:	f7f5 fa55 	bl	80047dc <HAL_I2CEx_ConfigAnalogFilter>
 800f332:	4603      	mov	r3, r0
 800f334:	2b00      	cmp	r3, #0
 800f336:	d001      	beq.n	800f33c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800f338:	f000 fa48 	bl	800f7cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800f33c:	2100      	movs	r1, #0
 800f33e:	4805      	ldr	r0, [pc, #20]	@ (800f354 <MX_I2C1_Init+0x74>)
 800f340:	f7f5 fa97 	bl	8004872 <HAL_I2CEx_ConfigDigitalFilter>
 800f344:	4603      	mov	r3, r0
 800f346:	2b00      	cmp	r3, #0
 800f348:	d001      	beq.n	800f34e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800f34a:	f000 fa3f 	bl	800f7cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800f34e:	bf00      	nop
 800f350:	bd80      	pop	{r7, pc}
 800f352:	bf00      	nop
 800f354:	240081dc 	.word	0x240081dc
 800f358:	40005400 	.word	0x40005400
 800f35c:	10c0ecff 	.word	0x10c0ecff

0800f360 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b0ba      	sub	sp, #232	@ 0xe8
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f368:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f36c:	2200      	movs	r2, #0
 800f36e:	601a      	str	r2, [r3, #0]
 800f370:	605a      	str	r2, [r3, #4]
 800f372:	609a      	str	r2, [r3, #8]
 800f374:	60da      	str	r2, [r3, #12]
 800f376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f378:	f107 0310 	add.w	r3, r7, #16
 800f37c:	22c0      	movs	r2, #192	@ 0xc0
 800f37e:	2100      	movs	r1, #0
 800f380:	4618      	mov	r0, r3
 800f382:	f001 fad1 	bl	8010928 <memset>
  if(i2cHandle->Instance==I2C1)
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	4a26      	ldr	r2, [pc, #152]	@ (800f424 <HAL_I2C_MspInit+0xc4>)
 800f38c:	4293      	cmp	r3, r2
 800f38e:	d145      	bne.n	800f41c <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800f390:	f04f 0208 	mov.w	r2, #8
 800f394:	f04f 0300 	mov.w	r3, #0
 800f398:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800f39c:	2300      	movs	r3, #0
 800f39e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f3a2:	f107 0310 	add.w	r3, r7, #16
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7f7 fd80 	bl	8006eac <HAL_RCCEx_PeriphCLKConfig>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d001      	beq.n	800f3b6 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800f3b2:	f000 fa0b 	bl	800f7cc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f3b6:	4b1c      	ldr	r3, [pc, #112]	@ (800f428 <HAL_I2C_MspInit+0xc8>)
 800f3b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f3bc:	4a1a      	ldr	r2, [pc, #104]	@ (800f428 <HAL_I2C_MspInit+0xc8>)
 800f3be:	f043 0302 	orr.w	r3, r3, #2
 800f3c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f3c6:	4b18      	ldr	r3, [pc, #96]	@ (800f428 <HAL_I2C_MspInit+0xc8>)
 800f3c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f3cc:	f003 0302 	and.w	r3, r3, #2
 800f3d0:	60fb      	str	r3, [r7, #12]
 800f3d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f3d4:	23c0      	movs	r3, #192	@ 0xc0
 800f3d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800f3da:	2312      	movs	r3, #18
 800f3dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800f3ec:	2304      	movs	r3, #4
 800f3ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f3f2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f3f6:	4619      	mov	r1, r3
 800f3f8:	480c      	ldr	r0, [pc, #48]	@ (800f42c <HAL_I2C_MspInit+0xcc>)
 800f3fa:	f7f4 f979 	bl	80036f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800f3fe:	4b0a      	ldr	r3, [pc, #40]	@ (800f428 <HAL_I2C_MspInit+0xc8>)
 800f400:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f404:	4a08      	ldr	r2, [pc, #32]	@ (800f428 <HAL_I2C_MspInit+0xc8>)
 800f406:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f40a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800f40e:	4b06      	ldr	r3, [pc, #24]	@ (800f428 <HAL_I2C_MspInit+0xc8>)
 800f410:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f414:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f418:	60bb      	str	r3, [r7, #8]
 800f41a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800f41c:	bf00      	nop
 800f41e:	37e8      	adds	r7, #232	@ 0xe8
 800f420:	46bd      	mov	sp, r7
 800f422:	bd80      	pop	{r7, pc}
 800f424:	40005400 	.word	0x40005400
 800f428:	58024400 	.word	0x58024400
 800f42c:	58020400 	.word	0x58020400

0800f430 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b082      	sub	sp, #8
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	f7f0 ff51 	bl	80002e0 <strlen>
 800f43e:	4603      	mov	r3, r0
 800f440:	b29a      	uxth	r2, r3
 800f442:	230a      	movs	r3, #10
 800f444:	6879      	ldr	r1, [r7, #4]
 800f446:	4803      	ldr	r0, [pc, #12]	@ (800f454 <uart_log+0x24>)
 800f448:	f7fb fa24 	bl	800a894 <HAL_UART_Transmit>
}
 800f44c:	bf00      	nop
 800f44e:	3708      	adds	r7, #8
 800f450:	46bd      	mov	sp, r7
 800f452:	bd80      	pop	{r7, pc}
 800f454:	24008464 	.word	0x24008464

0800f458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800f458:	b590      	push	{r4, r7, lr}
 800f45a:	b0af      	sub	sp, #188	@ 0xbc
 800f45c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800f45e:	f7f1 f92d 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800f462:	f000 f8bf 	bl	800f5e4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800f466:	f000 f939 	bl	800f6dc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800f46a:	f7ff fed7 	bl	800f21c <MX_GPIO_Init>
  MX_DMA_Init();
 800f46e:	f7ff fead 	bl	800f1cc <MX_DMA_Init>
  MX_SAI1_Init();
 800f472:	f000 f9b1 	bl	800f7d8 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 800f476:	f000 fce1 	bl	800fe3c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800f47a:	f7ff ff31 	bl	800f2e0 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800f47e:	f000 fd93 	bl	800ffa8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  AudioOut_Init(&hsai_BlockA1);
 800f482:	484e      	ldr	r0, [pc, #312]	@ (800f5bc <main+0x164>)
 800f484:	f7ff fe2a 	bl	800f0dc <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 800f488:	484d      	ldr	r0, [pc, #308]	@ (800f5c0 <main+0x168>)
 800f48a:	f7ff fb8f 	bl	800ebac <AudioIn_Init>
  adau1979_init_all();
 800f48e:	f7ff fb81 	bl	800eb94 <adau1979_init_all>

  uart_log("SAI1 PCM4104 audio start\r\n");
 800f492:	484c      	ldr	r0, [pc, #304]	@ (800f5c4 <main+0x16c>)
 800f494:	f7ff ffcc 	bl	800f430 <uart_log>
  AudioOut_Start();
 800f498:	f7ff fe48 	bl	800f12c <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 800f49c:	f7ff fc9e 	bl	800eddc <AudioIn_GetBuffer>
 800f4a0:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 800f4a2:	f7ff fcc7 	bl	800ee34 <AudioIn_GetBufferSamples>
 800f4a6:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 800f4a8:	b29b      	uxth	r3, r3
 800f4aa:	461a      	mov	r2, r3
 800f4ac:	4621      	mov	r1, r4
 800f4ae:	4844      	ldr	r0, [pc, #272]	@ (800f5c0 <main+0x168>)
 800f4b0:	f7fa fdea 	bl	800a088 <HAL_SAI_Receive_DMA>
  uart_log("SAI1 DMA started\r\n");
 800f4b4:	4844      	ldr	r0, [pc, #272]	@ (800f5c8 <main+0x170>)
 800f4b6:	f7ff ffbb 	bl	800f430 <uart_log>

  HAL_Delay(200);        // on laisse le DMA dmarrer
 800f4ba:	20c8      	movs	r0, #200	@ 0xc8
 800f4bc:	f7f1 f990 	bl	80007e0 <HAL_Delay>
  AudioOut_DebugDump();
 800f4c0:	f7ff fd84 	bl	800efcc <AudioOut_DebugDump>
  AudioIn_DebugDump();
 800f4c4:	f7ff fbdc 	bl	800ec80 <AudioIn_DebugDump>

    /* USER CODE BEGIN 3 */
    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    uint32_t now = HAL_GetTick();
 800f4c8:	f7f1 f97e 	bl	80007c8 <HAL_GetTick>
 800f4cc:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    if ((now - last_led_tick) >= 500U)
 800f4d0:	4b3e      	ldr	r3, [pc, #248]	@ (800f5cc <main+0x174>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800f4d8:	1ad3      	subs	r3, r2, r3
 800f4da:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800f4de:	d307      	bcc.n	800f4f0 <main+0x98>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800f4e0:	2180      	movs	r1, #128	@ 0x80
 800f4e2:	483b      	ldr	r0, [pc, #236]	@ (800f5d0 <main+0x178>)
 800f4e4:	f7f4 facd 	bl	8003a82 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 800f4e8:	4a38      	ldr	r2, [pc, #224]	@ (800f5cc <main+0x174>)
 800f4ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f4ee:	6013      	str	r3, [r2, #0]
    }

    if ((now - last_log_tick) >= 1000U)
 800f4f0:	4b38      	ldr	r3, [pc, #224]	@ (800f5d4 <main+0x17c>)
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800f4f8:	1ad3      	subs	r3, r2, r3
 800f4fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f4fe:	d3e3      	bcc.n	800f4c8 <main+0x70>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 800f500:	482e      	ldr	r0, [pc, #184]	@ (800f5bc <main+0x164>)
 800f502:	f7fb f817 	bl	800a534 <HAL_SAI_GetError>
 800f506:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
      uint32_t half = AudioOut_GetHalfEvents();
 800f50a:	f7ff fe47 	bl	800f19c <AudioOut_GetHalfEvents>
 800f50e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t full = AudioOut_GetFullEvents();
 800f512:	f7ff fe4f 	bl	800f1b4 <AudioOut_GetFullEvents>
 800f516:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t rx_half = AudioIn_GetHalfEvents();
 800f51a:	f7ff fc95 	bl	800ee48 <AudioIn_GetHalfEvents>
 800f51e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t rx_full = AudioIn_GetFullEvents();
 800f522:	f7ff fc9d 	bl	800ee60 <AudioIn_GetFullEvents>
 800f526:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 800f52a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f52e:	025b      	lsls	r3, r3, #9
 800f530:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 800f534:	4b21      	ldr	r3, [pc, #132]	@ (800f5bc <main+0x164>)
 800f536:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f53a:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 800f53c:	461a      	mov	r2, r3
 800f53e:	1d38      	adds	r0, r7, #4
 800f540:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f544:	9305      	str	r3, [sp, #20]
 800f546:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f54a:	9304      	str	r3, [sp, #16]
 800f54c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f550:	9303      	str	r3, [sp, #12]
 800f552:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f556:	9302      	str	r3, [sp, #8]
 800f558:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f55c:	9301      	str	r3, [sp, #4]
 800f55e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f562:	9300      	str	r3, [sp, #0]
 800f564:	4613      	mov	r3, r2
 800f566:	4a1c      	ldr	r2, [pc, #112]	@ (800f5d8 <main+0x180>)
 800f568:	2180      	movs	r1, #128	@ 0x80
 800f56a:	f001 f9a7 	bl	80108bc <sniprintf>
               (unsigned long)full,
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);

      uart_log(log_buffer);
 800f56e:	1d3b      	adds	r3, r7, #4
 800f570:	4618      	mov	r0, r3
 800f572:	f7ff ff5d 	bl	800f430 <uart_log>

      uart_log(log_buffer);
 800f576:	1d3b      	adds	r3, r7, #4
 800f578:	4618      	mov	r0, r3
 800f57a:	f7ff ff59 	bl	800f430 <uart_log>

      if (error != 0U && error != last_error)
 800f57e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f582:	2b00      	cmp	r3, #0
 800f584:	d014      	beq.n	800f5b0 <main+0x158>
 800f586:	4b15      	ldr	r3, [pc, #84]	@ (800f5dc <main+0x184>)
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f58e:	429a      	cmp	r2, r3
 800f590:	d00e      	beq.n	800f5b0 <main+0x158>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 800f592:	1d38      	adds	r0, r7, #4
 800f594:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f598:	4a11      	ldr	r2, [pc, #68]	@ (800f5e0 <main+0x188>)
 800f59a:	2180      	movs	r1, #128	@ 0x80
 800f59c:	f001 f98e 	bl	80108bc <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 800f5a0:	1d3b      	adds	r3, r7, #4
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	f7ff ff44 	bl	800f430 <uart_log>
        last_error = error;
 800f5a8:	4a0c      	ldr	r2, [pc, #48]	@ (800f5dc <main+0x184>)
 800f5aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f5ae:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 800f5b0:	4a08      	ldr	r2, [pc, #32]	@ (800f5d4 <main+0x17c>)
 800f5b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f5b6:	6013      	str	r3, [r2, #0]
  {
 800f5b8:	e786      	b.n	800f4c8 <main+0x70>
 800f5ba:	bf00      	nop
 800f5bc:	2400823c 	.word	0x2400823c
 800f5c0:	240082d4 	.word	0x240082d4
 800f5c4:	08011310 	.word	0x08011310
 800f5c8:	0801132c 	.word	0x0801132c
 800f5cc:	24008230 	.word	0x24008230
 800f5d0:	58021c00 	.word	0x58021c00
 800f5d4:	24008234 	.word	0x24008234
 800f5d8:	08011340 	.word	0x08011340
 800f5dc:	24008238 	.word	0x24008238
 800f5e0:	0801139c 	.word	0x0801139c

0800f5e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b09c      	sub	sp, #112	@ 0x70
 800f5e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800f5ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f5ee:	224c      	movs	r2, #76	@ 0x4c
 800f5f0:	2100      	movs	r1, #0
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	f001 f998 	bl	8010928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800f5f8:	1d3b      	adds	r3, r7, #4
 800f5fa:	2220      	movs	r2, #32
 800f5fc:	2100      	movs	r1, #0
 800f5fe:	4618      	mov	r0, r3
 800f600:	f001 f992 	bl	8010928 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800f604:	2002      	movs	r0, #2
 800f606:	f7f6 fc21 	bl	8005e4c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800f60a:	2300      	movs	r3, #0
 800f60c:	603b      	str	r3, [r7, #0]
 800f60e:	4b31      	ldr	r3, [pc, #196]	@ (800f6d4 <SystemClock_Config+0xf0>)
 800f610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f612:	4a30      	ldr	r2, [pc, #192]	@ (800f6d4 <SystemClock_Config+0xf0>)
 800f614:	f023 0301 	bic.w	r3, r3, #1
 800f618:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f61a:	4b2e      	ldr	r3, [pc, #184]	@ (800f6d4 <SystemClock_Config+0xf0>)
 800f61c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f61e:	f003 0301 	and.w	r3, r3, #1
 800f622:	603b      	str	r3, [r7, #0]
 800f624:	4b2c      	ldr	r3, [pc, #176]	@ (800f6d8 <SystemClock_Config+0xf4>)
 800f626:	699b      	ldr	r3, [r3, #24]
 800f628:	4a2b      	ldr	r2, [pc, #172]	@ (800f6d8 <SystemClock_Config+0xf4>)
 800f62a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f62e:	6193      	str	r3, [r2, #24]
 800f630:	4b29      	ldr	r3, [pc, #164]	@ (800f6d8 <SystemClock_Config+0xf4>)
 800f632:	699b      	ldr	r3, [r3, #24]
 800f634:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800f638:	603b      	str	r3, [r7, #0]
 800f63a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800f63c:	bf00      	nop
 800f63e:	4b26      	ldr	r3, [pc, #152]	@ (800f6d8 <SystemClock_Config+0xf4>)
 800f640:	699b      	ldr	r3, [r3, #24]
 800f642:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f64a:	d1f8      	bne.n	800f63e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800f64c:	2321      	movs	r3, #33	@ 0x21
 800f64e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800f650:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f654:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800f656:	2301      	movs	r3, #1
 800f658:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f65a:	2302      	movs	r3, #2
 800f65c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800f65e:	2302      	movs	r3, #2
 800f660:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800f662:	2305      	movs	r3, #5
 800f664:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 800f666:	23a0      	movs	r3, #160	@ 0xa0
 800f668:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800f66a:	2302      	movs	r3, #2
 800f66c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800f66e:	2304      	movs	r3, #4
 800f670:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800f672:	2302      	movs	r3, #2
 800f674:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800f676:	2308      	movs	r3, #8
 800f678:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800f67a:	2300      	movs	r3, #0
 800f67c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800f67e:	2300      	movs	r3, #0
 800f680:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f686:	4618      	mov	r0, r3
 800f688:	f7f6 fc2a 	bl	8005ee0 <HAL_RCC_OscConfig>
 800f68c:	4603      	mov	r3, r0
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d001      	beq.n	800f696 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800f692:	f000 f89b 	bl	800f7cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800f696:	233f      	movs	r3, #63	@ 0x3f
 800f698:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f69a:	2303      	movs	r3, #3
 800f69c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800f69e:	2300      	movs	r3, #0
 800f6a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800f6a2:	2308      	movs	r3, #8
 800f6a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800f6a6:	2340      	movs	r3, #64	@ 0x40
 800f6a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800f6aa:	2340      	movs	r3, #64	@ 0x40
 800f6ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800f6ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f6b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800f6b4:	2340      	movs	r3, #64	@ 0x40
 800f6b6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800f6b8:	1d3b      	adds	r3, r7, #4
 800f6ba:	2102      	movs	r1, #2
 800f6bc:	4618      	mov	r0, r3
 800f6be:	f7f7 f869 	bl	8006794 <HAL_RCC_ClockConfig>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d001      	beq.n	800f6cc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800f6c8:	f000 f880 	bl	800f7cc <Error_Handler>
  }
}
 800f6cc:	bf00      	nop
 800f6ce:	3770      	adds	r7, #112	@ 0x70
 800f6d0:	46bd      	mov	sp, r7
 800f6d2:	bd80      	pop	{r7, pc}
 800f6d4:	58000400 	.word	0x58000400
 800f6d8:	58024800 	.word	0x58024800

0800f6dc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800f6dc:	b580      	push	{r7, lr}
 800f6de:	b0b0      	sub	sp, #192	@ 0xc0
 800f6e0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f6e2:	463b      	mov	r3, r7
 800f6e4:	22c0      	movs	r2, #192	@ 0xc0
 800f6e6:	2100      	movs	r1, #0
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f001 f91d 	bl	8010928 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800f6ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f6f2:	f04f 0300 	mov.w	r3, #0
 800f6f6:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 800f6fa:	2319      	movs	r3, #25
 800f6fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 800f6fe:	f240 13eb 	movw	r3, #491	@ 0x1eb
 800f702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 800f704:	2328      	movs	r3, #40	@ 0x28
 800f706:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 800f708:	2302      	movs	r3, #2
 800f70a:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 800f70c:	2302      	movs	r3, #2
 800f70e:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800f710:	2300      	movs	r3, #0
 800f712:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800f714:	2300      	movs	r3, #0
 800f716:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 800f718:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 800f71c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 800f71e:	2302      	movs	r3, #2
 800f720:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f722:	463b      	mov	r3, r7
 800f724:	4618      	mov	r0, r3
 800f726:	f7f7 fbc1 	bl	8006eac <HAL_RCCEx_PeriphCLKConfig>
 800f72a:	4603      	mov	r3, r0
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d001      	beq.n	800f734 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 800f730:	f000 f84c 	bl	800f7cc <Error_Handler>
  }
}
 800f734:	bf00      	nop
 800f736:	37c0      	adds	r7, #192	@ 0xc0
 800f738:	46bd      	mov	sp, r7
 800f73a:	bd80      	pop	{r7, pc}

0800f73c <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f73c:	b580      	push	{r7, lr}
 800f73e:	b082      	sub	sp, #8
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	4a04      	ldr	r2, [pc, #16]	@ (800f75c <HAL_SAI_TxHalfCpltCallback+0x20>)
 800f74a:	4293      	cmp	r3, r2
 800f74c:	d101      	bne.n	800f752 <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 800f74e:	f7ff fd03 	bl	800f158 <AudioOut_ProcessHalf>
  }
}
 800f752:	bf00      	nop
 800f754:	3708      	adds	r7, #8
 800f756:	46bd      	mov	sp, r7
 800f758:	bd80      	pop	{r7, pc}
 800f75a:	bf00      	nop
 800f75c:	40015804 	.word	0x40015804

0800f760 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f760:	b580      	push	{r7, lr}
 800f762:	b082      	sub	sp, #8
 800f764:	af00      	add	r7, sp, #0
 800f766:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	4a04      	ldr	r2, [pc, #16]	@ (800f780 <HAL_SAI_TxCpltCallback+0x20>)
 800f76e:	4293      	cmp	r3, r2
 800f770:	d101      	bne.n	800f776 <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 800f772:	f7ff fd01 	bl	800f178 <AudioOut_ProcessFull>
  }
}
 800f776:	bf00      	nop
 800f778:	3708      	adds	r7, #8
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}
 800f77e:	bf00      	nop
 800f780:	40015804 	.word	0x40015804

0800f784 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b082      	sub	sp, #8
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	4a04      	ldr	r2, [pc, #16]	@ (800f7a4 <HAL_SAI_RxHalfCpltCallback+0x20>)
 800f792:	4293      	cmp	r3, r2
 800f794:	d101      	bne.n	800f79a <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 800f796:	f7ff fa33 	bl	800ec00 <AudioIn_ProcessHalf>
  }
}
 800f79a:	bf00      	nop
 800f79c:	3708      	adds	r7, #8
 800f79e:	46bd      	mov	sp, r7
 800f7a0:	bd80      	pop	{r7, pc}
 800f7a2:	bf00      	nop
 800f7a4:	40015824 	.word	0x40015824

0800f7a8 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b082      	sub	sp, #8
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	4a04      	ldr	r2, [pc, #16]	@ (800f7c8 <HAL_SAI_RxCpltCallback+0x20>)
 800f7b6:	4293      	cmp	r3, r2
 800f7b8:	d101      	bne.n	800f7be <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 800f7ba:	f7ff fa41 	bl	800ec40 <AudioIn_ProcessFull>
  }
}
 800f7be:	bf00      	nop
 800f7c0:	3708      	adds	r7, #8
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bd80      	pop	{r7, pc}
 800f7c6:	bf00      	nop
 800f7c8:	40015824 	.word	0x40015824

0800f7cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800f7cc:	b480      	push	{r7}
 800f7ce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800f7d0:	b672      	cpsid	i
}
 800f7d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800f7d4:	bf00      	nop
 800f7d6:	e7fd      	b.n	800f7d4 <Error_Handler+0x8>

0800f7d8 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 800f7dc:	4b5d      	ldr	r3, [pc, #372]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f7de:	4a5e      	ldr	r2, [pc, #376]	@ (800f958 <MX_SAI1_Init+0x180>)
 800f7e0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800f7e2:	4b5c      	ldr	r3, [pc, #368]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800f7e8:	4b5a      	ldr	r3, [pc, #360]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f7ea:	2200      	movs	r2, #0
 800f7ec:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 800f7ee:	4b59      	ldr	r3, [pc, #356]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f7f0:	22c0      	movs	r2, #192	@ 0xc0
 800f7f2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800f7f4:	4b57      	ldr	r3, [pc, #348]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800f7fa:	4b56      	ldr	r3, [pc, #344]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800f800:	4b54      	ldr	r3, [pc, #336]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f802:	2200      	movs	r2, #0
 800f804:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800f806:	4b53      	ldr	r3, [pc, #332]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f808:	2200      	movs	r2, #0
 800f80a:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 800f80c:	4b51      	ldr	r3, [pc, #324]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f80e:	2200      	movs	r2, #0
 800f810:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800f812:	4b50      	ldr	r3, [pc, #320]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f814:	2200      	movs	r2, #0
 800f816:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800f818:	4b4e      	ldr	r3, [pc, #312]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f81a:	2201      	movs	r2, #1
 800f81c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800f81e:	4b4d      	ldr	r3, [pc, #308]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f820:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800f824:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800f826:	4b4b      	ldr	r3, [pc, #300]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f828:	2200      	movs	r2, #0
 800f82a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800f82c:	4b49      	ldr	r3, [pc, #292]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f82e:	2200      	movs	r2, #0
 800f830:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800f832:	4b48      	ldr	r3, [pc, #288]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f834:	2200      	movs	r2, #0
 800f836:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800f838:	4b46      	ldr	r3, [pc, #280]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f83a:	2200      	movs	r2, #0
 800f83c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 800f83e:	4b45      	ldr	r3, [pc, #276]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f840:	2200      	movs	r2, #0
 800f842:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 800f846:	4b43      	ldr	r3, [pc, #268]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f848:	2201      	movs	r2, #1
 800f84a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800f84c:	4b41      	ldr	r3, [pc, #260]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f84e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f852:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 800f854:	4b3f      	ldr	r3, [pc, #252]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f856:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f85a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800f85c:	4b3d      	ldr	r3, [pc, #244]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f85e:	2201      	movs	r2, #1
 800f860:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800f862:	4b3c      	ldr	r3, [pc, #240]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f864:	2200      	movs	r2, #0
 800f866:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800f868:	4b3a      	ldr	r3, [pc, #232]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f86a:	2200      	movs	r2, #0
 800f86c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800f86e:	4b39      	ldr	r3, [pc, #228]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f870:	2200      	movs	r2, #0
 800f872:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800f874:	4b37      	ldr	r3, [pc, #220]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f876:	2200      	movs	r2, #0
 800f878:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f87a:	4b36      	ldr	r3, [pc, #216]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f87c:	2280      	movs	r2, #128	@ 0x80
 800f87e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 800f880:	4b34      	ldr	r3, [pc, #208]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f882:	2208      	movs	r2, #8
 800f884:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 800f886:	4b33      	ldr	r3, [pc, #204]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f888:	22ff      	movs	r2, #255	@ 0xff
 800f88a:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800f88c:	4831      	ldr	r0, [pc, #196]	@ (800f954 <MX_SAI1_Init+0x17c>)
 800f88e:	f7fa f80b 	bl	80098a8 <HAL_SAI_Init>
 800f892:	4603      	mov	r3, r0
 800f894:	2b00      	cmp	r3, #0
 800f896:	d001      	beq.n	800f89c <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 800f898:	f7ff ff98 	bl	800f7cc <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 800f89c:	4b2f      	ldr	r3, [pc, #188]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f89e:	4a30      	ldr	r2, [pc, #192]	@ (800f960 <MX_SAI1_Init+0x188>)
 800f8a0:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 800f8a2:	4b2e      	ldr	r3, [pc, #184]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8a4:	2200      	movs	r2, #0
 800f8a6:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800f8a8:	4b2c      	ldr	r3, [pc, #176]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8aa:	2203      	movs	r2, #3
 800f8ac:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 800f8ae:	4b2b      	ldr	r3, [pc, #172]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8b0:	22c0      	movs	r2, #192	@ 0xc0
 800f8b2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800f8b4:	4b29      	ldr	r3, [pc, #164]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800f8ba:	4b28      	ldr	r3, [pc, #160]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8bc:	2200      	movs	r2, #0
 800f8be:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800f8c0:	4b26      	ldr	r3, [pc, #152]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8c2:	2201      	movs	r2, #1
 800f8c4:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800f8c6:	4b25      	ldr	r3, [pc, #148]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800f8cc:	4b23      	ldr	r3, [pc, #140]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800f8d2:	4b22      	ldr	r3, [pc, #136]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800f8d8:	4b20      	ldr	r3, [pc, #128]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8da:	2200      	movs	r2, #0
 800f8dc:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 800f8de:	4b1f      	ldr	r3, [pc, #124]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800f8e4:	4b1d      	ldr	r3, [pc, #116]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8e6:	2200      	movs	r2, #0
 800f8e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800f8ea:	4b1c      	ldr	r3, [pc, #112]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 800f8f0:	4b1a      	ldr	r3, [pc, #104]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 800f8f8:	4b18      	ldr	r3, [pc, #96]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f8fa:	2201      	movs	r2, #1
 800f8fc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800f8fe:	4b17      	ldr	r3, [pc, #92]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f900:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f904:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 800f906:	4b15      	ldr	r3, [pc, #84]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f908:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f90c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 800f90e:	4b13      	ldr	r3, [pc, #76]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f910:	2201      	movs	r2, #1
 800f912:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800f914:	4b11      	ldr	r3, [pc, #68]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f916:	2200      	movs	r2, #0
 800f918:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800f91a:	4b10      	ldr	r3, [pc, #64]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f91c:	2200      	movs	r2, #0
 800f91e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800f920:	4b0e      	ldr	r3, [pc, #56]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f922:	2200      	movs	r2, #0
 800f924:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 800f926:	4b0d      	ldr	r3, [pc, #52]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f928:	2200      	movs	r2, #0
 800f92a:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800f92c:	4b0b      	ldr	r3, [pc, #44]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f92e:	2280      	movs	r2, #128	@ 0x80
 800f930:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 800f932:	4b0a      	ldr	r3, [pc, #40]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f934:	2208      	movs	r2, #8
 800f936:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 800f938:	4b08      	ldr	r3, [pc, #32]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f93a:	223f      	movs	r2, #63	@ 0x3f
 800f93c:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 800f93e:	4807      	ldr	r0, [pc, #28]	@ (800f95c <MX_SAI1_Init+0x184>)
 800f940:	f7f9 ffb2 	bl	80098a8 <HAL_SAI_Init>
 800f944:	4603      	mov	r3, r0
 800f946:	2b00      	cmp	r3, #0
 800f948:	d001      	beq.n	800f94e <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 800f94a:	f7ff ff3f 	bl	800f7cc <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800f94e:	bf00      	nop
 800f950:	bd80      	pop	{r7, pc}
 800f952:	bf00      	nop
 800f954:	2400823c 	.word	0x2400823c
 800f958:	40015804 	.word	0x40015804
 800f95c:	240082d4 	.word	0x240082d4
 800f960:	40015824 	.word	0x40015824

0800f964 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b08a      	sub	sp, #40	@ 0x28
 800f968:	af00      	add	r7, sp, #0
 800f96a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	4a77      	ldr	r2, [pc, #476]	@ (800fb50 <HAL_SAI_MspInit+0x1ec>)
 800f972:	4293      	cmp	r3, r2
 800f974:	d171      	bne.n	800fa5a <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800f976:	4b77      	ldr	r3, [pc, #476]	@ (800fb54 <HAL_SAI_MspInit+0x1f0>)
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d116      	bne.n	800f9ac <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800f97e:	4b76      	ldr	r3, [pc, #472]	@ (800fb58 <HAL_SAI_MspInit+0x1f4>)
 800f980:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f984:	4a74      	ldr	r2, [pc, #464]	@ (800fb58 <HAL_SAI_MspInit+0x1f4>)
 800f986:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f98a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800f98e:	4b72      	ldr	r3, [pc, #456]	@ (800fb58 <HAL_SAI_MspInit+0x1f4>)
 800f990:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f994:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f998:	613b      	str	r3, [r7, #16]
 800f99a:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 800f99c:	2200      	movs	r2, #0
 800f99e:	2105      	movs	r1, #5
 800f9a0:	2057      	movs	r0, #87	@ 0x57
 800f9a2:	f7f1 f828 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 800f9a6:	2057      	movs	r0, #87	@ 0x57
 800f9a8:	f7f1 f83f 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 800f9ac:	4b69      	ldr	r3, [pc, #420]	@ (800fb54 <HAL_SAI_MspInit+0x1f0>)
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	4a68      	ldr	r2, [pc, #416]	@ (800fb54 <HAL_SAI_MspInit+0x1f0>)
 800f9b4:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800f9b6:	2374      	movs	r3, #116	@ 0x74
 800f9b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f9ba:	2302      	movs	r3, #2
 800f9bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9be:	2300      	movs	r3, #0
 800f9c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800f9c6:	2306      	movs	r3, #6
 800f9c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f9ca:	f107 0314 	add.w	r3, r7, #20
 800f9ce:	4619      	mov	r1, r3
 800f9d0:	4862      	ldr	r0, [pc, #392]	@ (800fb5c <HAL_SAI_MspInit+0x1f8>)
 800f9d2:	f7f3 fe8d 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 800f9d6:	4b62      	ldr	r3, [pc, #392]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800f9d8:	4a62      	ldr	r2, [pc, #392]	@ (800fb64 <HAL_SAI_MspInit+0x200>)
 800f9da:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 800f9dc:	4b60      	ldr	r3, [pc, #384]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800f9de:	2257      	movs	r2, #87	@ 0x57
 800f9e0:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800f9e2:	4b5f      	ldr	r3, [pc, #380]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800f9e4:	2240      	movs	r2, #64	@ 0x40
 800f9e6:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800f9e8:	4b5d      	ldr	r3, [pc, #372]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 800f9ee:	4b5c      	ldr	r3, [pc, #368]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800f9f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f9f4:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800f9f6:	4b5a      	ldr	r3, [pc, #360]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800f9f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f9fc:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800f9fe:	4b58      	ldr	r3, [pc, #352]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa00:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800fa04:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800fa06:	4b56      	ldr	r3, [pc, #344]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fa0c:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 800fa0e:	4b54      	ldr	r3, [pc, #336]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa10:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800fa14:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800fa16:	4b52      	ldr	r3, [pc, #328]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa18:	2204      	movs	r2, #4
 800fa1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800fa1c:	4b50      	ldr	r3, [pc, #320]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa1e:	2200      	movs	r2, #0
 800fa20:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 800fa22:	4b4f      	ldr	r3, [pc, #316]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa24:	2200      	movs	r2, #0
 800fa26:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800fa28:	4b4d      	ldr	r3, [pc, #308]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800fa2e:	484c      	ldr	r0, [pc, #304]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa30:	f7f1 f816 	bl	8000a60 <HAL_DMA_Init>
 800fa34:	4603      	mov	r3, r0
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d001      	beq.n	800fa3e <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 800fa3a:	f7ff fec7 	bl	800f7cc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	4a47      	ldr	r2, [pc, #284]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800fa46:	4a46      	ldr	r2, [pc, #280]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	4a44      	ldr	r2, [pc, #272]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800fa54:	4a42      	ldr	r2, [pc, #264]	@ (800fb60 <HAL_SAI_MspInit+0x1fc>)
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	4a42      	ldr	r2, [pc, #264]	@ (800fb68 <HAL_SAI_MspInit+0x204>)
 800fa60:	4293      	cmp	r3, r2
 800fa62:	d171      	bne.n	800fb48 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 800fa64:	4b3b      	ldr	r3, [pc, #236]	@ (800fb54 <HAL_SAI_MspInit+0x1f0>)
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d116      	bne.n	800fa9a <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800fa6c:	4b3a      	ldr	r3, [pc, #232]	@ (800fb58 <HAL_SAI_MspInit+0x1f4>)
 800fa6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fa72:	4a39      	ldr	r2, [pc, #228]	@ (800fb58 <HAL_SAI_MspInit+0x1f4>)
 800fa74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800fa78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800fa7c:	4b36      	ldr	r3, [pc, #216]	@ (800fb58 <HAL_SAI_MspInit+0x1f4>)
 800fa7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fa82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fa86:	60fb      	str	r3, [r7, #12]
 800fa88:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	2105      	movs	r1, #5
 800fa8e:	2057      	movs	r0, #87	@ 0x57
 800fa90:	f7f0 ffb1 	bl	80009f6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 800fa94:	2057      	movs	r0, #87	@ 0x57
 800fa96:	f7f0 ffc8 	bl	8000a2a <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 800fa9a:	4b2e      	ldr	r3, [pc, #184]	@ (800fb54 <HAL_SAI_MspInit+0x1f0>)
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	3301      	adds	r3, #1
 800faa0:	4a2c      	ldr	r2, [pc, #176]	@ (800fb54 <HAL_SAI_MspInit+0x1f0>)
 800faa2:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800faa4:	2308      	movs	r3, #8
 800faa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800faa8:	2302      	movs	r3, #2
 800faaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800faac:	2300      	movs	r3, #0
 800faae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fab0:	2300      	movs	r3, #0
 800fab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800fab4:	2306      	movs	r3, #6
 800fab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800fab8:	f107 0314 	add.w	r3, r7, #20
 800fabc:	4619      	mov	r1, r3
 800fabe:	4827      	ldr	r0, [pc, #156]	@ (800fb5c <HAL_SAI_MspInit+0x1f8>)
 800fac0:	f7f3 fe16 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 800fac4:	4b29      	ldr	r3, [pc, #164]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fac6:	4a2a      	ldr	r2, [pc, #168]	@ (800fb70 <HAL_SAI_MspInit+0x20c>)
 800fac8:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 800faca:	4b28      	ldr	r3, [pc, #160]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800facc:	2258      	movs	r2, #88	@ 0x58
 800face:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fad0:	4b26      	ldr	r3, [pc, #152]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fad2:	2200      	movs	r2, #0
 800fad4:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 800fad6:	4b25      	ldr	r3, [pc, #148]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fad8:	2200      	movs	r2, #0
 800fada:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 800fadc:	4b23      	ldr	r3, [pc, #140]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fade:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800fae2:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800fae4:	4b21      	ldr	r3, [pc, #132]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fae6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800faea:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800faec:	4b1f      	ldr	r3, [pc, #124]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800faee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800faf2:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 800faf4:	4b1d      	ldr	r3, [pc, #116]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800faf6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fafa:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 800fafc:	4b1b      	ldr	r3, [pc, #108]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fafe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800fb02:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800fb04:	4b19      	ldr	r3, [pc, #100]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb06:	2204      	movs	r2, #4
 800fb08:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 800fb0a:	4b18      	ldr	r3, [pc, #96]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 800fb10:	4b16      	ldr	r3, [pc, #88]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb12:	2200      	movs	r2, #0
 800fb14:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800fb16:	4b15      	ldr	r3, [pc, #84]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb18:	2200      	movs	r2, #0
 800fb1a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 800fb1c:	4813      	ldr	r0, [pc, #76]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb1e:	f7f0 ff9f 	bl	8000a60 <HAL_DMA_Init>
 800fb22:	4603      	mov	r3, r0
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d001      	beq.n	800fb2c <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 800fb28:	f7ff fe50 	bl	800f7cc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	4a0f      	ldr	r2, [pc, #60]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800fb34:	4a0d      	ldr	r2, [pc, #52]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	4a0b      	ldr	r2, [pc, #44]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800fb42:	4a0a      	ldr	r2, [pc, #40]	@ (800fb6c <HAL_SAI_MspInit+0x208>)
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 800fb48:	bf00      	nop
 800fb4a:	3728      	adds	r7, #40	@ 0x28
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bd80      	pop	{r7, pc}
 800fb50:	40015804 	.word	0x40015804
 800fb54:	2400845c 	.word	0x2400845c
 800fb58:	58024400 	.word	0x58024400
 800fb5c:	58021000 	.word	0x58021000
 800fb60:	2400836c 	.word	0x2400836c
 800fb64:	40020010 	.word	0x40020010
 800fb68:	40015824 	.word	0x40015824
 800fb6c:	240083e4 	.word	0x240083e4
 800fb70:	40020028 	.word	0x40020028

0800fb74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800fb74:	b480      	push	{r7}
 800fb76:	b083      	sub	sp, #12
 800fb78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800fb7a:	4b0a      	ldr	r3, [pc, #40]	@ (800fba4 <HAL_MspInit+0x30>)
 800fb7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800fb80:	4a08      	ldr	r2, [pc, #32]	@ (800fba4 <HAL_MspInit+0x30>)
 800fb82:	f043 0302 	orr.w	r3, r3, #2
 800fb86:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800fb8a:	4b06      	ldr	r3, [pc, #24]	@ (800fba4 <HAL_MspInit+0x30>)
 800fb8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800fb90:	f003 0302 	and.w	r3, r3, #2
 800fb94:	607b      	str	r3, [r7, #4]
 800fb96:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800fb98:	bf00      	nop
 800fb9a:	370c      	adds	r7, #12
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba2:	4770      	bx	lr
 800fba4:	58024400 	.word	0x58024400

0800fba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800fba8:	b480      	push	{r7}
 800fbaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800fbac:	bf00      	nop
 800fbae:	e7fd      	b.n	800fbac <NMI_Handler+0x4>

0800fbb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800fbb0:	b480      	push	{r7}
 800fbb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800fbb4:	bf00      	nop
 800fbb6:	e7fd      	b.n	800fbb4 <HardFault_Handler+0x4>

0800fbb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800fbb8:	b480      	push	{r7}
 800fbba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800fbbc:	bf00      	nop
 800fbbe:	e7fd      	b.n	800fbbc <MemManage_Handler+0x4>

0800fbc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800fbc0:	b480      	push	{r7}
 800fbc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800fbc4:	bf00      	nop
 800fbc6:	e7fd      	b.n	800fbc4 <BusFault_Handler+0x4>

0800fbc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800fbc8:	b480      	push	{r7}
 800fbca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800fbcc:	bf00      	nop
 800fbce:	e7fd      	b.n	800fbcc <UsageFault_Handler+0x4>

0800fbd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800fbd0:	b480      	push	{r7}
 800fbd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800fbd4:	bf00      	nop
 800fbd6:	46bd      	mov	sp, r7
 800fbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbdc:	4770      	bx	lr

0800fbde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800fbde:	b480      	push	{r7}
 800fbe0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800fbe2:	bf00      	nop
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbea:	4770      	bx	lr

0800fbec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800fbec:	b480      	push	{r7}
 800fbee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800fbf0:	bf00      	nop
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf8:	4770      	bx	lr

0800fbfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800fbfa:	b580      	push	{r7, lr}
 800fbfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800fbfe:	f7f0 fdcf 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800fc02:	bf00      	nop
 800fc04:	bd80      	pop	{r7, pc}
	...

0800fc08 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800fc08:	b580      	push	{r7, lr}
 800fc0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 800fc0c:	4802      	ldr	r0, [pc, #8]	@ (800fc18 <DMA1_Stream0_IRQHandler+0x10>)
 800fc0e:	f7f2 fa51 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800fc12:	bf00      	nop
 800fc14:	bd80      	pop	{r7, pc}
 800fc16:	bf00      	nop
 800fc18:	2400836c 	.word	0x2400836c

0800fc1c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 800fc20:	4802      	ldr	r0, [pc, #8]	@ (800fc2c <DMA1_Stream1_IRQHandler+0x10>)
 800fc22:	f7f2 fa47 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800fc26:	bf00      	nop
 800fc28:	bd80      	pop	{r7, pc}
 800fc2a:	bf00      	nop
 800fc2c:	240083e4 	.word	0x240083e4

0800fc30 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 800fc34:	4803      	ldr	r0, [pc, #12]	@ (800fc44 <SAI1_IRQHandler+0x14>)
 800fc36:	f7fa fabb 	bl	800a1b0 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 800fc3a:	4803      	ldr	r0, [pc, #12]	@ (800fc48 <SAI1_IRQHandler+0x18>)
 800fc3c:	f7fa fab8 	bl	800a1b0 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 800fc40:	bf00      	nop
 800fc42:	bd80      	pop	{r7, pc}
 800fc44:	2400823c 	.word	0x2400823c
 800fc48:	240082d4 	.word	0x240082d4

0800fc4c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800fc4c:	b580      	push	{r7, lr}
 800fc4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800fc50:	4802      	ldr	r0, [pc, #8]	@ (800fc5c <OTG_FS_IRQHandler+0x10>)
 800fc52:	f7f4 ff9b 	bl	8004b8c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800fc56:	bf00      	nop
 800fc58:	bd80      	pop	{r7, pc}
 800fc5a:	bf00      	nop
 800fc5c:	240087d4 	.word	0x240087d4

0800fc60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800fc60:	b580      	push	{r7, lr}
 800fc62:	b086      	sub	sp, #24
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800fc68:	4a14      	ldr	r2, [pc, #80]	@ (800fcbc <_sbrk+0x5c>)
 800fc6a:	4b15      	ldr	r3, [pc, #84]	@ (800fcc0 <_sbrk+0x60>)
 800fc6c:	1ad3      	subs	r3, r2, r3
 800fc6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800fc70:	697b      	ldr	r3, [r7, #20]
 800fc72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800fc74:	4b13      	ldr	r3, [pc, #76]	@ (800fcc4 <_sbrk+0x64>)
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d102      	bne.n	800fc82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800fc7c:	4b11      	ldr	r3, [pc, #68]	@ (800fcc4 <_sbrk+0x64>)
 800fc7e:	4a12      	ldr	r2, [pc, #72]	@ (800fcc8 <_sbrk+0x68>)
 800fc80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800fc82:	4b10      	ldr	r3, [pc, #64]	@ (800fcc4 <_sbrk+0x64>)
 800fc84:	681a      	ldr	r2, [r3, #0]
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	4413      	add	r3, r2
 800fc8a:	693a      	ldr	r2, [r7, #16]
 800fc8c:	429a      	cmp	r2, r3
 800fc8e:	d207      	bcs.n	800fca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800fc90:	f000 fe52 	bl	8010938 <__errno>
 800fc94:	4603      	mov	r3, r0
 800fc96:	220c      	movs	r2, #12
 800fc98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800fc9a:	f04f 33ff 	mov.w	r3, #4294967295
 800fc9e:	e009      	b.n	800fcb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800fca0:	4b08      	ldr	r3, [pc, #32]	@ (800fcc4 <_sbrk+0x64>)
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800fca6:	4b07      	ldr	r3, [pc, #28]	@ (800fcc4 <_sbrk+0x64>)
 800fca8:	681a      	ldr	r2, [r3, #0]
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	4413      	add	r3, r2
 800fcae:	4a05      	ldr	r2, [pc, #20]	@ (800fcc4 <_sbrk+0x64>)
 800fcb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800fcb2:	68fb      	ldr	r3, [r7, #12]
}
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	3718      	adds	r7, #24
 800fcb8:	46bd      	mov	sp, r7
 800fcba:	bd80      	pop	{r7, pc}
 800fcbc:	24080000 	.word	0x24080000
 800fcc0:	00000400 	.word	0x00000400
 800fcc4:	24008460 	.word	0x24008460
 800fcc8:	24009018 	.word	0x24009018

0800fccc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800fccc:	b480      	push	{r7}
 800fcce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800fcd0:	4b43      	ldr	r3, [pc, #268]	@ (800fde0 <SystemInit+0x114>)
 800fcd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fcd6:	4a42      	ldr	r2, [pc, #264]	@ (800fde0 <SystemInit+0x114>)
 800fcd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fcdc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800fce0:	4b40      	ldr	r3, [pc, #256]	@ (800fde4 <SystemInit+0x118>)
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	f003 030f 	and.w	r3, r3, #15
 800fce8:	2b06      	cmp	r3, #6
 800fcea:	d807      	bhi.n	800fcfc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800fcec:	4b3d      	ldr	r3, [pc, #244]	@ (800fde4 <SystemInit+0x118>)
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	f023 030f 	bic.w	r3, r3, #15
 800fcf4:	4a3b      	ldr	r2, [pc, #236]	@ (800fde4 <SystemInit+0x118>)
 800fcf6:	f043 0307 	orr.w	r3, r3, #7
 800fcfa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800fcfc:	4b3a      	ldr	r3, [pc, #232]	@ (800fde8 <SystemInit+0x11c>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	4a39      	ldr	r2, [pc, #228]	@ (800fde8 <SystemInit+0x11c>)
 800fd02:	f043 0301 	orr.w	r3, r3, #1
 800fd06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800fd08:	4b37      	ldr	r3, [pc, #220]	@ (800fde8 <SystemInit+0x11c>)
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800fd0e:	4b36      	ldr	r3, [pc, #216]	@ (800fde8 <SystemInit+0x11c>)
 800fd10:	681a      	ldr	r2, [r3, #0]
 800fd12:	4935      	ldr	r1, [pc, #212]	@ (800fde8 <SystemInit+0x11c>)
 800fd14:	4b35      	ldr	r3, [pc, #212]	@ (800fdec <SystemInit+0x120>)
 800fd16:	4013      	ands	r3, r2
 800fd18:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800fd1a:	4b32      	ldr	r3, [pc, #200]	@ (800fde4 <SystemInit+0x118>)
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	f003 0308 	and.w	r3, r3, #8
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d007      	beq.n	800fd36 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800fd26:	4b2f      	ldr	r3, [pc, #188]	@ (800fde4 <SystemInit+0x118>)
 800fd28:	681b      	ldr	r3, [r3, #0]
 800fd2a:	f023 030f 	bic.w	r3, r3, #15
 800fd2e:	4a2d      	ldr	r2, [pc, #180]	@ (800fde4 <SystemInit+0x118>)
 800fd30:	f043 0307 	orr.w	r3, r3, #7
 800fd34:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800fd36:	4b2c      	ldr	r3, [pc, #176]	@ (800fde8 <SystemInit+0x11c>)
 800fd38:	2200      	movs	r2, #0
 800fd3a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800fd3c:	4b2a      	ldr	r3, [pc, #168]	@ (800fde8 <SystemInit+0x11c>)
 800fd3e:	2200      	movs	r2, #0
 800fd40:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800fd42:	4b29      	ldr	r3, [pc, #164]	@ (800fde8 <SystemInit+0x11c>)
 800fd44:	2200      	movs	r2, #0
 800fd46:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800fd48:	4b27      	ldr	r3, [pc, #156]	@ (800fde8 <SystemInit+0x11c>)
 800fd4a:	4a29      	ldr	r2, [pc, #164]	@ (800fdf0 <SystemInit+0x124>)
 800fd4c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800fd4e:	4b26      	ldr	r3, [pc, #152]	@ (800fde8 <SystemInit+0x11c>)
 800fd50:	4a28      	ldr	r2, [pc, #160]	@ (800fdf4 <SystemInit+0x128>)
 800fd52:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800fd54:	4b24      	ldr	r3, [pc, #144]	@ (800fde8 <SystemInit+0x11c>)
 800fd56:	4a28      	ldr	r2, [pc, #160]	@ (800fdf8 <SystemInit+0x12c>)
 800fd58:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800fd5a:	4b23      	ldr	r3, [pc, #140]	@ (800fde8 <SystemInit+0x11c>)
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800fd60:	4b21      	ldr	r3, [pc, #132]	@ (800fde8 <SystemInit+0x11c>)
 800fd62:	4a25      	ldr	r2, [pc, #148]	@ (800fdf8 <SystemInit+0x12c>)
 800fd64:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800fd66:	4b20      	ldr	r3, [pc, #128]	@ (800fde8 <SystemInit+0x11c>)
 800fd68:	2200      	movs	r2, #0
 800fd6a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800fd6c:	4b1e      	ldr	r3, [pc, #120]	@ (800fde8 <SystemInit+0x11c>)
 800fd6e:	4a22      	ldr	r2, [pc, #136]	@ (800fdf8 <SystemInit+0x12c>)
 800fd70:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800fd72:	4b1d      	ldr	r3, [pc, #116]	@ (800fde8 <SystemInit+0x11c>)
 800fd74:	2200      	movs	r2, #0
 800fd76:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800fd78:	4b1b      	ldr	r3, [pc, #108]	@ (800fde8 <SystemInit+0x11c>)
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	4a1a      	ldr	r2, [pc, #104]	@ (800fde8 <SystemInit+0x11c>)
 800fd7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fd82:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800fd84:	4b18      	ldr	r3, [pc, #96]	@ (800fde8 <SystemInit+0x11c>)
 800fd86:	2200      	movs	r2, #0
 800fd88:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800fd8a:	4b1c      	ldr	r3, [pc, #112]	@ (800fdfc <SystemInit+0x130>)
 800fd8c:	681a      	ldr	r2, [r3, #0]
 800fd8e:	4b1c      	ldr	r3, [pc, #112]	@ (800fe00 <SystemInit+0x134>)
 800fd90:	4013      	ands	r3, r2
 800fd92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd96:	d202      	bcs.n	800fd9e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800fd98:	4b1a      	ldr	r3, [pc, #104]	@ (800fe04 <SystemInit+0x138>)
 800fd9a:	2201      	movs	r2, #1
 800fd9c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800fd9e:	4b12      	ldr	r3, [pc, #72]	@ (800fde8 <SystemInit+0x11c>)
 800fda0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800fda4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d113      	bne.n	800fdd4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800fdac:	4b0e      	ldr	r3, [pc, #56]	@ (800fde8 <SystemInit+0x11c>)
 800fdae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800fdb2:	4a0d      	ldr	r2, [pc, #52]	@ (800fde8 <SystemInit+0x11c>)
 800fdb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800fdb8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800fdbc:	4b12      	ldr	r3, [pc, #72]	@ (800fe08 <SystemInit+0x13c>)
 800fdbe:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800fdc2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800fdc4:	4b08      	ldr	r3, [pc, #32]	@ (800fde8 <SystemInit+0x11c>)
 800fdc6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800fdca:	4a07      	ldr	r2, [pc, #28]	@ (800fde8 <SystemInit+0x11c>)
 800fdcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fdd0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800fdd4:	bf00      	nop
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fddc:	4770      	bx	lr
 800fdde:	bf00      	nop
 800fde0:	e000ed00 	.word	0xe000ed00
 800fde4:	52002000 	.word	0x52002000
 800fde8:	58024400 	.word	0x58024400
 800fdec:	eaf6ed7f 	.word	0xeaf6ed7f
 800fdf0:	02020200 	.word	0x02020200
 800fdf4:	01ff0000 	.word	0x01ff0000
 800fdf8:	01010280 	.word	0x01010280
 800fdfc:	5c001000 	.word	0x5c001000
 800fe00:	ffff0000 	.word	0xffff0000
 800fe04:	51008108 	.word	0x51008108
 800fe08:	52004000 	.word	0x52004000

0800fe0c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800fe0c:	b480      	push	{r7}
 800fe0e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800fe10:	4b09      	ldr	r3, [pc, #36]	@ (800fe38 <ExitRun0Mode+0x2c>)
 800fe12:	68db      	ldr	r3, [r3, #12]
 800fe14:	4a08      	ldr	r2, [pc, #32]	@ (800fe38 <ExitRun0Mode+0x2c>)
 800fe16:	f043 0302 	orr.w	r3, r3, #2
 800fe1a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800fe1c:	bf00      	nop
 800fe1e:	4b06      	ldr	r3, [pc, #24]	@ (800fe38 <ExitRun0Mode+0x2c>)
 800fe20:	685b      	ldr	r3, [r3, #4]
 800fe22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d0f9      	beq.n	800fe1e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800fe2a:	bf00      	nop
 800fe2c:	bf00      	nop
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe34:	4770      	bx	lr
 800fe36:	bf00      	nop
 800fe38:	58024800 	.word	0x58024800

0800fe3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800fe40:	4b22      	ldr	r3, [pc, #136]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe42:	4a23      	ldr	r2, [pc, #140]	@ (800fed0 <MX_USART1_UART_Init+0x94>)
 800fe44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800fe46:	4b21      	ldr	r3, [pc, #132]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800fe4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800fe4e:	4b1f      	ldr	r3, [pc, #124]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe50:	2200      	movs	r2, #0
 800fe52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800fe54:	4b1d      	ldr	r3, [pc, #116]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe56:	2200      	movs	r2, #0
 800fe58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800fe5a:	4b1c      	ldr	r3, [pc, #112]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800fe60:	4b1a      	ldr	r3, [pc, #104]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe62:	220c      	movs	r2, #12
 800fe64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800fe66:	4b19      	ldr	r3, [pc, #100]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe68:	2200      	movs	r2, #0
 800fe6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800fe6c:	4b17      	ldr	r3, [pc, #92]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe6e:	2200      	movs	r2, #0
 800fe70:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800fe72:	4b16      	ldr	r3, [pc, #88]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe74:	2200      	movs	r2, #0
 800fe76:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800fe78:	4b14      	ldr	r3, [pc, #80]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800fe7e:	4b13      	ldr	r3, [pc, #76]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe80:	2200      	movs	r2, #0
 800fe82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800fe84:	4811      	ldr	r0, [pc, #68]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe86:	f7fa fcb5 	bl	800a7f4 <HAL_UART_Init>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d001      	beq.n	800fe94 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800fe90:	f7ff fc9c 	bl	800f7cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800fe94:	2100      	movs	r1, #0
 800fe96:	480d      	ldr	r0, [pc, #52]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800fe98:	f7fb fd4b 	bl	800b932 <HAL_UARTEx_SetTxFifoThreshold>
 800fe9c:	4603      	mov	r3, r0
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d001      	beq.n	800fea6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800fea2:	f7ff fc93 	bl	800f7cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800fea6:	2100      	movs	r1, #0
 800fea8:	4808      	ldr	r0, [pc, #32]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800feaa:	f7fb fd80 	bl	800b9ae <HAL_UARTEx_SetRxFifoThreshold>
 800feae:	4603      	mov	r3, r0
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d001      	beq.n	800feb8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800feb4:	f7ff fc8a 	bl	800f7cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800feb8:	4804      	ldr	r0, [pc, #16]	@ (800fecc <MX_USART1_UART_Init+0x90>)
 800feba:	f7fb fd01 	bl	800b8c0 <HAL_UARTEx_DisableFifoMode>
 800febe:	4603      	mov	r3, r0
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d001      	beq.n	800fec8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800fec4:	f7ff fc82 	bl	800f7cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800fec8:	bf00      	nop
 800feca:	bd80      	pop	{r7, pc}
 800fecc:	24008464 	.word	0x24008464
 800fed0:	40011000 	.word	0x40011000

0800fed4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b0ba      	sub	sp, #232	@ 0xe8
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fedc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800fee0:	2200      	movs	r2, #0
 800fee2:	601a      	str	r2, [r3, #0]
 800fee4:	605a      	str	r2, [r3, #4]
 800fee6:	609a      	str	r2, [r3, #8]
 800fee8:	60da      	str	r2, [r3, #12]
 800feea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800feec:	f107 0310 	add.w	r3, r7, #16
 800fef0:	22c0      	movs	r2, #192	@ 0xc0
 800fef2:	2100      	movs	r1, #0
 800fef4:	4618      	mov	r0, r3
 800fef6:	f000 fd17 	bl	8010928 <memset>
  if(uartHandle->Instance==USART1)
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	4a27      	ldr	r2, [pc, #156]	@ (800ff9c <HAL_UART_MspInit+0xc8>)
 800ff00:	4293      	cmp	r3, r2
 800ff02:	d146      	bne.n	800ff92 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800ff04:	f04f 0201 	mov.w	r2, #1
 800ff08:	f04f 0300 	mov.w	r3, #0
 800ff0c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800ff10:	2300      	movs	r3, #0
 800ff12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ff16:	f107 0310 	add.w	r3, r7, #16
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	f7f6 ffc6 	bl	8006eac <HAL_RCCEx_PeriphCLKConfig>
 800ff20:	4603      	mov	r3, r0
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d001      	beq.n	800ff2a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800ff26:	f7ff fc51 	bl	800f7cc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800ff2a:	4b1d      	ldr	r3, [pc, #116]	@ (800ffa0 <HAL_UART_MspInit+0xcc>)
 800ff2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ff30:	4a1b      	ldr	r2, [pc, #108]	@ (800ffa0 <HAL_UART_MspInit+0xcc>)
 800ff32:	f043 0310 	orr.w	r3, r3, #16
 800ff36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800ff3a:	4b19      	ldr	r3, [pc, #100]	@ (800ffa0 <HAL_UART_MspInit+0xcc>)
 800ff3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ff40:	f003 0310 	and.w	r3, r3, #16
 800ff44:	60fb      	str	r3, [r7, #12]
 800ff46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ff48:	4b15      	ldr	r3, [pc, #84]	@ (800ffa0 <HAL_UART_MspInit+0xcc>)
 800ff4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff4e:	4a14      	ldr	r2, [pc, #80]	@ (800ffa0 <HAL_UART_MspInit+0xcc>)
 800ff50:	f043 0301 	orr.w	r3, r3, #1
 800ff54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ff58:	4b11      	ldr	r3, [pc, #68]	@ (800ffa0 <HAL_UART_MspInit+0xcc>)
 800ff5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff5e:	f003 0301 	and.w	r3, r3, #1
 800ff62:	60bb      	str	r3, [r7, #8]
 800ff64:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800ff66:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800ff6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ff6e:	2302      	movs	r3, #2
 800ff70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff74:	2300      	movs	r3, #0
 800ff76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800ff80:	2307      	movs	r3, #7
 800ff82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ff86:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800ff8a:	4619      	mov	r1, r3
 800ff8c:	4805      	ldr	r0, [pc, #20]	@ (800ffa4 <HAL_UART_MspInit+0xd0>)
 800ff8e:	f7f3 fbaf 	bl	80036f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800ff92:	bf00      	nop
 800ff94:	37e8      	adds	r7, #232	@ 0xe8
 800ff96:	46bd      	mov	sp, r7
 800ff98:	bd80      	pop	{r7, pc}
 800ff9a:	bf00      	nop
 800ff9c:	40011000 	.word	0x40011000
 800ffa0:	58024400 	.word	0x58024400
 800ffa4:	58020000 	.word	0x58020000

0800ffa8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ffac:	2200      	movs	r2, #0
 800ffae:	490f      	ldr	r1, [pc, #60]	@ (800ffec <MX_USB_DEVICE_Init+0x44>)
 800ffb0:	480f      	ldr	r0, [pc, #60]	@ (800fff0 <MX_USB_DEVICE_Init+0x48>)
 800ffb2:	f7fd fa31 	bl	800d418 <USBD_Init>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d001      	beq.n	800ffc0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ffbc:	f7ff fc06 	bl	800f7cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MIDI) != USBD_OK)
 800ffc0:	490c      	ldr	r1, [pc, #48]	@ (800fff4 <MX_USB_DEVICE_Init+0x4c>)
 800ffc2:	480b      	ldr	r0, [pc, #44]	@ (800fff0 <MX_USB_DEVICE_Init+0x48>)
 800ffc4:	f7fd fa58 	bl	800d478 <USBD_RegisterClass>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d001      	beq.n	800ffd2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ffce:	f7ff fbfd 	bl	800f7cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ffd2:	4807      	ldr	r0, [pc, #28]	@ (800fff0 <MX_USB_DEVICE_Init+0x48>)
 800ffd4:	f7fd fa86 	bl	800d4e4 <USBD_Start>
 800ffd8:	4603      	mov	r3, r0
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d001      	beq.n	800ffe2 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800ffde:	f7ff fbf5 	bl	800f7cc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800ffe2:	f7f5 ff6d 	bl	8005ec0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ffe6:	bf00      	nop
 800ffe8:	bd80      	pop	{r7, pc}
 800ffea:	bf00      	nop
 800ffec:	240000a8 	.word	0x240000a8
 800fff0:	240084f8 	.word	0x240084f8
 800fff4:	24000008 	.word	0x24000008

0800fff8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800fff8:	b580      	push	{r7, lr}
 800fffa:	b0ba      	sub	sp, #232	@ 0xe8
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010000:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8010004:	2200      	movs	r2, #0
 8010006:	601a      	str	r2, [r3, #0]
 8010008:	605a      	str	r2, [r3, #4]
 801000a:	609a      	str	r2, [r3, #8]
 801000c:	60da      	str	r2, [r3, #12]
 801000e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010010:	f107 0310 	add.w	r3, r7, #16
 8010014:	22c0      	movs	r2, #192	@ 0xc0
 8010016:	2100      	movs	r1, #0
 8010018:	4618      	mov	r0, r3
 801001a:	f000 fc85 	bl	8010928 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	4a2c      	ldr	r2, [pc, #176]	@ (80100d4 <HAL_PCD_MspInit+0xdc>)
 8010024:	4293      	cmp	r3, r2
 8010026:	d151      	bne.n	80100cc <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010028:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801002c:	f04f 0300 	mov.w	r3, #0
 8010030:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8010034:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8010038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801003c:	f107 0310 	add.w	r3, r7, #16
 8010040:	4618      	mov	r0, r3
 8010042:	f7f6 ff33 	bl	8006eac <HAL_RCCEx_PeriphCLKConfig>
 8010046:	4603      	mov	r3, r0
 8010048:	2b00      	cmp	r3, #0
 801004a:	d001      	beq.n	8010050 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 801004c:	f7ff fbbe 	bl	800f7cc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8010050:	f7f5 ff36 	bl	8005ec0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010054:	4b20      	ldr	r3, [pc, #128]	@ (80100d8 <HAL_PCD_MspInit+0xe0>)
 8010056:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801005a:	4a1f      	ldr	r2, [pc, #124]	@ (80100d8 <HAL_PCD_MspInit+0xe0>)
 801005c:	f043 0301 	orr.w	r3, r3, #1
 8010060:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010064:	4b1c      	ldr	r3, [pc, #112]	@ (80100d8 <HAL_PCD_MspInit+0xe0>)
 8010066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801006a:	f003 0301 	and.w	r3, r3, #1
 801006e:	60fb      	str	r3, [r7, #12]
 8010070:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010072:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8010076:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801007a:	2302      	movs	r3, #2
 801007c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010080:	2300      	movs	r3, #0
 8010082:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010086:	2300      	movs	r3, #0
 8010088:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801008c:	230a      	movs	r3, #10
 801008e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010092:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8010096:	4619      	mov	r1, r3
 8010098:	4810      	ldr	r0, [pc, #64]	@ (80100dc <HAL_PCD_MspInit+0xe4>)
 801009a:	f7f3 fb29 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801009e:	4b0e      	ldr	r3, [pc, #56]	@ (80100d8 <HAL_PCD_MspInit+0xe0>)
 80100a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80100a4:	4a0c      	ldr	r2, [pc, #48]	@ (80100d8 <HAL_PCD_MspInit+0xe0>)
 80100a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80100aa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80100ae:	4b0a      	ldr	r3, [pc, #40]	@ (80100d8 <HAL_PCD_MspInit+0xe0>)
 80100b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80100b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80100b8:	60bb      	str	r3, [r7, #8]
 80100ba:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80100bc:	2200      	movs	r2, #0
 80100be:	2100      	movs	r1, #0
 80100c0:	2065      	movs	r0, #101	@ 0x65
 80100c2:	f7f0 fc98 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80100c6:	2065      	movs	r0, #101	@ 0x65
 80100c8:	f7f0 fcaf 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80100cc:	bf00      	nop
 80100ce:	37e8      	adds	r7, #232	@ 0xe8
 80100d0:	46bd      	mov	sp, r7
 80100d2:	bd80      	pop	{r7, pc}
 80100d4:	40080000 	.word	0x40080000
 80100d8:	58024400 	.word	0x58024400
 80100dc:	58020000 	.word	0x58020000

080100e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100e0:	b580      	push	{r7, lr}
 80100e2:	b082      	sub	sp, #8
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80100f4:	4619      	mov	r1, r3
 80100f6:	4610      	mov	r0, r2
 80100f8:	f7fd fa41 	bl	800d57e <USBD_LL_SetupStage>
}
 80100fc:	bf00      	nop
 80100fe:	3708      	adds	r7, #8
 8010100:	46bd      	mov	sp, r7
 8010102:	bd80      	pop	{r7, pc}

08010104 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b082      	sub	sp, #8
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
 801010c:	460b      	mov	r3, r1
 801010e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010116:	78fa      	ldrb	r2, [r7, #3]
 8010118:	6879      	ldr	r1, [r7, #4]
 801011a:	4613      	mov	r3, r2
 801011c:	00db      	lsls	r3, r3, #3
 801011e:	4413      	add	r3, r2
 8010120:	009b      	lsls	r3, r3, #2
 8010122:	440b      	add	r3, r1
 8010124:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010128:	681a      	ldr	r2, [r3, #0]
 801012a:	78fb      	ldrb	r3, [r7, #3]
 801012c:	4619      	mov	r1, r3
 801012e:	f7fd fa7b 	bl	800d628 <USBD_LL_DataOutStage>
}
 8010132:	bf00      	nop
 8010134:	3708      	adds	r7, #8
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}

0801013a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801013a:	b580      	push	{r7, lr}
 801013c:	b082      	sub	sp, #8
 801013e:	af00      	add	r7, sp, #0
 8010140:	6078      	str	r0, [r7, #4]
 8010142:	460b      	mov	r3, r1
 8010144:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801014c:	78fa      	ldrb	r2, [r7, #3]
 801014e:	6879      	ldr	r1, [r7, #4]
 8010150:	4613      	mov	r3, r2
 8010152:	00db      	lsls	r3, r3, #3
 8010154:	4413      	add	r3, r2
 8010156:	009b      	lsls	r3, r3, #2
 8010158:	440b      	add	r3, r1
 801015a:	3320      	adds	r3, #32
 801015c:	681a      	ldr	r2, [r3, #0]
 801015e:	78fb      	ldrb	r3, [r7, #3]
 8010160:	4619      	mov	r1, r3
 8010162:	f7fd fb14 	bl	800d78e <USBD_LL_DataInStage>
}
 8010166:	bf00      	nop
 8010168:	3708      	adds	r7, #8
 801016a:	46bd      	mov	sp, r7
 801016c:	bd80      	pop	{r7, pc}

0801016e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801016e:	b580      	push	{r7, lr}
 8010170:	b082      	sub	sp, #8
 8010172:	af00      	add	r7, sp, #0
 8010174:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801017c:	4618      	mov	r0, r3
 801017e:	f7fd fc4e 	bl	800da1e <USBD_LL_SOF>
}
 8010182:	bf00      	nop
 8010184:	3708      	adds	r7, #8
 8010186:	46bd      	mov	sp, r7
 8010188:	bd80      	pop	{r7, pc}

0801018a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801018a:	b580      	push	{r7, lr}
 801018c:	b084      	sub	sp, #16
 801018e:	af00      	add	r7, sp, #0
 8010190:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010192:	2301      	movs	r3, #1
 8010194:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	79db      	ldrb	r3, [r3, #7]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d102      	bne.n	80101a4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801019e:	2300      	movs	r3, #0
 80101a0:	73fb      	strb	r3, [r7, #15]
 80101a2:	e008      	b.n	80101b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	79db      	ldrb	r3, [r3, #7]
 80101a8:	2b02      	cmp	r3, #2
 80101aa:	d102      	bne.n	80101b2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80101ac:	2301      	movs	r3, #1
 80101ae:	73fb      	strb	r3, [r7, #15]
 80101b0:	e001      	b.n	80101b6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80101b2:	f7ff fb0b 	bl	800f7cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80101bc:	7bfa      	ldrb	r2, [r7, #15]
 80101be:	4611      	mov	r1, r2
 80101c0:	4618      	mov	r0, r3
 80101c2:	f7fd fbe8 	bl	800d996 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80101cc:	4618      	mov	r0, r3
 80101ce:	f7fd fb90 	bl	800d8f2 <USBD_LL_Reset>
}
 80101d2:	bf00      	nop
 80101d4:	3710      	adds	r7, #16
 80101d6:	46bd      	mov	sp, r7
 80101d8:	bd80      	pop	{r7, pc}
	...

080101dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	b082      	sub	sp, #8
 80101e0:	af00      	add	r7, sp, #0
 80101e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80101ea:	4618      	mov	r0, r3
 80101ec:	f7fd fbe3 	bl	800d9b6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	687a      	ldr	r2, [r7, #4]
 80101fc:	6812      	ldr	r2, [r2, #0]
 80101fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010202:	f043 0301 	orr.w	r3, r3, #1
 8010206:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	7adb      	ldrb	r3, [r3, #11]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d005      	beq.n	801021c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010210:	4b04      	ldr	r3, [pc, #16]	@ (8010224 <HAL_PCD_SuspendCallback+0x48>)
 8010212:	691b      	ldr	r3, [r3, #16]
 8010214:	4a03      	ldr	r2, [pc, #12]	@ (8010224 <HAL_PCD_SuspendCallback+0x48>)
 8010216:	f043 0306 	orr.w	r3, r3, #6
 801021a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801021c:	bf00      	nop
 801021e:	3708      	adds	r7, #8
 8010220:	46bd      	mov	sp, r7
 8010222:	bd80      	pop	{r7, pc}
 8010224:	e000ed00 	.word	0xe000ed00

08010228 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010228:	b580      	push	{r7, lr}
 801022a:	b082      	sub	sp, #8
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010236:	4618      	mov	r0, r3
 8010238:	f7fd fbd9 	bl	800d9ee <USBD_LL_Resume>
}
 801023c:	bf00      	nop
 801023e:	3708      	adds	r7, #8
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}

08010244 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b082      	sub	sp, #8
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
 801024c:	460b      	mov	r3, r1
 801024e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010256:	78fa      	ldrb	r2, [r7, #3]
 8010258:	4611      	mov	r1, r2
 801025a:	4618      	mov	r0, r3
 801025c:	f7fd fc31 	bl	800dac2 <USBD_LL_IsoOUTIncomplete>
}
 8010260:	bf00      	nop
 8010262:	3708      	adds	r7, #8
 8010264:	46bd      	mov	sp, r7
 8010266:	bd80      	pop	{r7, pc}

08010268 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010268:	b580      	push	{r7, lr}
 801026a:	b082      	sub	sp, #8
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
 8010270:	460b      	mov	r3, r1
 8010272:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801027a:	78fa      	ldrb	r2, [r7, #3]
 801027c:	4611      	mov	r1, r2
 801027e:	4618      	mov	r0, r3
 8010280:	f7fd fbed 	bl	800da5e <USBD_LL_IsoINIncomplete>
}
 8010284:	bf00      	nop
 8010286:	3708      	adds	r7, #8
 8010288:	46bd      	mov	sp, r7
 801028a:	bd80      	pop	{r7, pc}

0801028c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801028c:	b580      	push	{r7, lr}
 801028e:	b082      	sub	sp, #8
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801029a:	4618      	mov	r0, r3
 801029c:	f7fd fc43 	bl	800db26 <USBD_LL_DevConnected>
}
 80102a0:	bf00      	nop
 80102a2:	3708      	adds	r7, #8
 80102a4:	46bd      	mov	sp, r7
 80102a6:	bd80      	pop	{r7, pc}

080102a8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b082      	sub	sp, #8
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80102b6:	4618      	mov	r0, r3
 80102b8:	f7fd fc40 	bl	800db3c <USBD_LL_DevDisconnected>
}
 80102bc:	bf00      	nop
 80102be:	3708      	adds	r7, #8
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b082      	sub	sp, #8
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	781b      	ldrb	r3, [r3, #0]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d13e      	bne.n	8010352 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80102d4:	4a21      	ldr	r2, [pc, #132]	@ (801035c <USBD_LL_Init+0x98>)
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	4a1f      	ldr	r2, [pc, #124]	@ (801035c <USBD_LL_Init+0x98>)
 80102e0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80102e4:	4b1d      	ldr	r3, [pc, #116]	@ (801035c <USBD_LL_Init+0x98>)
 80102e6:	4a1e      	ldr	r2, [pc, #120]	@ (8010360 <USBD_LL_Init+0x9c>)
 80102e8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80102ea:	4b1c      	ldr	r3, [pc, #112]	@ (801035c <USBD_LL_Init+0x98>)
 80102ec:	2209      	movs	r2, #9
 80102ee:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80102f0:	4b1a      	ldr	r3, [pc, #104]	@ (801035c <USBD_LL_Init+0x98>)
 80102f2:	2202      	movs	r2, #2
 80102f4:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80102f6:	4b19      	ldr	r3, [pc, #100]	@ (801035c <USBD_LL_Init+0x98>)
 80102f8:	2200      	movs	r2, #0
 80102fa:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80102fc:	4b17      	ldr	r3, [pc, #92]	@ (801035c <USBD_LL_Init+0x98>)
 80102fe:	2202      	movs	r2, #2
 8010300:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010302:	4b16      	ldr	r3, [pc, #88]	@ (801035c <USBD_LL_Init+0x98>)
 8010304:	2200      	movs	r2, #0
 8010306:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010308:	4b14      	ldr	r3, [pc, #80]	@ (801035c <USBD_LL_Init+0x98>)
 801030a:	2200      	movs	r2, #0
 801030c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801030e:	4b13      	ldr	r3, [pc, #76]	@ (801035c <USBD_LL_Init+0x98>)
 8010310:	2200      	movs	r2, #0
 8010312:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8010314:	4b11      	ldr	r3, [pc, #68]	@ (801035c <USBD_LL_Init+0x98>)
 8010316:	2200      	movs	r2, #0
 8010318:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801031a:	4b10      	ldr	r3, [pc, #64]	@ (801035c <USBD_LL_Init+0x98>)
 801031c:	2200      	movs	r2, #0
 801031e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010320:	4b0e      	ldr	r3, [pc, #56]	@ (801035c <USBD_LL_Init+0x98>)
 8010322:	2200      	movs	r2, #0
 8010324:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010326:	480d      	ldr	r0, [pc, #52]	@ (801035c <USBD_LL_Init+0x98>)
 8010328:	f7f4 faef 	bl	800490a <HAL_PCD_Init>
 801032c:	4603      	mov	r3, r0
 801032e:	2b00      	cmp	r3, #0
 8010330:	d001      	beq.n	8010336 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8010332:	f7ff fa4b 	bl	800f7cc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010336:	2180      	movs	r1, #128	@ 0x80
 8010338:	4808      	ldr	r0, [pc, #32]	@ (801035c <USBD_LL_Init+0x98>)
 801033a:	f7f5 fd46 	bl	8005dca <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801033e:	2240      	movs	r2, #64	@ 0x40
 8010340:	2100      	movs	r1, #0
 8010342:	4806      	ldr	r0, [pc, #24]	@ (801035c <USBD_LL_Init+0x98>)
 8010344:	f7f5 fcfa 	bl	8005d3c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010348:	2280      	movs	r2, #128	@ 0x80
 801034a:	2101      	movs	r1, #1
 801034c:	4803      	ldr	r0, [pc, #12]	@ (801035c <USBD_LL_Init+0x98>)
 801034e:	f7f5 fcf5 	bl	8005d3c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8010352:	2300      	movs	r3, #0
}
 8010354:	4618      	mov	r0, r3
 8010356:	3708      	adds	r7, #8
 8010358:	46bd      	mov	sp, r7
 801035a:	bd80      	pop	{r7, pc}
 801035c:	240087d4 	.word	0x240087d4
 8010360:	40080000 	.word	0x40080000

08010364 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b084      	sub	sp, #16
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801036c:	2300      	movs	r3, #0
 801036e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010370:	2300      	movs	r3, #0
 8010372:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801037a:	4618      	mov	r0, r3
 801037c:	f7f4 fbd1 	bl	8004b22 <HAL_PCD_Start>
 8010380:	4603      	mov	r3, r0
 8010382:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010384:	7bfb      	ldrb	r3, [r7, #15]
 8010386:	4618      	mov	r0, r3
 8010388:	f000 f930 	bl	80105ec <USBD_Get_USB_Status>
 801038c:	4603      	mov	r3, r0
 801038e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010390:	7bbb      	ldrb	r3, [r7, #14]
}
 8010392:	4618      	mov	r0, r3
 8010394:	3710      	adds	r7, #16
 8010396:	46bd      	mov	sp, r7
 8010398:	bd80      	pop	{r7, pc}

0801039a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801039a:	b580      	push	{r7, lr}
 801039c:	b084      	sub	sp, #16
 801039e:	af00      	add	r7, sp, #0
 80103a0:	6078      	str	r0, [r7, #4]
 80103a2:	4608      	mov	r0, r1
 80103a4:	4611      	mov	r1, r2
 80103a6:	461a      	mov	r2, r3
 80103a8:	4603      	mov	r3, r0
 80103aa:	70fb      	strb	r3, [r7, #3]
 80103ac:	460b      	mov	r3, r1
 80103ae:	70bb      	strb	r3, [r7, #2]
 80103b0:	4613      	mov	r3, r2
 80103b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103b4:	2300      	movs	r3, #0
 80103b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103b8:	2300      	movs	r3, #0
 80103ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80103c2:	78bb      	ldrb	r3, [r7, #2]
 80103c4:	883a      	ldrh	r2, [r7, #0]
 80103c6:	78f9      	ldrb	r1, [r7, #3]
 80103c8:	f7f5 f8d2 	bl	8005570 <HAL_PCD_EP_Open>
 80103cc:	4603      	mov	r3, r0
 80103ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103d0:	7bfb      	ldrb	r3, [r7, #15]
 80103d2:	4618      	mov	r0, r3
 80103d4:	f000 f90a 	bl	80105ec <USBD_Get_USB_Status>
 80103d8:	4603      	mov	r3, r0
 80103da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80103de:	4618      	mov	r0, r3
 80103e0:	3710      	adds	r7, #16
 80103e2:	46bd      	mov	sp, r7
 80103e4:	bd80      	pop	{r7, pc}

080103e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103e6:	b580      	push	{r7, lr}
 80103e8:	b084      	sub	sp, #16
 80103ea:	af00      	add	r7, sp, #0
 80103ec:	6078      	str	r0, [r7, #4]
 80103ee:	460b      	mov	r3, r1
 80103f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103f2:	2300      	movs	r3, #0
 80103f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103f6:	2300      	movs	r3, #0
 80103f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010400:	78fa      	ldrb	r2, [r7, #3]
 8010402:	4611      	mov	r1, r2
 8010404:	4618      	mov	r0, r3
 8010406:	f7f5 f91d 	bl	8005644 <HAL_PCD_EP_Close>
 801040a:	4603      	mov	r3, r0
 801040c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801040e:	7bfb      	ldrb	r3, [r7, #15]
 8010410:	4618      	mov	r0, r3
 8010412:	f000 f8eb 	bl	80105ec <USBD_Get_USB_Status>
 8010416:	4603      	mov	r3, r0
 8010418:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801041a:	7bbb      	ldrb	r3, [r7, #14]
}
 801041c:	4618      	mov	r0, r3
 801041e:	3710      	adds	r7, #16
 8010420:	46bd      	mov	sp, r7
 8010422:	bd80      	pop	{r7, pc}

08010424 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010424:	b580      	push	{r7, lr}
 8010426:	b084      	sub	sp, #16
 8010428:	af00      	add	r7, sp, #0
 801042a:	6078      	str	r0, [r7, #4]
 801042c:	460b      	mov	r3, r1
 801042e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010430:	2300      	movs	r3, #0
 8010432:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010434:	2300      	movs	r3, #0
 8010436:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801043e:	78fa      	ldrb	r2, [r7, #3]
 8010440:	4611      	mov	r1, r2
 8010442:	4618      	mov	r0, r3
 8010444:	f7f5 f9d5 	bl	80057f2 <HAL_PCD_EP_SetStall>
 8010448:	4603      	mov	r3, r0
 801044a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801044c:	7bfb      	ldrb	r3, [r7, #15]
 801044e:	4618      	mov	r0, r3
 8010450:	f000 f8cc 	bl	80105ec <USBD_Get_USB_Status>
 8010454:	4603      	mov	r3, r0
 8010456:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010458:	7bbb      	ldrb	r3, [r7, #14]
}
 801045a:	4618      	mov	r0, r3
 801045c:	3710      	adds	r7, #16
 801045e:	46bd      	mov	sp, r7
 8010460:	bd80      	pop	{r7, pc}

08010462 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010462:	b580      	push	{r7, lr}
 8010464:	b084      	sub	sp, #16
 8010466:	af00      	add	r7, sp, #0
 8010468:	6078      	str	r0, [r7, #4]
 801046a:	460b      	mov	r3, r1
 801046c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801046e:	2300      	movs	r3, #0
 8010470:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010472:	2300      	movs	r3, #0
 8010474:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801047c:	78fa      	ldrb	r2, [r7, #3]
 801047e:	4611      	mov	r1, r2
 8010480:	4618      	mov	r0, r3
 8010482:	f7f5 fa19 	bl	80058b8 <HAL_PCD_EP_ClrStall>
 8010486:	4603      	mov	r3, r0
 8010488:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801048a:	7bfb      	ldrb	r3, [r7, #15]
 801048c:	4618      	mov	r0, r3
 801048e:	f000 f8ad 	bl	80105ec <USBD_Get_USB_Status>
 8010492:	4603      	mov	r3, r0
 8010494:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010496:	7bbb      	ldrb	r3, [r7, #14]
}
 8010498:	4618      	mov	r0, r3
 801049a:	3710      	adds	r7, #16
 801049c:	46bd      	mov	sp, r7
 801049e:	bd80      	pop	{r7, pc}

080104a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80104a0:	b480      	push	{r7}
 80104a2:	b085      	sub	sp, #20
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	6078      	str	r0, [r7, #4]
 80104a8:	460b      	mov	r3, r1
 80104aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80104b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80104b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	da0b      	bge.n	80104d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80104bc:	78fb      	ldrb	r3, [r7, #3]
 80104be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80104c2:	68f9      	ldr	r1, [r7, #12]
 80104c4:	4613      	mov	r3, r2
 80104c6:	00db      	lsls	r3, r3, #3
 80104c8:	4413      	add	r3, r2
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	440b      	add	r3, r1
 80104ce:	3316      	adds	r3, #22
 80104d0:	781b      	ldrb	r3, [r3, #0]
 80104d2:	e00b      	b.n	80104ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80104d4:	78fb      	ldrb	r3, [r7, #3]
 80104d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80104da:	68f9      	ldr	r1, [r7, #12]
 80104dc:	4613      	mov	r3, r2
 80104de:	00db      	lsls	r3, r3, #3
 80104e0:	4413      	add	r3, r2
 80104e2:	009b      	lsls	r3, r3, #2
 80104e4:	440b      	add	r3, r1
 80104e6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80104ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80104ec:	4618      	mov	r0, r3
 80104ee:	3714      	adds	r7, #20
 80104f0:	46bd      	mov	sp, r7
 80104f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f6:	4770      	bx	lr

080104f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b084      	sub	sp, #16
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	6078      	str	r0, [r7, #4]
 8010500:	460b      	mov	r3, r1
 8010502:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010504:	2300      	movs	r3, #0
 8010506:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010508:	2300      	movs	r3, #0
 801050a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010512:	78fa      	ldrb	r2, [r7, #3]
 8010514:	4611      	mov	r1, r2
 8010516:	4618      	mov	r0, r3
 8010518:	f7f5 f806 	bl	8005528 <HAL_PCD_SetAddress>
 801051c:	4603      	mov	r3, r0
 801051e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010520:	7bfb      	ldrb	r3, [r7, #15]
 8010522:	4618      	mov	r0, r3
 8010524:	f000 f862 	bl	80105ec <USBD_Get_USB_Status>
 8010528:	4603      	mov	r3, r0
 801052a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801052c:	7bbb      	ldrb	r3, [r7, #14]
}
 801052e:	4618      	mov	r0, r3
 8010530:	3710      	adds	r7, #16
 8010532:	46bd      	mov	sp, r7
 8010534:	bd80      	pop	{r7, pc}

08010536 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010536:	b580      	push	{r7, lr}
 8010538:	b086      	sub	sp, #24
 801053a:	af00      	add	r7, sp, #0
 801053c:	60f8      	str	r0, [r7, #12]
 801053e:	607a      	str	r2, [r7, #4]
 8010540:	603b      	str	r3, [r7, #0]
 8010542:	460b      	mov	r3, r1
 8010544:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010546:	2300      	movs	r3, #0
 8010548:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801054a:	2300      	movs	r3, #0
 801054c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010554:	7af9      	ldrb	r1, [r7, #11]
 8010556:	683b      	ldr	r3, [r7, #0]
 8010558:	687a      	ldr	r2, [r7, #4]
 801055a:	f7f5 f910 	bl	800577e <HAL_PCD_EP_Transmit>
 801055e:	4603      	mov	r3, r0
 8010560:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010562:	7dfb      	ldrb	r3, [r7, #23]
 8010564:	4618      	mov	r0, r3
 8010566:	f000 f841 	bl	80105ec <USBD_Get_USB_Status>
 801056a:	4603      	mov	r3, r0
 801056c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801056e:	7dbb      	ldrb	r3, [r7, #22]
}
 8010570:	4618      	mov	r0, r3
 8010572:	3718      	adds	r7, #24
 8010574:	46bd      	mov	sp, r7
 8010576:	bd80      	pop	{r7, pc}

08010578 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b086      	sub	sp, #24
 801057c:	af00      	add	r7, sp, #0
 801057e:	60f8      	str	r0, [r7, #12]
 8010580:	607a      	str	r2, [r7, #4]
 8010582:	603b      	str	r3, [r7, #0]
 8010584:	460b      	mov	r3, r1
 8010586:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010588:	2300      	movs	r3, #0
 801058a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801058c:	2300      	movs	r3, #0
 801058e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010596:	7af9      	ldrb	r1, [r7, #11]
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	f7f5 f89c 	bl	80056d8 <HAL_PCD_EP_Receive>
 80105a0:	4603      	mov	r3, r0
 80105a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80105a4:	7dfb      	ldrb	r3, [r7, #23]
 80105a6:	4618      	mov	r0, r3
 80105a8:	f000 f820 	bl	80105ec <USBD_Get_USB_Status>
 80105ac:	4603      	mov	r3, r0
 80105ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80105b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	3718      	adds	r7, #24
 80105b6:	46bd      	mov	sp, r7
 80105b8:	bd80      	pop	{r7, pc}
	...

080105bc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80105bc:	b480      	push	{r7}
 80105be:	b083      	sub	sp, #12
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80105c4:	4b03      	ldr	r3, [pc, #12]	@ (80105d4 <USBD_static_malloc+0x18>)
}
 80105c6:	4618      	mov	r0, r3
 80105c8:	370c      	adds	r7, #12
 80105ca:	46bd      	mov	sp, r7
 80105cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d0:	4770      	bx	lr
 80105d2:	bf00      	nop
 80105d4:	24008cb8 	.word	0x24008cb8

080105d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80105d8:	b480      	push	{r7}
 80105da:	b083      	sub	sp, #12
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80105e0:	bf00      	nop
 80105e2:	370c      	adds	r7, #12
 80105e4:	46bd      	mov	sp, r7
 80105e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ea:	4770      	bx	lr

080105ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80105ec:	b480      	push	{r7}
 80105ee:	b085      	sub	sp, #20
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	4603      	mov	r3, r0
 80105f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105f6:	2300      	movs	r3, #0
 80105f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80105fa:	79fb      	ldrb	r3, [r7, #7]
 80105fc:	2b03      	cmp	r3, #3
 80105fe:	d817      	bhi.n	8010630 <USBD_Get_USB_Status+0x44>
 8010600:	a201      	add	r2, pc, #4	@ (adr r2, 8010608 <USBD_Get_USB_Status+0x1c>)
 8010602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010606:	bf00      	nop
 8010608:	08010619 	.word	0x08010619
 801060c:	0801061f 	.word	0x0801061f
 8010610:	08010625 	.word	0x08010625
 8010614:	0801062b 	.word	0x0801062b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010618:	2300      	movs	r3, #0
 801061a:	73fb      	strb	r3, [r7, #15]
    break;
 801061c:	e00b      	b.n	8010636 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801061e:	2303      	movs	r3, #3
 8010620:	73fb      	strb	r3, [r7, #15]
    break;
 8010622:	e008      	b.n	8010636 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010624:	2301      	movs	r3, #1
 8010626:	73fb      	strb	r3, [r7, #15]
    break;
 8010628:	e005      	b.n	8010636 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801062a:	2303      	movs	r3, #3
 801062c:	73fb      	strb	r3, [r7, #15]
    break;
 801062e:	e002      	b.n	8010636 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010630:	2303      	movs	r3, #3
 8010632:	73fb      	strb	r3, [r7, #15]
    break;
 8010634:	bf00      	nop
  }
  return usb_status;
 8010636:	7bfb      	ldrb	r3, [r7, #15]
}
 8010638:	4618      	mov	r0, r3
 801063a:	3714      	adds	r7, #20
 801063c:	46bd      	mov	sp, r7
 801063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010642:	4770      	bx	lr

08010644 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010644:	b480      	push	{r7}
 8010646:	b083      	sub	sp, #12
 8010648:	af00      	add	r7, sp, #0
 801064a:	4603      	mov	r3, r0
 801064c:	6039      	str	r1, [r7, #0]
 801064e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010650:	683b      	ldr	r3, [r7, #0]
 8010652:	2212      	movs	r2, #18
 8010654:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010656:	4b03      	ldr	r3, [pc, #12]	@ (8010664 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010658:	4618      	mov	r0, r3
 801065a:	370c      	adds	r7, #12
 801065c:	46bd      	mov	sp, r7
 801065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010662:	4770      	bx	lr
 8010664:	240000c8 	.word	0x240000c8

08010668 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010668:	b480      	push	{r7}
 801066a:	b083      	sub	sp, #12
 801066c:	af00      	add	r7, sp, #0
 801066e:	4603      	mov	r3, r0
 8010670:	6039      	str	r1, [r7, #0]
 8010672:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010674:	683b      	ldr	r3, [r7, #0]
 8010676:	2204      	movs	r2, #4
 8010678:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801067a:	4b03      	ldr	r3, [pc, #12]	@ (8010688 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801067c:	4618      	mov	r0, r3
 801067e:	370c      	adds	r7, #12
 8010680:	46bd      	mov	sp, r7
 8010682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010686:	4770      	bx	lr
 8010688:	240000dc 	.word	0x240000dc

0801068c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b082      	sub	sp, #8
 8010690:	af00      	add	r7, sp, #0
 8010692:	4603      	mov	r3, r0
 8010694:	6039      	str	r1, [r7, #0]
 8010696:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010698:	79fb      	ldrb	r3, [r7, #7]
 801069a:	2b00      	cmp	r3, #0
 801069c:	d105      	bne.n	80106aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801069e:	683a      	ldr	r2, [r7, #0]
 80106a0:	4907      	ldr	r1, [pc, #28]	@ (80106c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80106a2:	4808      	ldr	r0, [pc, #32]	@ (80106c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80106a4:	f7fe f8a4 	bl	800e7f0 <USBD_GetString>
 80106a8:	e004      	b.n	80106b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80106aa:	683a      	ldr	r2, [r7, #0]
 80106ac:	4904      	ldr	r1, [pc, #16]	@ (80106c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80106ae:	4805      	ldr	r0, [pc, #20]	@ (80106c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80106b0:	f7fe f89e 	bl	800e7f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80106b4:	4b02      	ldr	r3, [pc, #8]	@ (80106c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3708      	adds	r7, #8
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}
 80106be:	bf00      	nop
 80106c0:	24008ccc 	.word	0x24008ccc
 80106c4:	080113bc 	.word	0x080113bc

080106c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b082      	sub	sp, #8
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	4603      	mov	r3, r0
 80106d0:	6039      	str	r1, [r7, #0]
 80106d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80106d4:	683a      	ldr	r2, [r7, #0]
 80106d6:	4904      	ldr	r1, [pc, #16]	@ (80106e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80106d8:	4804      	ldr	r0, [pc, #16]	@ (80106ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80106da:	f7fe f889 	bl	800e7f0 <USBD_GetString>
  return USBD_StrDesc;
 80106de:	4b02      	ldr	r3, [pc, #8]	@ (80106e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3708      	adds	r7, #8
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}
 80106e8:	24008ccc 	.word	0x24008ccc
 80106ec:	080113d4 	.word	0x080113d4

080106f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80106f0:	b580      	push	{r7, lr}
 80106f2:	b082      	sub	sp, #8
 80106f4:	af00      	add	r7, sp, #0
 80106f6:	4603      	mov	r3, r0
 80106f8:	6039      	str	r1, [r7, #0]
 80106fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	221a      	movs	r2, #26
 8010700:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010702:	f000 f843 	bl	801078c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010706:	4b02      	ldr	r3, [pc, #8]	@ (8010710 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010708:	4618      	mov	r0, r3
 801070a:	3708      	adds	r7, #8
 801070c:	46bd      	mov	sp, r7
 801070e:	bd80      	pop	{r7, pc}
 8010710:	240000e0 	.word	0x240000e0

08010714 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010714:	b580      	push	{r7, lr}
 8010716:	b082      	sub	sp, #8
 8010718:	af00      	add	r7, sp, #0
 801071a:	4603      	mov	r3, r0
 801071c:	6039      	str	r1, [r7, #0]
 801071e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010720:	79fb      	ldrb	r3, [r7, #7]
 8010722:	2b00      	cmp	r3, #0
 8010724:	d105      	bne.n	8010732 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010726:	683a      	ldr	r2, [r7, #0]
 8010728:	4907      	ldr	r1, [pc, #28]	@ (8010748 <USBD_FS_ConfigStrDescriptor+0x34>)
 801072a:	4808      	ldr	r0, [pc, #32]	@ (801074c <USBD_FS_ConfigStrDescriptor+0x38>)
 801072c:	f7fe f860 	bl	800e7f0 <USBD_GetString>
 8010730:	e004      	b.n	801073c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010732:	683a      	ldr	r2, [r7, #0]
 8010734:	4904      	ldr	r1, [pc, #16]	@ (8010748 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010736:	4805      	ldr	r0, [pc, #20]	@ (801074c <USBD_FS_ConfigStrDescriptor+0x38>)
 8010738:	f7fe f85a 	bl	800e7f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 801073c:	4b02      	ldr	r3, [pc, #8]	@ (8010748 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801073e:	4618      	mov	r0, r3
 8010740:	3708      	adds	r7, #8
 8010742:	46bd      	mov	sp, r7
 8010744:	bd80      	pop	{r7, pc}
 8010746:	bf00      	nop
 8010748:	24008ccc 	.word	0x24008ccc
 801074c:	080113e8 	.word	0x080113e8

08010750 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010750:	b580      	push	{r7, lr}
 8010752:	b082      	sub	sp, #8
 8010754:	af00      	add	r7, sp, #0
 8010756:	4603      	mov	r3, r0
 8010758:	6039      	str	r1, [r7, #0]
 801075a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801075c:	79fb      	ldrb	r3, [r7, #7]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d105      	bne.n	801076e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010762:	683a      	ldr	r2, [r7, #0]
 8010764:	4907      	ldr	r1, [pc, #28]	@ (8010784 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010766:	4808      	ldr	r0, [pc, #32]	@ (8010788 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010768:	f7fe f842 	bl	800e7f0 <USBD_GetString>
 801076c:	e004      	b.n	8010778 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801076e:	683a      	ldr	r2, [r7, #0]
 8010770:	4904      	ldr	r1, [pc, #16]	@ (8010784 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010772:	4805      	ldr	r0, [pc, #20]	@ (8010788 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010774:	f7fe f83c 	bl	800e7f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010778:	4b02      	ldr	r3, [pc, #8]	@ (8010784 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801077a:	4618      	mov	r0, r3
 801077c:	3708      	adds	r7, #8
 801077e:	46bd      	mov	sp, r7
 8010780:	bd80      	pop	{r7, pc}
 8010782:	bf00      	nop
 8010784:	24008ccc 	.word	0x24008ccc
 8010788:	080113f4 	.word	0x080113f4

0801078c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801078c:	b580      	push	{r7, lr}
 801078e:	b084      	sub	sp, #16
 8010790:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010792:	4b0f      	ldr	r3, [pc, #60]	@ (80107d0 <Get_SerialNum+0x44>)
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010798:	4b0e      	ldr	r3, [pc, #56]	@ (80107d4 <Get_SerialNum+0x48>)
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801079e:	4b0e      	ldr	r3, [pc, #56]	@ (80107d8 <Get_SerialNum+0x4c>)
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80107a4:	68fa      	ldr	r2, [r7, #12]
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	4413      	add	r3, r2
 80107aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d009      	beq.n	80107c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80107b2:	2208      	movs	r2, #8
 80107b4:	4909      	ldr	r1, [pc, #36]	@ (80107dc <Get_SerialNum+0x50>)
 80107b6:	68f8      	ldr	r0, [r7, #12]
 80107b8:	f000 f814 	bl	80107e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80107bc:	2204      	movs	r2, #4
 80107be:	4908      	ldr	r1, [pc, #32]	@ (80107e0 <Get_SerialNum+0x54>)
 80107c0:	68b8      	ldr	r0, [r7, #8]
 80107c2:	f000 f80f 	bl	80107e4 <IntToUnicode>
  }
}
 80107c6:	bf00      	nop
 80107c8:	3710      	adds	r7, #16
 80107ca:	46bd      	mov	sp, r7
 80107cc:	bd80      	pop	{r7, pc}
 80107ce:	bf00      	nop
 80107d0:	1ff1e800 	.word	0x1ff1e800
 80107d4:	1ff1e804 	.word	0x1ff1e804
 80107d8:	1ff1e808 	.word	0x1ff1e808
 80107dc:	240000e2 	.word	0x240000e2
 80107e0:	240000f2 	.word	0x240000f2

080107e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80107e4:	b480      	push	{r7}
 80107e6:	b087      	sub	sp, #28
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	60f8      	str	r0, [r7, #12]
 80107ec:	60b9      	str	r1, [r7, #8]
 80107ee:	4613      	mov	r3, r2
 80107f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80107f2:	2300      	movs	r3, #0
 80107f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80107f6:	2300      	movs	r3, #0
 80107f8:	75fb      	strb	r3, [r7, #23]
 80107fa:	e027      	b.n	801084c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	0f1b      	lsrs	r3, r3, #28
 8010800:	2b09      	cmp	r3, #9
 8010802:	d80b      	bhi.n	801081c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	0f1b      	lsrs	r3, r3, #28
 8010808:	b2da      	uxtb	r2, r3
 801080a:	7dfb      	ldrb	r3, [r7, #23]
 801080c:	005b      	lsls	r3, r3, #1
 801080e:	4619      	mov	r1, r3
 8010810:	68bb      	ldr	r3, [r7, #8]
 8010812:	440b      	add	r3, r1
 8010814:	3230      	adds	r2, #48	@ 0x30
 8010816:	b2d2      	uxtb	r2, r2
 8010818:	701a      	strb	r2, [r3, #0]
 801081a:	e00a      	b.n	8010832 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	0f1b      	lsrs	r3, r3, #28
 8010820:	b2da      	uxtb	r2, r3
 8010822:	7dfb      	ldrb	r3, [r7, #23]
 8010824:	005b      	lsls	r3, r3, #1
 8010826:	4619      	mov	r1, r3
 8010828:	68bb      	ldr	r3, [r7, #8]
 801082a:	440b      	add	r3, r1
 801082c:	3237      	adds	r2, #55	@ 0x37
 801082e:	b2d2      	uxtb	r2, r2
 8010830:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	011b      	lsls	r3, r3, #4
 8010836:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010838:	7dfb      	ldrb	r3, [r7, #23]
 801083a:	005b      	lsls	r3, r3, #1
 801083c:	3301      	adds	r3, #1
 801083e:	68ba      	ldr	r2, [r7, #8]
 8010840:	4413      	add	r3, r2
 8010842:	2200      	movs	r2, #0
 8010844:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010846:	7dfb      	ldrb	r3, [r7, #23]
 8010848:	3301      	adds	r3, #1
 801084a:	75fb      	strb	r3, [r7, #23]
 801084c:	7dfa      	ldrb	r2, [r7, #23]
 801084e:	79fb      	ldrb	r3, [r7, #7]
 8010850:	429a      	cmp	r2, r3
 8010852:	d3d3      	bcc.n	80107fc <IntToUnicode+0x18>
  }
}
 8010854:	bf00      	nop
 8010856:	bf00      	nop
 8010858:	371c      	adds	r7, #28
 801085a:	46bd      	mov	sp, r7
 801085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010860:	4770      	bx	lr
	...

08010864 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8010864:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80108a0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8010868:	f7ff fad0 	bl	800fe0c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 801086c:	f7ff fa2e 	bl	800fccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8010870:	480c      	ldr	r0, [pc, #48]	@ (80108a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8010872:	490d      	ldr	r1, [pc, #52]	@ (80108a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8010874:	4a0d      	ldr	r2, [pc, #52]	@ (80108ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8010876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8010878:	e002      	b.n	8010880 <LoopCopyDataInit>

0801087a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801087a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801087c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801087e:	3304      	adds	r3, #4

08010880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8010880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8010882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8010884:	d3f9      	bcc.n	801087a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8010886:	4a0a      	ldr	r2, [pc, #40]	@ (80108b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8010888:	4c0a      	ldr	r4, [pc, #40]	@ (80108b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 801088a:	2300      	movs	r3, #0
  b LoopFillZerobss
 801088c:	e001      	b.n	8010892 <LoopFillZerobss>

0801088e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801088e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8010890:	3204      	adds	r2, #4

08010892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8010892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8010894:	d3fb      	bcc.n	801088e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8010896:	f000 f855 	bl	8010944 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801089a:	f7fe fddd 	bl	800f458 <main>
  bx  lr
 801089e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80108a0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80108a4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80108a8:	2400014c 	.word	0x2400014c
  ldr r2, =_sidata
 80108ac:	08011688 	.word	0x08011688
  ldr r2, =_sbss
 80108b0:	2400014c 	.word	0x2400014c
  ldr r4, =_ebss
 80108b4:	24009014 	.word	0x24009014

080108b8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80108b8:	e7fe      	b.n	80108b8 <ADC3_IRQHandler>
	...

080108bc <sniprintf>:
 80108bc:	b40c      	push	{r2, r3}
 80108be:	b530      	push	{r4, r5, lr}
 80108c0:	4b18      	ldr	r3, [pc, #96]	@ (8010924 <sniprintf+0x68>)
 80108c2:	1e0c      	subs	r4, r1, #0
 80108c4:	681d      	ldr	r5, [r3, #0]
 80108c6:	b09d      	sub	sp, #116	@ 0x74
 80108c8:	da08      	bge.n	80108dc <sniprintf+0x20>
 80108ca:	238b      	movs	r3, #139	@ 0x8b
 80108cc:	602b      	str	r3, [r5, #0]
 80108ce:	f04f 30ff 	mov.w	r0, #4294967295
 80108d2:	b01d      	add	sp, #116	@ 0x74
 80108d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80108d8:	b002      	add	sp, #8
 80108da:	4770      	bx	lr
 80108dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80108e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80108e4:	f04f 0300 	mov.w	r3, #0
 80108e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80108ea:	bf14      	ite	ne
 80108ec:	f104 33ff 	addne.w	r3, r4, #4294967295
 80108f0:	4623      	moveq	r3, r4
 80108f2:	9304      	str	r3, [sp, #16]
 80108f4:	9307      	str	r3, [sp, #28]
 80108f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80108fa:	9002      	str	r0, [sp, #8]
 80108fc:	9006      	str	r0, [sp, #24]
 80108fe:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010902:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010904:	ab21      	add	r3, sp, #132	@ 0x84
 8010906:	a902      	add	r1, sp, #8
 8010908:	4628      	mov	r0, r5
 801090a:	9301      	str	r3, [sp, #4]
 801090c:	f000 f994 	bl	8010c38 <_svfiprintf_r>
 8010910:	1c43      	adds	r3, r0, #1
 8010912:	bfbc      	itt	lt
 8010914:	238b      	movlt	r3, #139	@ 0x8b
 8010916:	602b      	strlt	r3, [r5, #0]
 8010918:	2c00      	cmp	r4, #0
 801091a:	d0da      	beq.n	80108d2 <sniprintf+0x16>
 801091c:	9b02      	ldr	r3, [sp, #8]
 801091e:	2200      	movs	r2, #0
 8010920:	701a      	strb	r2, [r3, #0]
 8010922:	e7d6      	b.n	80108d2 <sniprintf+0x16>
 8010924:	240000fc 	.word	0x240000fc

08010928 <memset>:
 8010928:	4402      	add	r2, r0
 801092a:	4603      	mov	r3, r0
 801092c:	4293      	cmp	r3, r2
 801092e:	d100      	bne.n	8010932 <memset+0xa>
 8010930:	4770      	bx	lr
 8010932:	f803 1b01 	strb.w	r1, [r3], #1
 8010936:	e7f9      	b.n	801092c <memset+0x4>

08010938 <__errno>:
 8010938:	4b01      	ldr	r3, [pc, #4]	@ (8010940 <__errno+0x8>)
 801093a:	6818      	ldr	r0, [r3, #0]
 801093c:	4770      	bx	lr
 801093e:	bf00      	nop
 8010940:	240000fc 	.word	0x240000fc

08010944 <__libc_init_array>:
 8010944:	b570      	push	{r4, r5, r6, lr}
 8010946:	4d0d      	ldr	r5, [pc, #52]	@ (801097c <__libc_init_array+0x38>)
 8010948:	4c0d      	ldr	r4, [pc, #52]	@ (8010980 <__libc_init_array+0x3c>)
 801094a:	1b64      	subs	r4, r4, r5
 801094c:	10a4      	asrs	r4, r4, #2
 801094e:	2600      	movs	r6, #0
 8010950:	42a6      	cmp	r6, r4
 8010952:	d109      	bne.n	8010968 <__libc_init_array+0x24>
 8010954:	4d0b      	ldr	r5, [pc, #44]	@ (8010984 <__libc_init_array+0x40>)
 8010956:	4c0c      	ldr	r4, [pc, #48]	@ (8010988 <__libc_init_array+0x44>)
 8010958:	f000 fc64 	bl	8011224 <_init>
 801095c:	1b64      	subs	r4, r4, r5
 801095e:	10a4      	asrs	r4, r4, #2
 8010960:	2600      	movs	r6, #0
 8010962:	42a6      	cmp	r6, r4
 8010964:	d105      	bne.n	8010972 <__libc_init_array+0x2e>
 8010966:	bd70      	pop	{r4, r5, r6, pc}
 8010968:	f855 3b04 	ldr.w	r3, [r5], #4
 801096c:	4798      	blx	r3
 801096e:	3601      	adds	r6, #1
 8010970:	e7ee      	b.n	8010950 <__libc_init_array+0xc>
 8010972:	f855 3b04 	ldr.w	r3, [r5], #4
 8010976:	4798      	blx	r3
 8010978:	3601      	adds	r6, #1
 801097a:	e7f2      	b.n	8010962 <__libc_init_array+0x1e>
 801097c:	08011680 	.word	0x08011680
 8010980:	08011680 	.word	0x08011680
 8010984:	08011680 	.word	0x08011680
 8010988:	08011684 	.word	0x08011684

0801098c <__retarget_lock_acquire_recursive>:
 801098c:	4770      	bx	lr

0801098e <__retarget_lock_release_recursive>:
 801098e:	4770      	bx	lr

08010990 <_free_r>:
 8010990:	b538      	push	{r3, r4, r5, lr}
 8010992:	4605      	mov	r5, r0
 8010994:	2900      	cmp	r1, #0
 8010996:	d041      	beq.n	8010a1c <_free_r+0x8c>
 8010998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801099c:	1f0c      	subs	r4, r1, #4
 801099e:	2b00      	cmp	r3, #0
 80109a0:	bfb8      	it	lt
 80109a2:	18e4      	addlt	r4, r4, r3
 80109a4:	f000 f8e0 	bl	8010b68 <__malloc_lock>
 80109a8:	4a1d      	ldr	r2, [pc, #116]	@ (8010a20 <_free_r+0x90>)
 80109aa:	6813      	ldr	r3, [r2, #0]
 80109ac:	b933      	cbnz	r3, 80109bc <_free_r+0x2c>
 80109ae:	6063      	str	r3, [r4, #4]
 80109b0:	6014      	str	r4, [r2, #0]
 80109b2:	4628      	mov	r0, r5
 80109b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109b8:	f000 b8dc 	b.w	8010b74 <__malloc_unlock>
 80109bc:	42a3      	cmp	r3, r4
 80109be:	d908      	bls.n	80109d2 <_free_r+0x42>
 80109c0:	6820      	ldr	r0, [r4, #0]
 80109c2:	1821      	adds	r1, r4, r0
 80109c4:	428b      	cmp	r3, r1
 80109c6:	bf01      	itttt	eq
 80109c8:	6819      	ldreq	r1, [r3, #0]
 80109ca:	685b      	ldreq	r3, [r3, #4]
 80109cc:	1809      	addeq	r1, r1, r0
 80109ce:	6021      	streq	r1, [r4, #0]
 80109d0:	e7ed      	b.n	80109ae <_free_r+0x1e>
 80109d2:	461a      	mov	r2, r3
 80109d4:	685b      	ldr	r3, [r3, #4]
 80109d6:	b10b      	cbz	r3, 80109dc <_free_r+0x4c>
 80109d8:	42a3      	cmp	r3, r4
 80109da:	d9fa      	bls.n	80109d2 <_free_r+0x42>
 80109dc:	6811      	ldr	r1, [r2, #0]
 80109de:	1850      	adds	r0, r2, r1
 80109e0:	42a0      	cmp	r0, r4
 80109e2:	d10b      	bne.n	80109fc <_free_r+0x6c>
 80109e4:	6820      	ldr	r0, [r4, #0]
 80109e6:	4401      	add	r1, r0
 80109e8:	1850      	adds	r0, r2, r1
 80109ea:	4283      	cmp	r3, r0
 80109ec:	6011      	str	r1, [r2, #0]
 80109ee:	d1e0      	bne.n	80109b2 <_free_r+0x22>
 80109f0:	6818      	ldr	r0, [r3, #0]
 80109f2:	685b      	ldr	r3, [r3, #4]
 80109f4:	6053      	str	r3, [r2, #4]
 80109f6:	4408      	add	r0, r1
 80109f8:	6010      	str	r0, [r2, #0]
 80109fa:	e7da      	b.n	80109b2 <_free_r+0x22>
 80109fc:	d902      	bls.n	8010a04 <_free_r+0x74>
 80109fe:	230c      	movs	r3, #12
 8010a00:	602b      	str	r3, [r5, #0]
 8010a02:	e7d6      	b.n	80109b2 <_free_r+0x22>
 8010a04:	6820      	ldr	r0, [r4, #0]
 8010a06:	1821      	adds	r1, r4, r0
 8010a08:	428b      	cmp	r3, r1
 8010a0a:	bf04      	itt	eq
 8010a0c:	6819      	ldreq	r1, [r3, #0]
 8010a0e:	685b      	ldreq	r3, [r3, #4]
 8010a10:	6063      	str	r3, [r4, #4]
 8010a12:	bf04      	itt	eq
 8010a14:	1809      	addeq	r1, r1, r0
 8010a16:	6021      	streq	r1, [r4, #0]
 8010a18:	6054      	str	r4, [r2, #4]
 8010a1a:	e7ca      	b.n	80109b2 <_free_r+0x22>
 8010a1c:	bd38      	pop	{r3, r4, r5, pc}
 8010a1e:	bf00      	nop
 8010a20:	24009010 	.word	0x24009010

08010a24 <sbrk_aligned>:
 8010a24:	b570      	push	{r4, r5, r6, lr}
 8010a26:	4e0f      	ldr	r6, [pc, #60]	@ (8010a64 <sbrk_aligned+0x40>)
 8010a28:	460c      	mov	r4, r1
 8010a2a:	6831      	ldr	r1, [r6, #0]
 8010a2c:	4605      	mov	r5, r0
 8010a2e:	b911      	cbnz	r1, 8010a36 <sbrk_aligned+0x12>
 8010a30:	f000 fba4 	bl	801117c <_sbrk_r>
 8010a34:	6030      	str	r0, [r6, #0]
 8010a36:	4621      	mov	r1, r4
 8010a38:	4628      	mov	r0, r5
 8010a3a:	f000 fb9f 	bl	801117c <_sbrk_r>
 8010a3e:	1c43      	adds	r3, r0, #1
 8010a40:	d103      	bne.n	8010a4a <sbrk_aligned+0x26>
 8010a42:	f04f 34ff 	mov.w	r4, #4294967295
 8010a46:	4620      	mov	r0, r4
 8010a48:	bd70      	pop	{r4, r5, r6, pc}
 8010a4a:	1cc4      	adds	r4, r0, #3
 8010a4c:	f024 0403 	bic.w	r4, r4, #3
 8010a50:	42a0      	cmp	r0, r4
 8010a52:	d0f8      	beq.n	8010a46 <sbrk_aligned+0x22>
 8010a54:	1a21      	subs	r1, r4, r0
 8010a56:	4628      	mov	r0, r5
 8010a58:	f000 fb90 	bl	801117c <_sbrk_r>
 8010a5c:	3001      	adds	r0, #1
 8010a5e:	d1f2      	bne.n	8010a46 <sbrk_aligned+0x22>
 8010a60:	e7ef      	b.n	8010a42 <sbrk_aligned+0x1e>
 8010a62:	bf00      	nop
 8010a64:	2400900c 	.word	0x2400900c

08010a68 <_malloc_r>:
 8010a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a6c:	1ccd      	adds	r5, r1, #3
 8010a6e:	f025 0503 	bic.w	r5, r5, #3
 8010a72:	3508      	adds	r5, #8
 8010a74:	2d0c      	cmp	r5, #12
 8010a76:	bf38      	it	cc
 8010a78:	250c      	movcc	r5, #12
 8010a7a:	2d00      	cmp	r5, #0
 8010a7c:	4606      	mov	r6, r0
 8010a7e:	db01      	blt.n	8010a84 <_malloc_r+0x1c>
 8010a80:	42a9      	cmp	r1, r5
 8010a82:	d904      	bls.n	8010a8e <_malloc_r+0x26>
 8010a84:	230c      	movs	r3, #12
 8010a86:	6033      	str	r3, [r6, #0]
 8010a88:	2000      	movs	r0, #0
 8010a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010b64 <_malloc_r+0xfc>
 8010a92:	f000 f869 	bl	8010b68 <__malloc_lock>
 8010a96:	f8d8 3000 	ldr.w	r3, [r8]
 8010a9a:	461c      	mov	r4, r3
 8010a9c:	bb44      	cbnz	r4, 8010af0 <_malloc_r+0x88>
 8010a9e:	4629      	mov	r1, r5
 8010aa0:	4630      	mov	r0, r6
 8010aa2:	f7ff ffbf 	bl	8010a24 <sbrk_aligned>
 8010aa6:	1c43      	adds	r3, r0, #1
 8010aa8:	4604      	mov	r4, r0
 8010aaa:	d158      	bne.n	8010b5e <_malloc_r+0xf6>
 8010aac:	f8d8 4000 	ldr.w	r4, [r8]
 8010ab0:	4627      	mov	r7, r4
 8010ab2:	2f00      	cmp	r7, #0
 8010ab4:	d143      	bne.n	8010b3e <_malloc_r+0xd6>
 8010ab6:	2c00      	cmp	r4, #0
 8010ab8:	d04b      	beq.n	8010b52 <_malloc_r+0xea>
 8010aba:	6823      	ldr	r3, [r4, #0]
 8010abc:	4639      	mov	r1, r7
 8010abe:	4630      	mov	r0, r6
 8010ac0:	eb04 0903 	add.w	r9, r4, r3
 8010ac4:	f000 fb5a 	bl	801117c <_sbrk_r>
 8010ac8:	4581      	cmp	r9, r0
 8010aca:	d142      	bne.n	8010b52 <_malloc_r+0xea>
 8010acc:	6821      	ldr	r1, [r4, #0]
 8010ace:	1a6d      	subs	r5, r5, r1
 8010ad0:	4629      	mov	r1, r5
 8010ad2:	4630      	mov	r0, r6
 8010ad4:	f7ff ffa6 	bl	8010a24 <sbrk_aligned>
 8010ad8:	3001      	adds	r0, #1
 8010ada:	d03a      	beq.n	8010b52 <_malloc_r+0xea>
 8010adc:	6823      	ldr	r3, [r4, #0]
 8010ade:	442b      	add	r3, r5
 8010ae0:	6023      	str	r3, [r4, #0]
 8010ae2:	f8d8 3000 	ldr.w	r3, [r8]
 8010ae6:	685a      	ldr	r2, [r3, #4]
 8010ae8:	bb62      	cbnz	r2, 8010b44 <_malloc_r+0xdc>
 8010aea:	f8c8 7000 	str.w	r7, [r8]
 8010aee:	e00f      	b.n	8010b10 <_malloc_r+0xa8>
 8010af0:	6822      	ldr	r2, [r4, #0]
 8010af2:	1b52      	subs	r2, r2, r5
 8010af4:	d420      	bmi.n	8010b38 <_malloc_r+0xd0>
 8010af6:	2a0b      	cmp	r2, #11
 8010af8:	d917      	bls.n	8010b2a <_malloc_r+0xc2>
 8010afa:	1961      	adds	r1, r4, r5
 8010afc:	42a3      	cmp	r3, r4
 8010afe:	6025      	str	r5, [r4, #0]
 8010b00:	bf18      	it	ne
 8010b02:	6059      	strne	r1, [r3, #4]
 8010b04:	6863      	ldr	r3, [r4, #4]
 8010b06:	bf08      	it	eq
 8010b08:	f8c8 1000 	streq.w	r1, [r8]
 8010b0c:	5162      	str	r2, [r4, r5]
 8010b0e:	604b      	str	r3, [r1, #4]
 8010b10:	4630      	mov	r0, r6
 8010b12:	f000 f82f 	bl	8010b74 <__malloc_unlock>
 8010b16:	f104 000b 	add.w	r0, r4, #11
 8010b1a:	1d23      	adds	r3, r4, #4
 8010b1c:	f020 0007 	bic.w	r0, r0, #7
 8010b20:	1ac2      	subs	r2, r0, r3
 8010b22:	bf1c      	itt	ne
 8010b24:	1a1b      	subne	r3, r3, r0
 8010b26:	50a3      	strne	r3, [r4, r2]
 8010b28:	e7af      	b.n	8010a8a <_malloc_r+0x22>
 8010b2a:	6862      	ldr	r2, [r4, #4]
 8010b2c:	42a3      	cmp	r3, r4
 8010b2e:	bf0c      	ite	eq
 8010b30:	f8c8 2000 	streq.w	r2, [r8]
 8010b34:	605a      	strne	r2, [r3, #4]
 8010b36:	e7eb      	b.n	8010b10 <_malloc_r+0xa8>
 8010b38:	4623      	mov	r3, r4
 8010b3a:	6864      	ldr	r4, [r4, #4]
 8010b3c:	e7ae      	b.n	8010a9c <_malloc_r+0x34>
 8010b3e:	463c      	mov	r4, r7
 8010b40:	687f      	ldr	r7, [r7, #4]
 8010b42:	e7b6      	b.n	8010ab2 <_malloc_r+0x4a>
 8010b44:	461a      	mov	r2, r3
 8010b46:	685b      	ldr	r3, [r3, #4]
 8010b48:	42a3      	cmp	r3, r4
 8010b4a:	d1fb      	bne.n	8010b44 <_malloc_r+0xdc>
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	6053      	str	r3, [r2, #4]
 8010b50:	e7de      	b.n	8010b10 <_malloc_r+0xa8>
 8010b52:	230c      	movs	r3, #12
 8010b54:	6033      	str	r3, [r6, #0]
 8010b56:	4630      	mov	r0, r6
 8010b58:	f000 f80c 	bl	8010b74 <__malloc_unlock>
 8010b5c:	e794      	b.n	8010a88 <_malloc_r+0x20>
 8010b5e:	6005      	str	r5, [r0, #0]
 8010b60:	e7d6      	b.n	8010b10 <_malloc_r+0xa8>
 8010b62:	bf00      	nop
 8010b64:	24009010 	.word	0x24009010

08010b68 <__malloc_lock>:
 8010b68:	4801      	ldr	r0, [pc, #4]	@ (8010b70 <__malloc_lock+0x8>)
 8010b6a:	f7ff bf0f 	b.w	801098c <__retarget_lock_acquire_recursive>
 8010b6e:	bf00      	nop
 8010b70:	24009008 	.word	0x24009008

08010b74 <__malloc_unlock>:
 8010b74:	4801      	ldr	r0, [pc, #4]	@ (8010b7c <__malloc_unlock+0x8>)
 8010b76:	f7ff bf0a 	b.w	801098e <__retarget_lock_release_recursive>
 8010b7a:	bf00      	nop
 8010b7c:	24009008 	.word	0x24009008

08010b80 <__ssputs_r>:
 8010b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b84:	688e      	ldr	r6, [r1, #8]
 8010b86:	461f      	mov	r7, r3
 8010b88:	42be      	cmp	r6, r7
 8010b8a:	680b      	ldr	r3, [r1, #0]
 8010b8c:	4682      	mov	sl, r0
 8010b8e:	460c      	mov	r4, r1
 8010b90:	4690      	mov	r8, r2
 8010b92:	d82d      	bhi.n	8010bf0 <__ssputs_r+0x70>
 8010b94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010b98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010b9c:	d026      	beq.n	8010bec <__ssputs_r+0x6c>
 8010b9e:	6965      	ldr	r5, [r4, #20]
 8010ba0:	6909      	ldr	r1, [r1, #16]
 8010ba2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010ba6:	eba3 0901 	sub.w	r9, r3, r1
 8010baa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010bae:	1c7b      	adds	r3, r7, #1
 8010bb0:	444b      	add	r3, r9
 8010bb2:	106d      	asrs	r5, r5, #1
 8010bb4:	429d      	cmp	r5, r3
 8010bb6:	bf38      	it	cc
 8010bb8:	461d      	movcc	r5, r3
 8010bba:	0553      	lsls	r3, r2, #21
 8010bbc:	d527      	bpl.n	8010c0e <__ssputs_r+0x8e>
 8010bbe:	4629      	mov	r1, r5
 8010bc0:	f7ff ff52 	bl	8010a68 <_malloc_r>
 8010bc4:	4606      	mov	r6, r0
 8010bc6:	b360      	cbz	r0, 8010c22 <__ssputs_r+0xa2>
 8010bc8:	6921      	ldr	r1, [r4, #16]
 8010bca:	464a      	mov	r2, r9
 8010bcc:	f000 fae6 	bl	801119c <memcpy>
 8010bd0:	89a3      	ldrh	r3, [r4, #12]
 8010bd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010bd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010bda:	81a3      	strh	r3, [r4, #12]
 8010bdc:	6126      	str	r6, [r4, #16]
 8010bde:	6165      	str	r5, [r4, #20]
 8010be0:	444e      	add	r6, r9
 8010be2:	eba5 0509 	sub.w	r5, r5, r9
 8010be6:	6026      	str	r6, [r4, #0]
 8010be8:	60a5      	str	r5, [r4, #8]
 8010bea:	463e      	mov	r6, r7
 8010bec:	42be      	cmp	r6, r7
 8010bee:	d900      	bls.n	8010bf2 <__ssputs_r+0x72>
 8010bf0:	463e      	mov	r6, r7
 8010bf2:	6820      	ldr	r0, [r4, #0]
 8010bf4:	4632      	mov	r2, r6
 8010bf6:	4641      	mov	r1, r8
 8010bf8:	f000 faa6 	bl	8011148 <memmove>
 8010bfc:	68a3      	ldr	r3, [r4, #8]
 8010bfe:	1b9b      	subs	r3, r3, r6
 8010c00:	60a3      	str	r3, [r4, #8]
 8010c02:	6823      	ldr	r3, [r4, #0]
 8010c04:	4433      	add	r3, r6
 8010c06:	6023      	str	r3, [r4, #0]
 8010c08:	2000      	movs	r0, #0
 8010c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c0e:	462a      	mov	r2, r5
 8010c10:	f000 fad2 	bl	80111b8 <_realloc_r>
 8010c14:	4606      	mov	r6, r0
 8010c16:	2800      	cmp	r0, #0
 8010c18:	d1e0      	bne.n	8010bdc <__ssputs_r+0x5c>
 8010c1a:	6921      	ldr	r1, [r4, #16]
 8010c1c:	4650      	mov	r0, sl
 8010c1e:	f7ff feb7 	bl	8010990 <_free_r>
 8010c22:	230c      	movs	r3, #12
 8010c24:	f8ca 3000 	str.w	r3, [sl]
 8010c28:	89a3      	ldrh	r3, [r4, #12]
 8010c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c2e:	81a3      	strh	r3, [r4, #12]
 8010c30:	f04f 30ff 	mov.w	r0, #4294967295
 8010c34:	e7e9      	b.n	8010c0a <__ssputs_r+0x8a>
	...

08010c38 <_svfiprintf_r>:
 8010c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c3c:	4698      	mov	r8, r3
 8010c3e:	898b      	ldrh	r3, [r1, #12]
 8010c40:	061b      	lsls	r3, r3, #24
 8010c42:	b09d      	sub	sp, #116	@ 0x74
 8010c44:	4607      	mov	r7, r0
 8010c46:	460d      	mov	r5, r1
 8010c48:	4614      	mov	r4, r2
 8010c4a:	d510      	bpl.n	8010c6e <_svfiprintf_r+0x36>
 8010c4c:	690b      	ldr	r3, [r1, #16]
 8010c4e:	b973      	cbnz	r3, 8010c6e <_svfiprintf_r+0x36>
 8010c50:	2140      	movs	r1, #64	@ 0x40
 8010c52:	f7ff ff09 	bl	8010a68 <_malloc_r>
 8010c56:	6028      	str	r0, [r5, #0]
 8010c58:	6128      	str	r0, [r5, #16]
 8010c5a:	b930      	cbnz	r0, 8010c6a <_svfiprintf_r+0x32>
 8010c5c:	230c      	movs	r3, #12
 8010c5e:	603b      	str	r3, [r7, #0]
 8010c60:	f04f 30ff 	mov.w	r0, #4294967295
 8010c64:	b01d      	add	sp, #116	@ 0x74
 8010c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c6a:	2340      	movs	r3, #64	@ 0x40
 8010c6c:	616b      	str	r3, [r5, #20]
 8010c6e:	2300      	movs	r3, #0
 8010c70:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c72:	2320      	movs	r3, #32
 8010c74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010c78:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c7c:	2330      	movs	r3, #48	@ 0x30
 8010c7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8010e1c <_svfiprintf_r+0x1e4>
 8010c82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010c86:	f04f 0901 	mov.w	r9, #1
 8010c8a:	4623      	mov	r3, r4
 8010c8c:	469a      	mov	sl, r3
 8010c8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c92:	b10a      	cbz	r2, 8010c98 <_svfiprintf_r+0x60>
 8010c94:	2a25      	cmp	r2, #37	@ 0x25
 8010c96:	d1f9      	bne.n	8010c8c <_svfiprintf_r+0x54>
 8010c98:	ebba 0b04 	subs.w	fp, sl, r4
 8010c9c:	d00b      	beq.n	8010cb6 <_svfiprintf_r+0x7e>
 8010c9e:	465b      	mov	r3, fp
 8010ca0:	4622      	mov	r2, r4
 8010ca2:	4629      	mov	r1, r5
 8010ca4:	4638      	mov	r0, r7
 8010ca6:	f7ff ff6b 	bl	8010b80 <__ssputs_r>
 8010caa:	3001      	adds	r0, #1
 8010cac:	f000 80a7 	beq.w	8010dfe <_svfiprintf_r+0x1c6>
 8010cb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010cb2:	445a      	add	r2, fp
 8010cb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8010cb6:	f89a 3000 	ldrb.w	r3, [sl]
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	f000 809f 	beq.w	8010dfe <_svfiprintf_r+0x1c6>
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8010cc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010cca:	f10a 0a01 	add.w	sl, sl, #1
 8010cce:	9304      	str	r3, [sp, #16]
 8010cd0:	9307      	str	r3, [sp, #28]
 8010cd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010cd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8010cd8:	4654      	mov	r4, sl
 8010cda:	2205      	movs	r2, #5
 8010cdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ce0:	484e      	ldr	r0, [pc, #312]	@ (8010e1c <_svfiprintf_r+0x1e4>)
 8010ce2:	f7ef fb05 	bl	80002f0 <memchr>
 8010ce6:	9a04      	ldr	r2, [sp, #16]
 8010ce8:	b9d8      	cbnz	r0, 8010d22 <_svfiprintf_r+0xea>
 8010cea:	06d0      	lsls	r0, r2, #27
 8010cec:	bf44      	itt	mi
 8010cee:	2320      	movmi	r3, #32
 8010cf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010cf4:	0711      	lsls	r1, r2, #28
 8010cf6:	bf44      	itt	mi
 8010cf8:	232b      	movmi	r3, #43	@ 0x2b
 8010cfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8010d02:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d04:	d015      	beq.n	8010d32 <_svfiprintf_r+0xfa>
 8010d06:	9a07      	ldr	r2, [sp, #28]
 8010d08:	4654      	mov	r4, sl
 8010d0a:	2000      	movs	r0, #0
 8010d0c:	f04f 0c0a 	mov.w	ip, #10
 8010d10:	4621      	mov	r1, r4
 8010d12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010d16:	3b30      	subs	r3, #48	@ 0x30
 8010d18:	2b09      	cmp	r3, #9
 8010d1a:	d94b      	bls.n	8010db4 <_svfiprintf_r+0x17c>
 8010d1c:	b1b0      	cbz	r0, 8010d4c <_svfiprintf_r+0x114>
 8010d1e:	9207      	str	r2, [sp, #28]
 8010d20:	e014      	b.n	8010d4c <_svfiprintf_r+0x114>
 8010d22:	eba0 0308 	sub.w	r3, r0, r8
 8010d26:	fa09 f303 	lsl.w	r3, r9, r3
 8010d2a:	4313      	orrs	r3, r2
 8010d2c:	9304      	str	r3, [sp, #16]
 8010d2e:	46a2      	mov	sl, r4
 8010d30:	e7d2      	b.n	8010cd8 <_svfiprintf_r+0xa0>
 8010d32:	9b03      	ldr	r3, [sp, #12]
 8010d34:	1d19      	adds	r1, r3, #4
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	9103      	str	r1, [sp, #12]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	bfbb      	ittet	lt
 8010d3e:	425b      	neglt	r3, r3
 8010d40:	f042 0202 	orrlt.w	r2, r2, #2
 8010d44:	9307      	strge	r3, [sp, #28]
 8010d46:	9307      	strlt	r3, [sp, #28]
 8010d48:	bfb8      	it	lt
 8010d4a:	9204      	strlt	r2, [sp, #16]
 8010d4c:	7823      	ldrb	r3, [r4, #0]
 8010d4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010d50:	d10a      	bne.n	8010d68 <_svfiprintf_r+0x130>
 8010d52:	7863      	ldrb	r3, [r4, #1]
 8010d54:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d56:	d132      	bne.n	8010dbe <_svfiprintf_r+0x186>
 8010d58:	9b03      	ldr	r3, [sp, #12]
 8010d5a:	1d1a      	adds	r2, r3, #4
 8010d5c:	681b      	ldr	r3, [r3, #0]
 8010d5e:	9203      	str	r2, [sp, #12]
 8010d60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010d64:	3402      	adds	r4, #2
 8010d66:	9305      	str	r3, [sp, #20]
 8010d68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010e2c <_svfiprintf_r+0x1f4>
 8010d6c:	7821      	ldrb	r1, [r4, #0]
 8010d6e:	2203      	movs	r2, #3
 8010d70:	4650      	mov	r0, sl
 8010d72:	f7ef fabd 	bl	80002f0 <memchr>
 8010d76:	b138      	cbz	r0, 8010d88 <_svfiprintf_r+0x150>
 8010d78:	9b04      	ldr	r3, [sp, #16]
 8010d7a:	eba0 000a 	sub.w	r0, r0, sl
 8010d7e:	2240      	movs	r2, #64	@ 0x40
 8010d80:	4082      	lsls	r2, r0
 8010d82:	4313      	orrs	r3, r2
 8010d84:	3401      	adds	r4, #1
 8010d86:	9304      	str	r3, [sp, #16]
 8010d88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d8c:	4824      	ldr	r0, [pc, #144]	@ (8010e20 <_svfiprintf_r+0x1e8>)
 8010d8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010d92:	2206      	movs	r2, #6
 8010d94:	f7ef faac 	bl	80002f0 <memchr>
 8010d98:	2800      	cmp	r0, #0
 8010d9a:	d036      	beq.n	8010e0a <_svfiprintf_r+0x1d2>
 8010d9c:	4b21      	ldr	r3, [pc, #132]	@ (8010e24 <_svfiprintf_r+0x1ec>)
 8010d9e:	bb1b      	cbnz	r3, 8010de8 <_svfiprintf_r+0x1b0>
 8010da0:	9b03      	ldr	r3, [sp, #12]
 8010da2:	3307      	adds	r3, #7
 8010da4:	f023 0307 	bic.w	r3, r3, #7
 8010da8:	3308      	adds	r3, #8
 8010daa:	9303      	str	r3, [sp, #12]
 8010dac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dae:	4433      	add	r3, r6
 8010db0:	9309      	str	r3, [sp, #36]	@ 0x24
 8010db2:	e76a      	b.n	8010c8a <_svfiprintf_r+0x52>
 8010db4:	fb0c 3202 	mla	r2, ip, r2, r3
 8010db8:	460c      	mov	r4, r1
 8010dba:	2001      	movs	r0, #1
 8010dbc:	e7a8      	b.n	8010d10 <_svfiprintf_r+0xd8>
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	3401      	adds	r4, #1
 8010dc2:	9305      	str	r3, [sp, #20]
 8010dc4:	4619      	mov	r1, r3
 8010dc6:	f04f 0c0a 	mov.w	ip, #10
 8010dca:	4620      	mov	r0, r4
 8010dcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010dd0:	3a30      	subs	r2, #48	@ 0x30
 8010dd2:	2a09      	cmp	r2, #9
 8010dd4:	d903      	bls.n	8010dde <_svfiprintf_r+0x1a6>
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d0c6      	beq.n	8010d68 <_svfiprintf_r+0x130>
 8010dda:	9105      	str	r1, [sp, #20]
 8010ddc:	e7c4      	b.n	8010d68 <_svfiprintf_r+0x130>
 8010dde:	fb0c 2101 	mla	r1, ip, r1, r2
 8010de2:	4604      	mov	r4, r0
 8010de4:	2301      	movs	r3, #1
 8010de6:	e7f0      	b.n	8010dca <_svfiprintf_r+0x192>
 8010de8:	ab03      	add	r3, sp, #12
 8010dea:	9300      	str	r3, [sp, #0]
 8010dec:	462a      	mov	r2, r5
 8010dee:	4b0e      	ldr	r3, [pc, #56]	@ (8010e28 <_svfiprintf_r+0x1f0>)
 8010df0:	a904      	add	r1, sp, #16
 8010df2:	4638      	mov	r0, r7
 8010df4:	f3af 8000 	nop.w
 8010df8:	1c42      	adds	r2, r0, #1
 8010dfa:	4606      	mov	r6, r0
 8010dfc:	d1d6      	bne.n	8010dac <_svfiprintf_r+0x174>
 8010dfe:	89ab      	ldrh	r3, [r5, #12]
 8010e00:	065b      	lsls	r3, r3, #25
 8010e02:	f53f af2d 	bmi.w	8010c60 <_svfiprintf_r+0x28>
 8010e06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010e08:	e72c      	b.n	8010c64 <_svfiprintf_r+0x2c>
 8010e0a:	ab03      	add	r3, sp, #12
 8010e0c:	9300      	str	r3, [sp, #0]
 8010e0e:	462a      	mov	r2, r5
 8010e10:	4b05      	ldr	r3, [pc, #20]	@ (8010e28 <_svfiprintf_r+0x1f0>)
 8010e12:	a904      	add	r1, sp, #16
 8010e14:	4638      	mov	r0, r7
 8010e16:	f000 f879 	bl	8010f0c <_printf_i>
 8010e1a:	e7ed      	b.n	8010df8 <_svfiprintf_r+0x1c0>
 8010e1c:	08011644 	.word	0x08011644
 8010e20:	0801164e 	.word	0x0801164e
 8010e24:	00000000 	.word	0x00000000
 8010e28:	08010b81 	.word	0x08010b81
 8010e2c:	0801164a 	.word	0x0801164a

08010e30 <_printf_common>:
 8010e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e34:	4616      	mov	r6, r2
 8010e36:	4698      	mov	r8, r3
 8010e38:	688a      	ldr	r2, [r1, #8]
 8010e3a:	690b      	ldr	r3, [r1, #16]
 8010e3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010e40:	4293      	cmp	r3, r2
 8010e42:	bfb8      	it	lt
 8010e44:	4613      	movlt	r3, r2
 8010e46:	6033      	str	r3, [r6, #0]
 8010e48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010e4c:	4607      	mov	r7, r0
 8010e4e:	460c      	mov	r4, r1
 8010e50:	b10a      	cbz	r2, 8010e56 <_printf_common+0x26>
 8010e52:	3301      	adds	r3, #1
 8010e54:	6033      	str	r3, [r6, #0]
 8010e56:	6823      	ldr	r3, [r4, #0]
 8010e58:	0699      	lsls	r1, r3, #26
 8010e5a:	bf42      	ittt	mi
 8010e5c:	6833      	ldrmi	r3, [r6, #0]
 8010e5e:	3302      	addmi	r3, #2
 8010e60:	6033      	strmi	r3, [r6, #0]
 8010e62:	6825      	ldr	r5, [r4, #0]
 8010e64:	f015 0506 	ands.w	r5, r5, #6
 8010e68:	d106      	bne.n	8010e78 <_printf_common+0x48>
 8010e6a:	f104 0a19 	add.w	sl, r4, #25
 8010e6e:	68e3      	ldr	r3, [r4, #12]
 8010e70:	6832      	ldr	r2, [r6, #0]
 8010e72:	1a9b      	subs	r3, r3, r2
 8010e74:	42ab      	cmp	r3, r5
 8010e76:	dc26      	bgt.n	8010ec6 <_printf_common+0x96>
 8010e78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010e7c:	6822      	ldr	r2, [r4, #0]
 8010e7e:	3b00      	subs	r3, #0
 8010e80:	bf18      	it	ne
 8010e82:	2301      	movne	r3, #1
 8010e84:	0692      	lsls	r2, r2, #26
 8010e86:	d42b      	bmi.n	8010ee0 <_printf_common+0xb0>
 8010e88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010e8c:	4641      	mov	r1, r8
 8010e8e:	4638      	mov	r0, r7
 8010e90:	47c8      	blx	r9
 8010e92:	3001      	adds	r0, #1
 8010e94:	d01e      	beq.n	8010ed4 <_printf_common+0xa4>
 8010e96:	6823      	ldr	r3, [r4, #0]
 8010e98:	6922      	ldr	r2, [r4, #16]
 8010e9a:	f003 0306 	and.w	r3, r3, #6
 8010e9e:	2b04      	cmp	r3, #4
 8010ea0:	bf02      	ittt	eq
 8010ea2:	68e5      	ldreq	r5, [r4, #12]
 8010ea4:	6833      	ldreq	r3, [r6, #0]
 8010ea6:	1aed      	subeq	r5, r5, r3
 8010ea8:	68a3      	ldr	r3, [r4, #8]
 8010eaa:	bf0c      	ite	eq
 8010eac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010eb0:	2500      	movne	r5, #0
 8010eb2:	4293      	cmp	r3, r2
 8010eb4:	bfc4      	itt	gt
 8010eb6:	1a9b      	subgt	r3, r3, r2
 8010eb8:	18ed      	addgt	r5, r5, r3
 8010eba:	2600      	movs	r6, #0
 8010ebc:	341a      	adds	r4, #26
 8010ebe:	42b5      	cmp	r5, r6
 8010ec0:	d11a      	bne.n	8010ef8 <_printf_common+0xc8>
 8010ec2:	2000      	movs	r0, #0
 8010ec4:	e008      	b.n	8010ed8 <_printf_common+0xa8>
 8010ec6:	2301      	movs	r3, #1
 8010ec8:	4652      	mov	r2, sl
 8010eca:	4641      	mov	r1, r8
 8010ecc:	4638      	mov	r0, r7
 8010ece:	47c8      	blx	r9
 8010ed0:	3001      	adds	r0, #1
 8010ed2:	d103      	bne.n	8010edc <_printf_common+0xac>
 8010ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010edc:	3501      	adds	r5, #1
 8010ede:	e7c6      	b.n	8010e6e <_printf_common+0x3e>
 8010ee0:	18e1      	adds	r1, r4, r3
 8010ee2:	1c5a      	adds	r2, r3, #1
 8010ee4:	2030      	movs	r0, #48	@ 0x30
 8010ee6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010eea:	4422      	add	r2, r4
 8010eec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010ef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010ef4:	3302      	adds	r3, #2
 8010ef6:	e7c7      	b.n	8010e88 <_printf_common+0x58>
 8010ef8:	2301      	movs	r3, #1
 8010efa:	4622      	mov	r2, r4
 8010efc:	4641      	mov	r1, r8
 8010efe:	4638      	mov	r0, r7
 8010f00:	47c8      	blx	r9
 8010f02:	3001      	adds	r0, #1
 8010f04:	d0e6      	beq.n	8010ed4 <_printf_common+0xa4>
 8010f06:	3601      	adds	r6, #1
 8010f08:	e7d9      	b.n	8010ebe <_printf_common+0x8e>
	...

08010f0c <_printf_i>:
 8010f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f10:	7e0f      	ldrb	r7, [r1, #24]
 8010f12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010f14:	2f78      	cmp	r7, #120	@ 0x78
 8010f16:	4691      	mov	r9, r2
 8010f18:	4680      	mov	r8, r0
 8010f1a:	460c      	mov	r4, r1
 8010f1c:	469a      	mov	sl, r3
 8010f1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010f22:	d807      	bhi.n	8010f34 <_printf_i+0x28>
 8010f24:	2f62      	cmp	r7, #98	@ 0x62
 8010f26:	d80a      	bhi.n	8010f3e <_printf_i+0x32>
 8010f28:	2f00      	cmp	r7, #0
 8010f2a:	f000 80d1 	beq.w	80110d0 <_printf_i+0x1c4>
 8010f2e:	2f58      	cmp	r7, #88	@ 0x58
 8010f30:	f000 80b8 	beq.w	80110a4 <_printf_i+0x198>
 8010f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010f38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010f3c:	e03a      	b.n	8010fb4 <_printf_i+0xa8>
 8010f3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010f42:	2b15      	cmp	r3, #21
 8010f44:	d8f6      	bhi.n	8010f34 <_printf_i+0x28>
 8010f46:	a101      	add	r1, pc, #4	@ (adr r1, 8010f4c <_printf_i+0x40>)
 8010f48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010f4c:	08010fa5 	.word	0x08010fa5
 8010f50:	08010fb9 	.word	0x08010fb9
 8010f54:	08010f35 	.word	0x08010f35
 8010f58:	08010f35 	.word	0x08010f35
 8010f5c:	08010f35 	.word	0x08010f35
 8010f60:	08010f35 	.word	0x08010f35
 8010f64:	08010fb9 	.word	0x08010fb9
 8010f68:	08010f35 	.word	0x08010f35
 8010f6c:	08010f35 	.word	0x08010f35
 8010f70:	08010f35 	.word	0x08010f35
 8010f74:	08010f35 	.word	0x08010f35
 8010f78:	080110b7 	.word	0x080110b7
 8010f7c:	08010fe3 	.word	0x08010fe3
 8010f80:	08011071 	.word	0x08011071
 8010f84:	08010f35 	.word	0x08010f35
 8010f88:	08010f35 	.word	0x08010f35
 8010f8c:	080110d9 	.word	0x080110d9
 8010f90:	08010f35 	.word	0x08010f35
 8010f94:	08010fe3 	.word	0x08010fe3
 8010f98:	08010f35 	.word	0x08010f35
 8010f9c:	08010f35 	.word	0x08010f35
 8010fa0:	08011079 	.word	0x08011079
 8010fa4:	6833      	ldr	r3, [r6, #0]
 8010fa6:	1d1a      	adds	r2, r3, #4
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	6032      	str	r2, [r6, #0]
 8010fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010fb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010fb4:	2301      	movs	r3, #1
 8010fb6:	e09c      	b.n	80110f2 <_printf_i+0x1e6>
 8010fb8:	6833      	ldr	r3, [r6, #0]
 8010fba:	6820      	ldr	r0, [r4, #0]
 8010fbc:	1d19      	adds	r1, r3, #4
 8010fbe:	6031      	str	r1, [r6, #0]
 8010fc0:	0606      	lsls	r6, r0, #24
 8010fc2:	d501      	bpl.n	8010fc8 <_printf_i+0xbc>
 8010fc4:	681d      	ldr	r5, [r3, #0]
 8010fc6:	e003      	b.n	8010fd0 <_printf_i+0xc4>
 8010fc8:	0645      	lsls	r5, r0, #25
 8010fca:	d5fb      	bpl.n	8010fc4 <_printf_i+0xb8>
 8010fcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010fd0:	2d00      	cmp	r5, #0
 8010fd2:	da03      	bge.n	8010fdc <_printf_i+0xd0>
 8010fd4:	232d      	movs	r3, #45	@ 0x2d
 8010fd6:	426d      	negs	r5, r5
 8010fd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010fdc:	4858      	ldr	r0, [pc, #352]	@ (8011140 <_printf_i+0x234>)
 8010fde:	230a      	movs	r3, #10
 8010fe0:	e011      	b.n	8011006 <_printf_i+0xfa>
 8010fe2:	6821      	ldr	r1, [r4, #0]
 8010fe4:	6833      	ldr	r3, [r6, #0]
 8010fe6:	0608      	lsls	r0, r1, #24
 8010fe8:	f853 5b04 	ldr.w	r5, [r3], #4
 8010fec:	d402      	bmi.n	8010ff4 <_printf_i+0xe8>
 8010fee:	0649      	lsls	r1, r1, #25
 8010ff0:	bf48      	it	mi
 8010ff2:	b2ad      	uxthmi	r5, r5
 8010ff4:	2f6f      	cmp	r7, #111	@ 0x6f
 8010ff6:	4852      	ldr	r0, [pc, #328]	@ (8011140 <_printf_i+0x234>)
 8010ff8:	6033      	str	r3, [r6, #0]
 8010ffa:	bf14      	ite	ne
 8010ffc:	230a      	movne	r3, #10
 8010ffe:	2308      	moveq	r3, #8
 8011000:	2100      	movs	r1, #0
 8011002:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011006:	6866      	ldr	r6, [r4, #4]
 8011008:	60a6      	str	r6, [r4, #8]
 801100a:	2e00      	cmp	r6, #0
 801100c:	db05      	blt.n	801101a <_printf_i+0x10e>
 801100e:	6821      	ldr	r1, [r4, #0]
 8011010:	432e      	orrs	r6, r5
 8011012:	f021 0104 	bic.w	r1, r1, #4
 8011016:	6021      	str	r1, [r4, #0]
 8011018:	d04b      	beq.n	80110b2 <_printf_i+0x1a6>
 801101a:	4616      	mov	r6, r2
 801101c:	fbb5 f1f3 	udiv	r1, r5, r3
 8011020:	fb03 5711 	mls	r7, r3, r1, r5
 8011024:	5dc7      	ldrb	r7, [r0, r7]
 8011026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801102a:	462f      	mov	r7, r5
 801102c:	42bb      	cmp	r3, r7
 801102e:	460d      	mov	r5, r1
 8011030:	d9f4      	bls.n	801101c <_printf_i+0x110>
 8011032:	2b08      	cmp	r3, #8
 8011034:	d10b      	bne.n	801104e <_printf_i+0x142>
 8011036:	6823      	ldr	r3, [r4, #0]
 8011038:	07df      	lsls	r7, r3, #31
 801103a:	d508      	bpl.n	801104e <_printf_i+0x142>
 801103c:	6923      	ldr	r3, [r4, #16]
 801103e:	6861      	ldr	r1, [r4, #4]
 8011040:	4299      	cmp	r1, r3
 8011042:	bfde      	ittt	le
 8011044:	2330      	movle	r3, #48	@ 0x30
 8011046:	f806 3c01 	strble.w	r3, [r6, #-1]
 801104a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801104e:	1b92      	subs	r2, r2, r6
 8011050:	6122      	str	r2, [r4, #16]
 8011052:	f8cd a000 	str.w	sl, [sp]
 8011056:	464b      	mov	r3, r9
 8011058:	aa03      	add	r2, sp, #12
 801105a:	4621      	mov	r1, r4
 801105c:	4640      	mov	r0, r8
 801105e:	f7ff fee7 	bl	8010e30 <_printf_common>
 8011062:	3001      	adds	r0, #1
 8011064:	d14a      	bne.n	80110fc <_printf_i+0x1f0>
 8011066:	f04f 30ff 	mov.w	r0, #4294967295
 801106a:	b004      	add	sp, #16
 801106c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011070:	6823      	ldr	r3, [r4, #0]
 8011072:	f043 0320 	orr.w	r3, r3, #32
 8011076:	6023      	str	r3, [r4, #0]
 8011078:	4832      	ldr	r0, [pc, #200]	@ (8011144 <_printf_i+0x238>)
 801107a:	2778      	movs	r7, #120	@ 0x78
 801107c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011080:	6823      	ldr	r3, [r4, #0]
 8011082:	6831      	ldr	r1, [r6, #0]
 8011084:	061f      	lsls	r7, r3, #24
 8011086:	f851 5b04 	ldr.w	r5, [r1], #4
 801108a:	d402      	bmi.n	8011092 <_printf_i+0x186>
 801108c:	065f      	lsls	r7, r3, #25
 801108e:	bf48      	it	mi
 8011090:	b2ad      	uxthmi	r5, r5
 8011092:	6031      	str	r1, [r6, #0]
 8011094:	07d9      	lsls	r1, r3, #31
 8011096:	bf44      	itt	mi
 8011098:	f043 0320 	orrmi.w	r3, r3, #32
 801109c:	6023      	strmi	r3, [r4, #0]
 801109e:	b11d      	cbz	r5, 80110a8 <_printf_i+0x19c>
 80110a0:	2310      	movs	r3, #16
 80110a2:	e7ad      	b.n	8011000 <_printf_i+0xf4>
 80110a4:	4826      	ldr	r0, [pc, #152]	@ (8011140 <_printf_i+0x234>)
 80110a6:	e7e9      	b.n	801107c <_printf_i+0x170>
 80110a8:	6823      	ldr	r3, [r4, #0]
 80110aa:	f023 0320 	bic.w	r3, r3, #32
 80110ae:	6023      	str	r3, [r4, #0]
 80110b0:	e7f6      	b.n	80110a0 <_printf_i+0x194>
 80110b2:	4616      	mov	r6, r2
 80110b4:	e7bd      	b.n	8011032 <_printf_i+0x126>
 80110b6:	6833      	ldr	r3, [r6, #0]
 80110b8:	6825      	ldr	r5, [r4, #0]
 80110ba:	6961      	ldr	r1, [r4, #20]
 80110bc:	1d18      	adds	r0, r3, #4
 80110be:	6030      	str	r0, [r6, #0]
 80110c0:	062e      	lsls	r6, r5, #24
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	d501      	bpl.n	80110ca <_printf_i+0x1be>
 80110c6:	6019      	str	r1, [r3, #0]
 80110c8:	e002      	b.n	80110d0 <_printf_i+0x1c4>
 80110ca:	0668      	lsls	r0, r5, #25
 80110cc:	d5fb      	bpl.n	80110c6 <_printf_i+0x1ba>
 80110ce:	8019      	strh	r1, [r3, #0]
 80110d0:	2300      	movs	r3, #0
 80110d2:	6123      	str	r3, [r4, #16]
 80110d4:	4616      	mov	r6, r2
 80110d6:	e7bc      	b.n	8011052 <_printf_i+0x146>
 80110d8:	6833      	ldr	r3, [r6, #0]
 80110da:	1d1a      	adds	r2, r3, #4
 80110dc:	6032      	str	r2, [r6, #0]
 80110de:	681e      	ldr	r6, [r3, #0]
 80110e0:	6862      	ldr	r2, [r4, #4]
 80110e2:	2100      	movs	r1, #0
 80110e4:	4630      	mov	r0, r6
 80110e6:	f7ef f903 	bl	80002f0 <memchr>
 80110ea:	b108      	cbz	r0, 80110f0 <_printf_i+0x1e4>
 80110ec:	1b80      	subs	r0, r0, r6
 80110ee:	6060      	str	r0, [r4, #4]
 80110f0:	6863      	ldr	r3, [r4, #4]
 80110f2:	6123      	str	r3, [r4, #16]
 80110f4:	2300      	movs	r3, #0
 80110f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80110fa:	e7aa      	b.n	8011052 <_printf_i+0x146>
 80110fc:	6923      	ldr	r3, [r4, #16]
 80110fe:	4632      	mov	r2, r6
 8011100:	4649      	mov	r1, r9
 8011102:	4640      	mov	r0, r8
 8011104:	47d0      	blx	sl
 8011106:	3001      	adds	r0, #1
 8011108:	d0ad      	beq.n	8011066 <_printf_i+0x15a>
 801110a:	6823      	ldr	r3, [r4, #0]
 801110c:	079b      	lsls	r3, r3, #30
 801110e:	d413      	bmi.n	8011138 <_printf_i+0x22c>
 8011110:	68e0      	ldr	r0, [r4, #12]
 8011112:	9b03      	ldr	r3, [sp, #12]
 8011114:	4298      	cmp	r0, r3
 8011116:	bfb8      	it	lt
 8011118:	4618      	movlt	r0, r3
 801111a:	e7a6      	b.n	801106a <_printf_i+0x15e>
 801111c:	2301      	movs	r3, #1
 801111e:	4632      	mov	r2, r6
 8011120:	4649      	mov	r1, r9
 8011122:	4640      	mov	r0, r8
 8011124:	47d0      	blx	sl
 8011126:	3001      	adds	r0, #1
 8011128:	d09d      	beq.n	8011066 <_printf_i+0x15a>
 801112a:	3501      	adds	r5, #1
 801112c:	68e3      	ldr	r3, [r4, #12]
 801112e:	9903      	ldr	r1, [sp, #12]
 8011130:	1a5b      	subs	r3, r3, r1
 8011132:	42ab      	cmp	r3, r5
 8011134:	dcf2      	bgt.n	801111c <_printf_i+0x210>
 8011136:	e7eb      	b.n	8011110 <_printf_i+0x204>
 8011138:	2500      	movs	r5, #0
 801113a:	f104 0619 	add.w	r6, r4, #25
 801113e:	e7f5      	b.n	801112c <_printf_i+0x220>
 8011140:	08011655 	.word	0x08011655
 8011144:	08011666 	.word	0x08011666

08011148 <memmove>:
 8011148:	4288      	cmp	r0, r1
 801114a:	b510      	push	{r4, lr}
 801114c:	eb01 0402 	add.w	r4, r1, r2
 8011150:	d902      	bls.n	8011158 <memmove+0x10>
 8011152:	4284      	cmp	r4, r0
 8011154:	4623      	mov	r3, r4
 8011156:	d807      	bhi.n	8011168 <memmove+0x20>
 8011158:	1e43      	subs	r3, r0, #1
 801115a:	42a1      	cmp	r1, r4
 801115c:	d008      	beq.n	8011170 <memmove+0x28>
 801115e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011162:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011166:	e7f8      	b.n	801115a <memmove+0x12>
 8011168:	4402      	add	r2, r0
 801116a:	4601      	mov	r1, r0
 801116c:	428a      	cmp	r2, r1
 801116e:	d100      	bne.n	8011172 <memmove+0x2a>
 8011170:	bd10      	pop	{r4, pc}
 8011172:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011176:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801117a:	e7f7      	b.n	801116c <memmove+0x24>

0801117c <_sbrk_r>:
 801117c:	b538      	push	{r3, r4, r5, lr}
 801117e:	4d06      	ldr	r5, [pc, #24]	@ (8011198 <_sbrk_r+0x1c>)
 8011180:	2300      	movs	r3, #0
 8011182:	4604      	mov	r4, r0
 8011184:	4608      	mov	r0, r1
 8011186:	602b      	str	r3, [r5, #0]
 8011188:	f7fe fd6a 	bl	800fc60 <_sbrk>
 801118c:	1c43      	adds	r3, r0, #1
 801118e:	d102      	bne.n	8011196 <_sbrk_r+0x1a>
 8011190:	682b      	ldr	r3, [r5, #0]
 8011192:	b103      	cbz	r3, 8011196 <_sbrk_r+0x1a>
 8011194:	6023      	str	r3, [r4, #0]
 8011196:	bd38      	pop	{r3, r4, r5, pc}
 8011198:	24009004 	.word	0x24009004

0801119c <memcpy>:
 801119c:	440a      	add	r2, r1
 801119e:	4291      	cmp	r1, r2
 80111a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80111a4:	d100      	bne.n	80111a8 <memcpy+0xc>
 80111a6:	4770      	bx	lr
 80111a8:	b510      	push	{r4, lr}
 80111aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80111ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80111b2:	4291      	cmp	r1, r2
 80111b4:	d1f9      	bne.n	80111aa <memcpy+0xe>
 80111b6:	bd10      	pop	{r4, pc}

080111b8 <_realloc_r>:
 80111b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111bc:	4607      	mov	r7, r0
 80111be:	4614      	mov	r4, r2
 80111c0:	460d      	mov	r5, r1
 80111c2:	b921      	cbnz	r1, 80111ce <_realloc_r+0x16>
 80111c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80111c8:	4611      	mov	r1, r2
 80111ca:	f7ff bc4d 	b.w	8010a68 <_malloc_r>
 80111ce:	b92a      	cbnz	r2, 80111dc <_realloc_r+0x24>
 80111d0:	f7ff fbde 	bl	8010990 <_free_r>
 80111d4:	4625      	mov	r5, r4
 80111d6:	4628      	mov	r0, r5
 80111d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111dc:	f000 f81a 	bl	8011214 <_malloc_usable_size_r>
 80111e0:	4284      	cmp	r4, r0
 80111e2:	4606      	mov	r6, r0
 80111e4:	d802      	bhi.n	80111ec <_realloc_r+0x34>
 80111e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80111ea:	d8f4      	bhi.n	80111d6 <_realloc_r+0x1e>
 80111ec:	4621      	mov	r1, r4
 80111ee:	4638      	mov	r0, r7
 80111f0:	f7ff fc3a 	bl	8010a68 <_malloc_r>
 80111f4:	4680      	mov	r8, r0
 80111f6:	b908      	cbnz	r0, 80111fc <_realloc_r+0x44>
 80111f8:	4645      	mov	r5, r8
 80111fa:	e7ec      	b.n	80111d6 <_realloc_r+0x1e>
 80111fc:	42b4      	cmp	r4, r6
 80111fe:	4622      	mov	r2, r4
 8011200:	4629      	mov	r1, r5
 8011202:	bf28      	it	cs
 8011204:	4632      	movcs	r2, r6
 8011206:	f7ff ffc9 	bl	801119c <memcpy>
 801120a:	4629      	mov	r1, r5
 801120c:	4638      	mov	r0, r7
 801120e:	f7ff fbbf 	bl	8010990 <_free_r>
 8011212:	e7f1      	b.n	80111f8 <_realloc_r+0x40>

08011214 <_malloc_usable_size_r>:
 8011214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011218:	1f18      	subs	r0, r3, #4
 801121a:	2b00      	cmp	r3, #0
 801121c:	bfbc      	itt	lt
 801121e:	580b      	ldrlt	r3, [r1, r0]
 8011220:	18c0      	addlt	r0, r0, r3
 8011222:	4770      	bx	lr

08011224 <_init>:
 8011224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011226:	bf00      	nop
 8011228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801122a:	bc08      	pop	{r3}
 801122c:	469e      	mov	lr, r3
 801122e:	4770      	bx	lr

08011230 <_fini>:
 8011230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011232:	bf00      	nop
 8011234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011236:	bc08      	pop	{r3}
 8011238:	469e      	mov	lr, r3
 801123a:	4770      	bx	lr
