
blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000520  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080006a8  080006b0  000106b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080006a8  080006a8  000106a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080006ac  080006ac  000106ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000106b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000106b0  2**0
                  CONTENTS
  7 .bss          00000024  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000024  20000024  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000106b0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00002a77  00000000  00000000  000106e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000007b0  00000000  00000000  00013157  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000308  00000000  00000000  00013908  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002b0  00000000  00000000  00013c10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001014  00000000  00000000  00013ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001a02  00000000  00000000  00014ed4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000168d6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000bc8  00000000  00000000  00016954  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0001751c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000690 	.word	0x08000690

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000690 	.word	0x08000690

080001c8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001d2:	2300      	movs	r3, #0
 80001d4:	617b      	str	r3, [r7, #20]
 80001d6:	2300      	movs	r3, #0
 80001d8:	613b      	str	r3, [r7, #16]
 80001da:	2300      	movs	r3, #0
 80001dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e076      	b.n	80002d2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80001e4:	2201      	movs	r2, #1
 80001e6:	697b      	ldr	r3, [r7, #20]
 80001e8:	fa02 f303 	lsl.w	r3, r2, r3
 80001ec:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	693b      	ldr	r3, [r7, #16]
 80001f4:	4013      	ands	r3, r2
 80001f6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d165      	bne.n	80002cc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681a      	ldr	r2, [r3, #0]
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	2103      	movs	r1, #3
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	791b      	ldrb	r3, [r3, #4]
 800021e:	4619      	mov	r1, r3
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
 8000228:	431a      	orrs	r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d003      	beq.n	800023e <GPIO_Init+0x76>
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	791b      	ldrb	r3, [r3, #4]
 800023a:	2b02      	cmp	r3, #2
 800023c:	d12e      	bne.n	800029c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	689a      	ldr	r2, [r3, #8]
 8000242:	697b      	ldr	r3, [r7, #20]
 8000244:	005b      	lsls	r3, r3, #1
 8000246:	2103      	movs	r1, #3
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	43db      	mvns	r3, r3
 800024e:	401a      	ands	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	689a      	ldr	r2, [r3, #8]
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	795b      	ldrb	r3, [r3, #5]
 800025c:	4619      	mov	r1, r3
 800025e:	697b      	ldr	r3, [r7, #20]
 8000260:	005b      	lsls	r3, r3, #1
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
 8000266:	431a      	orrs	r2, r3
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	685a      	ldr	r2, [r3, #4]
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	2301      	movs	r3, #1
 8000278:	408b      	lsls	r3, r1
 800027a:	43db      	mvns	r3, r3
 800027c:	401a      	ands	r2, r3
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	683a      	ldr	r2, [r7, #0]
 8000288:	7992      	ldrb	r2, [r2, #6]
 800028a:	4611      	mov	r1, r2
 800028c:	697a      	ldr	r2, [r7, #20]
 800028e:	b292      	uxth	r2, r2
 8000290:	fa01 f202 	lsl.w	r2, r1, r2
 8000294:	b292      	uxth	r2, r2
 8000296:	431a      	orrs	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	b29b      	uxth	r3, r3
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ac:	43db      	mvns	r3, r3
 80002ae:	401a      	ands	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	68da      	ldr	r2, [r3, #12]
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	79db      	ldrb	r3, [r3, #7]
 80002bc:	4619      	mov	r1, r3
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	431a      	orrs	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	3301      	adds	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	2b0f      	cmp	r3, #15
 80002d6:	d985      	bls.n	80001e4 <GPIO_Init+0x1c>
    }
  }
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002f0:	78fb      	ldrb	r3, [r7, #3]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d006      	beq.n	8000304 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80002f6:	490a      	ldr	r1, [pc, #40]	; (8000320 <RCC_AHB1PeriphClockCmd+0x3c>)
 80002f8:	4b09      	ldr	r3, [pc, #36]	; (8000320 <RCC_AHB1PeriphClockCmd+0x3c>)
 80002fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	4313      	orrs	r3, r2
 8000300:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000302:	e006      	b.n	8000312 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000304:	4906      	ldr	r1, [pc, #24]	; (8000320 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000306:	4b06      	ldr	r3, [pc, #24]	; (8000320 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000308:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	43db      	mvns	r3, r3
 800030e:	4013      	ands	r3, r2
 8000310:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000312:	bf00      	nop
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800

08000324 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
	       To reconfigure the default setting of SystemInit() function, refer to
	        system_stm32f4xx.c file
	     */

	  /* GPIOD Periph clock enable */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800032a:	2101      	movs	r1, #1
 800032c:	2008      	movs	r0, #8
 800032e:	f7ff ffd9 	bl	80002e4 <RCC_AHB1PeriphClockCmd>

	  /* Configure PD12, PD13, PD14 and PD15 in output pushpull mode */
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15;
 8000332:	4b13      	ldr	r3, [pc, #76]	; (8000380 <main+0x5c>)
 8000334:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8000338:	601a      	str	r2, [r3, #0]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800033a:	4b11      	ldr	r3, [pc, #68]	; (8000380 <main+0x5c>)
 800033c:	2201      	movs	r2, #1
 800033e:	711a      	strb	r2, [r3, #4]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000340:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <main+0x5c>)
 8000342:	2200      	movs	r2, #0
 8000344:	719a      	strb	r2, [r3, #6]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000346:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <main+0x5c>)
 8000348:	2203      	movs	r2, #3
 800034a:	715a      	strb	r2, [r3, #5]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800034c:	4b0c      	ldr	r3, [pc, #48]	; (8000380 <main+0x5c>)
 800034e:	2200      	movs	r2, #0
 8000350:	71da      	strb	r2, [r3, #7]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000352:	490b      	ldr	r1, [pc, #44]	; (8000380 <main+0x5c>)
 8000354:	480b      	ldr	r0, [pc, #44]	; (8000384 <main+0x60>)
 8000356:	f7ff ff37 	bl	80001c8 <GPIO_Init>
  int i = 0;
 800035a:	2300      	movs	r3, #0
 800035c:	607b      	str	r3, [r7, #4]
  /* TODO - Add your application code here */

  /* Infinite loop */
  while (1)
  {
	  reg_access<uint32_t, uint32_t, stm32fxx::registers::GPIOD_ODR, stm32fxx::bits::BIT12>::reg_xor();
 800035e:	f000 f829 	bl	80003b4 <_ZN10reg_accessImmLm1073875988ELm4096EE7reg_xorEv>
	  reg_access<uint32_t, uint32_t, stm32fxx::registers::GPIOD_ODR, stm32fxx::bits::BIT13>::reg_xor();
 8000362:	f000 f837 	bl	80003d4 <_ZN10reg_accessImmLm1073875988ELm8192EE7reg_xorEv>
	  reg_access<uint32_t, uint32_t, stm32fxx::registers::GPIOD_ODR, stm32fxx::bits::BIT14>::reg_xor();
 8000366:	f000 f845 	bl	80003f4 <_ZN10reg_accessImmLm1073875988ELm16384EE7reg_xorEv>
	  reg_access<uint32_t, uint32_t, stm32fxx::registers::GPIOD_ODR, stm32fxx::bits::BIT15>::reg_xor();
 800036a:	f000 f853 	bl	8000414 <_ZN10reg_accessImmLm1073875988ELm32768EE7reg_xorEv>

	  Delay(0xFFFFFF);
 800036e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8000372:	f000 f809 	bl	8000388 <_Z5Delaym>
	  USART1_BASE;
	i++;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	3301      	adds	r3, #1
 800037a:	607b      	str	r3, [r7, #4]
	  reg_access<uint32_t, uint32_t, stm32fxx::registers::GPIOD_ODR, stm32fxx::bits::BIT12>::reg_xor();
 800037c:	e7ef      	b.n	800035e <main+0x3a>
 800037e:	bf00      	nop
 8000380:	2000001c 	.word	0x2000001c
 8000384:	40020c00 	.word	0x40020c00

08000388 <_Z5Delaym>:
  * @brief  Delay Function.
  * @param  nCount:specifies the Delay time length.
  * @retval None
  */
void Delay(__IO uint32_t nCount)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	1e5a      	subs	r2, r3, #1
 8000394:	607a      	str	r2, [r7, #4]
 8000396:	2b00      	cmp	r3, #0
 8000398:	bf14      	ite	ne
 800039a:	2301      	movne	r3, #1
 800039c:	2300      	moveq	r3, #0
 800039e:	b2db      	uxtb	r3, r3
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d000      	beq.n	80003a6 <_Z5Delaym+0x1e>
 80003a4:	e7f4      	b.n	8000390 <_Z5Delaym+0x8>
  {
  }
}
 80003a6:	bf00      	nop
 80003a8:	370c      	adds	r7, #12
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
	...

080003b4 <_ZN10reg_accessImmLm1073875988ELm4096EE7reg_xorEv>:

        *reinterpret_cast<volatile reg_type*>(address) |= value;

    }

    static void reg_xor()
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
    {

        *reinterpret_cast<volatile reg_type*>(address) ^= value;
 80003b8:	4a05      	ldr	r2, [pc, #20]	; (80003d0 <_ZN10reg_accessImmLm1073875988ELm4096EE7reg_xorEv+0x1c>)
 80003ba:	4b05      	ldr	r3, [pc, #20]	; (80003d0 <_ZN10reg_accessImmLm1073875988ELm4096EE7reg_xorEv+0x1c>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80003c2:	6013      	str	r3, [r2, #0]

    }
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40020c14 	.word	0x40020c14

080003d4 <_ZN10reg_accessImmLm1073875988ELm8192EE7reg_xorEv>:
    static void reg_xor()
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
        *reinterpret_cast<volatile reg_type*>(address) ^= value;
 80003d8:	4a05      	ldr	r2, [pc, #20]	; (80003f0 <_ZN10reg_accessImmLm1073875988ELm8192EE7reg_xorEv+0x1c>)
 80003da:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <_ZN10reg_accessImmLm1073875988ELm8192EE7reg_xorEv+0x1c>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80003e2:	6013      	str	r3, [r2, #0]
    }
 80003e4:	bf00      	nop
 80003e6:	46bd      	mov	sp, r7
 80003e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	40020c14 	.word	0x40020c14

080003f4 <_ZN10reg_accessImmLm1073875988ELm16384EE7reg_xorEv>:
    static void reg_xor()
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
        *reinterpret_cast<volatile reg_type*>(address) ^= value;
 80003f8:	4a05      	ldr	r2, [pc, #20]	; (8000410 <_ZN10reg_accessImmLm1073875988ELm16384EE7reg_xorEv+0x1c>)
 80003fa:	4b05      	ldr	r3, [pc, #20]	; (8000410 <_ZN10reg_accessImmLm1073875988ELm16384EE7reg_xorEv+0x1c>)
 80003fc:	681b      	ldr	r3, [r3, #0]
 80003fe:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
 8000402:	6013      	str	r3, [r2, #0]
    }
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	40020c14 	.word	0x40020c14

08000414 <_ZN10reg_accessImmLm1073875988ELm32768EE7reg_xorEv>:
    static void reg_xor()
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
        *reinterpret_cast<volatile reg_type*>(address) ^= value;
 8000418:	4a05      	ldr	r2, [pc, #20]	; (8000430 <_ZN10reg_accessImmLm1073875988ELm32768EE7reg_xorEv+0x1c>)
 800041a:	4b05      	ldr	r3, [pc, #20]	; (8000430 <_ZN10reg_accessImmLm1073875988ELm32768EE7reg_xorEv+0x1c>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f483 4300 	eor.w	r3, r3, #32768	; 0x8000
 8000422:	6013      	str	r3, [r2, #0]
    }
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr
 800042e:	bf00      	nop
 8000430:	40020c14 	.word	0x40020c14

08000434 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000434:	f8df d034 	ldr.w	sp, [pc, #52]	; 800046c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000438:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800043a:	e003      	b.n	8000444 <LoopCopyDataInit>

0800043c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800043c:	4b0c      	ldr	r3, [pc, #48]	; (8000470 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800043e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000440:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000442:	3104      	adds	r1, #4

08000444 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000444:	480b      	ldr	r0, [pc, #44]	; (8000474 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000446:	4b0c      	ldr	r3, [pc, #48]	; (8000478 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000448:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800044a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800044c:	d3f6      	bcc.n	800043c <CopyDataInit>
  ldr  r2, =_sbss
 800044e:	4a0b      	ldr	r2, [pc, #44]	; (800047c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000450:	e002      	b.n	8000458 <LoopFillZerobss>

08000452 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000452:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000454:	f842 3b04 	str.w	r3, [r2], #4

08000458 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000458:	4b09      	ldr	r3, [pc, #36]	; (8000480 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800045a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800045c:	d3f9      	bcc.n	8000452 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800045e:	f000 f841 	bl	80004e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000462:	f000 f8f1 	bl	8000648 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000466:	f7ff ff5d 	bl	8000324 <main>
  bx  lr    
 800046a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800046c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000470:	080006b0 	.word	0x080006b0
  ldr  r0, =_sdata
 8000474:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000478:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 800047c:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 8000480:	20000024 	.word	0x20000024

08000484 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000484:	e7fe      	b.n	8000484 <ADC_IRQHandler>

08000486 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000486:	b480      	push	{r7}
 8000488:	af00      	add	r7, sp, #0
}
 800048a:	bf00      	nop
 800048c:	46bd      	mov	sp, r7
 800048e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000492:	4770      	bx	lr

08000494 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000498:	e7fe      	b.n	8000498 <HardFault_Handler+0x4>

0800049a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800049a:	b480      	push	{r7}
 800049c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800049e:	e7fe      	b.n	800049e <MemManage_Handler+0x4>

080004a0 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80004a4:	e7fe      	b.n	80004a4 <BusFault_Handler+0x4>

080004a6 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80004a6:	b480      	push	{r7}
 80004a8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80004aa:	e7fe      	b.n	80004aa <UsageFault_Handler+0x4>

080004ac <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr

080004ba <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80004ba:	b480      	push	{r7}
 80004bc:	af00      	add	r7, sp, #0
}
 80004be:	bf00      	nop
 80004c0:	46bd      	mov	sp, r7
 80004c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c6:	4770      	bx	lr

080004c8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
}
 80004cc:	bf00      	nop
 80004ce:	46bd      	mov	sp, r7
 80004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d4:	4770      	bx	lr

080004d6 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80004d6:	b480      	push	{r7}
 80004d8:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80004da:	bf00      	nop
 80004dc:	46bd      	mov	sp, r7
 80004de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e2:	4770      	bx	lr

080004e4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004e8:	4a16      	ldr	r2, [pc, #88]	; (8000544 <SystemInit+0x60>)
 80004ea:	4b16      	ldr	r3, [pc, #88]	; (8000544 <SystemInit+0x60>)
 80004ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004f8:	4a13      	ldr	r2, [pc, #76]	; (8000548 <SystemInit+0x64>)
 80004fa:	4b13      	ldr	r3, [pc, #76]	; (8000548 <SystemInit+0x64>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	f043 0301 	orr.w	r3, r3, #1
 8000502:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000504:	4b10      	ldr	r3, [pc, #64]	; (8000548 <SystemInit+0x64>)
 8000506:	2200      	movs	r2, #0
 8000508:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800050a:	4a0f      	ldr	r2, [pc, #60]	; (8000548 <SystemInit+0x64>)
 800050c:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <SystemInit+0x64>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000518:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800051a:	4b0b      	ldr	r3, [pc, #44]	; (8000548 <SystemInit+0x64>)
 800051c:	4a0b      	ldr	r2, [pc, #44]	; (800054c <SystemInit+0x68>)
 800051e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000520:	4a09      	ldr	r2, [pc, #36]	; (8000548 <SystemInit+0x64>)
 8000522:	4b09      	ldr	r3, [pc, #36]	; (8000548 <SystemInit+0x64>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800052a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800052c:	4b06      	ldr	r3, [pc, #24]	; (8000548 <SystemInit+0x64>)
 800052e:	2200      	movs	r2, #0
 8000530:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000532:	f000 f80d 	bl	8000550 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000536:	4b03      	ldr	r3, [pc, #12]	; (8000544 <SystemInit+0x60>)
 8000538:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800053c:	609a      	str	r2, [r3, #8]
#endif
}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	e000ed00 	.word	0xe000ed00
 8000548:	40023800 	.word	0x40023800
 800054c:	24003010 	.word	0x24003010

08000550 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000550:	b480      	push	{r7}
 8000552:	b083      	sub	sp, #12
 8000554:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000556:	2300      	movs	r3, #0
 8000558:	607b      	str	r3, [r7, #4]
 800055a:	2300      	movs	r3, #0
 800055c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800055e:	4a36      	ldr	r2, [pc, #216]	; (8000638 <SetSysClock+0xe8>)
 8000560:	4b35      	ldr	r3, [pc, #212]	; (8000638 <SetSysClock+0xe8>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000568:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800056a:	4b33      	ldr	r3, [pc, #204]	; (8000638 <SetSysClock+0xe8>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000572:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	3301      	adds	r3, #1
 8000578:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	2b00      	cmp	r3, #0
 800057e:	d103      	bne.n	8000588 <SetSysClock+0x38>
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000586:	d1f0      	bne.n	800056a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000588:	4b2b      	ldr	r3, [pc, #172]	; (8000638 <SetSysClock+0xe8>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000590:	2b00      	cmp	r3, #0
 8000592:	d002      	beq.n	800059a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000594:	2301      	movs	r3, #1
 8000596:	603b      	str	r3, [r7, #0]
 8000598:	e001      	b.n	800059e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800059a:	2300      	movs	r3, #0
 800059c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	d142      	bne.n	800062a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80005a4:	4a24      	ldr	r2, [pc, #144]	; (8000638 <SetSysClock+0xe8>)
 80005a6:	4b24      	ldr	r3, [pc, #144]	; (8000638 <SetSysClock+0xe8>)
 80005a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ae:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80005b0:	4a22      	ldr	r2, [pc, #136]	; (800063c <SetSysClock+0xec>)
 80005b2:	4b22      	ldr	r3, [pc, #136]	; (800063c <SetSysClock+0xec>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80005ba:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80005bc:	4a1e      	ldr	r2, [pc, #120]	; (8000638 <SetSysClock+0xe8>)
 80005be:	4b1e      	ldr	r3, [pc, #120]	; (8000638 <SetSysClock+0xe8>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80005c4:	4a1c      	ldr	r2, [pc, #112]	; (8000638 <SetSysClock+0xe8>)
 80005c6:	4b1c      	ldr	r3, [pc, #112]	; (8000638 <SetSysClock+0xe8>)
 80005c8:	689b      	ldr	r3, [r3, #8]
 80005ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005ce:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80005d0:	4a19      	ldr	r2, [pc, #100]	; (8000638 <SetSysClock+0xe8>)
 80005d2:	4b19      	ldr	r3, [pc, #100]	; (8000638 <SetSysClock+0xe8>)
 80005d4:	689b      	ldr	r3, [r3, #8]
 80005d6:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80005da:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80005dc:	4b16      	ldr	r3, [pc, #88]	; (8000638 <SetSysClock+0xe8>)
 80005de:	4a18      	ldr	r2, [pc, #96]	; (8000640 <SetSysClock+0xf0>)
 80005e0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80005e2:	4a15      	ldr	r2, [pc, #84]	; (8000638 <SetSysClock+0xe8>)
 80005e4:	4b14      	ldr	r3, [pc, #80]	; (8000638 <SetSysClock+0xe8>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005ec:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80005ee:	bf00      	nop
 80005f0:	4b11      	ldr	r3, [pc, #68]	; (8000638 <SetSysClock+0xe8>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d0f9      	beq.n	80005f0 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <SetSysClock+0xf4>)
 80005fe:	f240 7205 	movw	r2, #1797	; 0x705
 8000602:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000604:	4a0c      	ldr	r2, [pc, #48]	; (8000638 <SetSysClock+0xe8>)
 8000606:	4b0c      	ldr	r3, [pc, #48]	; (8000638 <SetSysClock+0xe8>)
 8000608:	689b      	ldr	r3, [r3, #8]
 800060a:	f023 0303 	bic.w	r3, r3, #3
 800060e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000610:	4a09      	ldr	r2, [pc, #36]	; (8000638 <SetSysClock+0xe8>)
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <SetSysClock+0xe8>)
 8000614:	689b      	ldr	r3, [r3, #8]
 8000616:	f043 0302 	orr.w	r3, r3, #2
 800061a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800061c:	bf00      	nop
 800061e:	4b06      	ldr	r3, [pc, #24]	; (8000638 <SetSysClock+0xe8>)
 8000620:	689b      	ldr	r3, [r3, #8]
 8000622:	f003 030c 	and.w	r3, r3, #12
 8000626:	2b08      	cmp	r3, #8
 8000628:	d1f9      	bne.n	800061e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800062a:	bf00      	nop
 800062c:	370c      	adds	r7, #12
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	40023800 	.word	0x40023800
 800063c:	40007000 	.word	0x40007000
 8000640:	07405419 	.word	0x07405419
 8000644:	40023c00 	.word	0x40023c00

08000648 <__libc_init_array>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	4e0d      	ldr	r6, [pc, #52]	; (8000680 <__libc_init_array+0x38>)
 800064c:	4c0d      	ldr	r4, [pc, #52]	; (8000684 <__libc_init_array+0x3c>)
 800064e:	1ba4      	subs	r4, r4, r6
 8000650:	10a4      	asrs	r4, r4, #2
 8000652:	2500      	movs	r5, #0
 8000654:	42a5      	cmp	r5, r4
 8000656:	d109      	bne.n	800066c <__libc_init_array+0x24>
 8000658:	4e0b      	ldr	r6, [pc, #44]	; (8000688 <__libc_init_array+0x40>)
 800065a:	4c0c      	ldr	r4, [pc, #48]	; (800068c <__libc_init_array+0x44>)
 800065c:	f000 f818 	bl	8000690 <_init>
 8000660:	1ba4      	subs	r4, r4, r6
 8000662:	10a4      	asrs	r4, r4, #2
 8000664:	2500      	movs	r5, #0
 8000666:	42a5      	cmp	r5, r4
 8000668:	d105      	bne.n	8000676 <__libc_init_array+0x2e>
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000670:	4798      	blx	r3
 8000672:	3501      	adds	r5, #1
 8000674:	e7ee      	b.n	8000654 <__libc_init_array+0xc>
 8000676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800067a:	4798      	blx	r3
 800067c:	3501      	adds	r5, #1
 800067e:	e7f2      	b.n	8000666 <__libc_init_array+0x1e>
 8000680:	080006a8 	.word	0x080006a8
 8000684:	080006a8 	.word	0x080006a8
 8000688:	080006a8 	.word	0x080006a8
 800068c:	080006ac 	.word	0x080006ac

08000690 <_init>:
 8000690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000692:	bf00      	nop
 8000694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000696:	bc08      	pop	{r3}
 8000698:	469e      	mov	lr, r3
 800069a:	4770      	bx	lr

0800069c <_fini>:
 800069c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800069e:	bf00      	nop
 80006a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006a2:	bc08      	pop	{r3}
 80006a4:	469e      	mov	lr, r3
 80006a6:	4770      	bx	lr
