{"Source Block": ["oh/src/spi/hdl/spi_slave_io.v@42:52@HdlIdDef", "   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n   wire \t    spi_fetch;\n   wire \t    byte_done;\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_slave_io.v@40:50", "   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n"], ["oh/src/spi/hdl/spi_slave_io.v@38:48", "   //###############\n   reg [1:0] \t    spi_state;   \n   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n"], ["oh/src/spi/hdl/spi_slave_io.v@39:49", "   reg [1:0] \t    spi_state;   \n   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n"], ["oh/src/spi/hdl/spi_slave_io.v@44:54", "   wire [63:0] \t    tx_data;\n   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n   wire \t    spi_fetch;\n   wire \t    byte_done;\n   \n   \n"], ["oh/src/spi/hdl/spi_slave_io.v@41:51", "   reg [7:0] \t    command_reg;   \n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n   wire \t    spi_fetch;\n"], ["oh/src/spi/hdl/spi_slave_io.v@43:53", "   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   wire \t    rx_shift;\n   wire \t    tx_load;\n   wire \t    tx_shift;\n   wire \t    tx_wait;\n   wire \t    ss_sync;\n   wire \t    ss_pulse;\n   wire \t    spi_fetch;\n   wire \t    byte_done;\n   \n"]], "Diff Content": {"Delete": [[47, "   wire \t    tx_shift;\n"]], "Add": []}}