
3300Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c604  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006a630  0800c7f0  0800c7f0  0001c7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08076e20  08076e20  000900b4  2**0
                  CONTENTS
  4 .ARM          00000008  08076e20  08076e20  00086e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08076e28  08076e28  000900b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08076e28  08076e28  00086e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08076e2c  08076e2c  00086e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08076e30  00090000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b34  200000b4  08076ee4  000900b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000be8  08076ee4  00090be8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000900b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017316  00000000  00000000  000900dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004b1a  00000000  00000000  000a73f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  000abf10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e8  00000000  00000000  000ad660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cf70  00000000  00000000  000aea48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d08c  00000000  00000000  000cb9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ac68  00000000  00000000  000e8a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001736ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063c8  00000000  00000000  001736fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000b4 	.word	0x200000b4
 8000204:	00000000 	.word	0x00000000
 8000208:	0800c7d4 	.word	0x0800c7d4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000b8 	.word	0x200000b8
 8000224:	0800c7d4 	.word	0x0800c7d4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_d2iz>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aec:	d215      	bcs.n	8000b1a <__aeabi_d2iz+0x36>
 8000aee:	d511      	bpl.n	8000b14 <__aeabi_d2iz+0x30>
 8000af0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af8:	d912      	bls.n	8000b20 <__aeabi_d2iz+0x3c>
 8000afa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0e:	bf18      	it	ne
 8000b10:	4240      	negne	r0, r0
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d105      	bne.n	8000b2c <__aeabi_d2iz+0x48>
 8000b20:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b24:	bf08      	it	eq
 8000b26:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2uiz>:
 8000b34:	004a      	lsls	r2, r1, #1
 8000b36:	d211      	bcs.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b3c:	d211      	bcs.n	8000b62 <__aeabi_d2uiz+0x2e>
 8000b3e:	d50d      	bpl.n	8000b5c <__aeabi_d2uiz+0x28>
 8000b40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d40e      	bmi.n	8000b68 <__aeabi_d2uiz+0x34>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d102      	bne.n	8000b6e <__aeabi_d2uiz+0x3a>
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	4770      	bx	lr
 8000b6e:	f04f 0000 	mov.w	r0, #0
 8000b72:	4770      	bx	lr

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295
 8000b88:	f000 b976 	b.w	8000e78 <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	9e08      	ldr	r6, [sp, #32]
 8000baa:	460d      	mov	r5, r1
 8000bac:	4604      	mov	r4, r0
 8000bae:	4688      	mov	r8, r1
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d14d      	bne.n	8000c50 <__udivmoddi4+0xac>
 8000bb4:	428a      	cmp	r2, r1
 8000bb6:	4694      	mov	ip, r2
 8000bb8:	d968      	bls.n	8000c8c <__udivmoddi4+0xe8>
 8000bba:	fab2 f282 	clz	r2, r2
 8000bbe:	b152      	cbz	r2, 8000bd6 <__udivmoddi4+0x32>
 8000bc0:	fa01 f302 	lsl.w	r3, r1, r2
 8000bc4:	f1c2 0120 	rsb	r1, r2, #32
 8000bc8:	fa20 f101 	lsr.w	r1, r0, r1
 8000bcc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bd0:	ea41 0803 	orr.w	r8, r1, r3
 8000bd4:	4094      	lsls	r4, r2
 8000bd6:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000bda:	fbb8 f7f1 	udiv	r7, r8, r1
 8000bde:	fa1f fe8c 	uxth.w	lr, ip
 8000be2:	fb01 8817 	mls	r8, r1, r7, r8
 8000be6:	fb07 f00e 	mul.w	r0, r7, lr
 8000bea:	0c23      	lsrs	r3, r4, #16
 8000bec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf0:	4298      	cmp	r0, r3
 8000bf2:	d90a      	bls.n	8000c0a <__udivmoddi4+0x66>
 8000bf4:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf8:	f107 35ff 	add.w	r5, r7, #4294967295
 8000bfc:	f080 811e 	bcs.w	8000e3c <__udivmoddi4+0x298>
 8000c00:	4298      	cmp	r0, r3
 8000c02:	f240 811b 	bls.w	8000e3c <__udivmoddi4+0x298>
 8000c06:	3f02      	subs	r7, #2
 8000c08:	4463      	add	r3, ip
 8000c0a:	1a1b      	subs	r3, r3, r0
 8000c0c:	fbb3 f0f1 	udiv	r0, r3, r1
 8000c10:	fb01 3310 	mls	r3, r1, r0, r3
 8000c14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c18:	b2a4      	uxth	r4, r4
 8000c1a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c1e:	45a6      	cmp	lr, r4
 8000c20:	d90a      	bls.n	8000c38 <__udivmoddi4+0x94>
 8000c22:	eb1c 0404 	adds.w	r4, ip, r4
 8000c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2a:	f080 8109 	bcs.w	8000e40 <__udivmoddi4+0x29c>
 8000c2e:	45a6      	cmp	lr, r4
 8000c30:	f240 8106 	bls.w	8000e40 <__udivmoddi4+0x29c>
 8000c34:	4464      	add	r4, ip
 8000c36:	3802      	subs	r0, #2
 8000c38:	2100      	movs	r1, #0
 8000c3a:	eba4 040e 	sub.w	r4, r4, lr
 8000c3e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c42:	b11e      	cbz	r6, 8000c4c <__udivmoddi4+0xa8>
 8000c44:	2300      	movs	r3, #0
 8000c46:	40d4      	lsrs	r4, r2
 8000c48:	e9c6 4300 	strd	r4, r3, [r6]
 8000c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c50:	428b      	cmp	r3, r1
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0xc2>
 8000c54:	2e00      	cmp	r6, #0
 8000c56:	f000 80ee 	beq.w	8000e36 <__udivmoddi4+0x292>
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c60:	4608      	mov	r0, r1
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d14a      	bne.n	8000d04 <__udivmoddi4+0x160>
 8000c6e:	42ab      	cmp	r3, r5
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xd4>
 8000c72:	4282      	cmp	r2, r0
 8000c74:	f200 80fc 	bhi.w	8000e70 <__udivmoddi4+0x2cc>
 8000c78:	1a84      	subs	r4, r0, r2
 8000c7a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	4698      	mov	r8, r3
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d0e2      	beq.n	8000c4c <__udivmoddi4+0xa8>
 8000c86:	e9c6 4800 	strd	r4, r8, [r6]
 8000c8a:	e7df      	b.n	8000c4c <__udivmoddi4+0xa8>
 8000c8c:	b902      	cbnz	r2, 8000c90 <__udivmoddi4+0xec>
 8000c8e:	deff      	udf	#255	; 0xff
 8000c90:	fab2 f282 	clz	r2, r2
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	f040 8091 	bne.w	8000dbc <__udivmoddi4+0x218>
 8000c9a:	eba1 000c 	sub.w	r0, r1, ip
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ca4:	fa1f fe8c 	uxth.w	lr, ip
 8000ca8:	fbb0 f3f7 	udiv	r3, r0, r7
 8000cac:	fb07 0013 	mls	r0, r7, r3, r0
 8000cb0:	0c25      	lsrs	r5, r4, #16
 8000cb2:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000cb6:	fb0e f003 	mul.w	r0, lr, r3
 8000cba:	42a8      	cmp	r0, r5
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x12c>
 8000cbe:	eb1c 0505 	adds.w	r5, ip, r5
 8000cc2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x12a>
 8000cc8:	42a8      	cmp	r0, r5
 8000cca:	f200 80ce 	bhi.w	8000e6a <__udivmoddi4+0x2c6>
 8000cce:	4643      	mov	r3, r8
 8000cd0:	1a2d      	subs	r5, r5, r0
 8000cd2:	fbb5 f0f7 	udiv	r0, r5, r7
 8000cd6:	fb07 5510 	mls	r5, r7, r0, r5
 8000cda:	fb0e fe00 	mul.w	lr, lr, r0
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ce4:	45a6      	cmp	lr, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x156>
 8000ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cec:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cf0:	d202      	bcs.n	8000cf8 <__udivmoddi4+0x154>
 8000cf2:	45a6      	cmp	lr, r4
 8000cf4:	f200 80b6 	bhi.w	8000e64 <__udivmoddi4+0x2c0>
 8000cf8:	4628      	mov	r0, r5
 8000cfa:	eba4 040e 	sub.w	r4, r4, lr
 8000cfe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d02:	e79e      	b.n	8000c42 <__udivmoddi4+0x9e>
 8000d04:	f1c1 0720 	rsb	r7, r1, #32
 8000d08:	408b      	lsls	r3, r1
 8000d0a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d0e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d12:	fa25 fa07 	lsr.w	sl, r5, r7
 8000d16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d1a:	fbba f8f9 	udiv	r8, sl, r9
 8000d1e:	fa20 f307 	lsr.w	r3, r0, r7
 8000d22:	fb09 aa18 	mls	sl, r9, r8, sl
 8000d26:	408d      	lsls	r5, r1
 8000d28:	fa1f fe8c 	uxth.w	lr, ip
 8000d2c:	431d      	orrs	r5, r3
 8000d2e:	fa00 f301 	lsl.w	r3, r0, r1
 8000d32:	fb08 f00e 	mul.w	r0, r8, lr
 8000d36:	0c2c      	lsrs	r4, r5, #16
 8000d38:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000d3c:	42a0      	cmp	r0, r4
 8000d3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d42:	d90b      	bls.n	8000d5c <__udivmoddi4+0x1b8>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d4c:	f080 8088 	bcs.w	8000e60 <__udivmoddi4+0x2bc>
 8000d50:	42a0      	cmp	r0, r4
 8000d52:	f240 8085 	bls.w	8000e60 <__udivmoddi4+0x2bc>
 8000d56:	f1a8 0802 	sub.w	r8, r8, #2
 8000d5a:	4464      	add	r4, ip
 8000d5c:	1a24      	subs	r4, r4, r0
 8000d5e:	fbb4 f0f9 	udiv	r0, r4, r9
 8000d62:	fb09 4410 	mls	r4, r9, r0, r4
 8000d66:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d6a:	b2ad      	uxth	r5, r5
 8000d6c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x1e2>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d7c:	d26c      	bcs.n	8000e58 <__udivmoddi4+0x2b4>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	d96a      	bls.n	8000e58 <__udivmoddi4+0x2b4>
 8000d82:	3802      	subs	r0, #2
 8000d84:	4464      	add	r4, ip
 8000d86:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d8a:	fba0 9502 	umull	r9, r5, r0, r2
 8000d8e:	eba4 040e 	sub.w	r4, r4, lr
 8000d92:	42ac      	cmp	r4, r5
 8000d94:	46c8      	mov	r8, r9
 8000d96:	46ae      	mov	lr, r5
 8000d98:	d356      	bcc.n	8000e48 <__udivmoddi4+0x2a4>
 8000d9a:	d053      	beq.n	8000e44 <__udivmoddi4+0x2a0>
 8000d9c:	2e00      	cmp	r6, #0
 8000d9e:	d069      	beq.n	8000e74 <__udivmoddi4+0x2d0>
 8000da0:	ebb3 0208 	subs.w	r2, r3, r8
 8000da4:	eb64 040e 	sbc.w	r4, r4, lr
 8000da8:	fa22 f301 	lsr.w	r3, r2, r1
 8000dac:	fa04 f707 	lsl.w	r7, r4, r7
 8000db0:	431f      	orrs	r7, r3
 8000db2:	40cc      	lsrs	r4, r1
 8000db4:	e9c6 7400 	strd	r7, r4, [r6]
 8000db8:	2100      	movs	r1, #0
 8000dba:	e747      	b.n	8000c4c <__udivmoddi4+0xa8>
 8000dbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc0:	f1c2 0120 	rsb	r1, r2, #32
 8000dc4:	fa25 f301 	lsr.w	r3, r5, r1
 8000dc8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dcc:	fa20 f101 	lsr.w	r1, r0, r1
 8000dd0:	4095      	lsls	r5, r2
 8000dd2:	430d      	orrs	r5, r1
 8000dd4:	fbb3 f1f7 	udiv	r1, r3, r7
 8000dd8:	fb07 3311 	mls	r3, r7, r1, r3
 8000ddc:	fa1f fe8c 	uxth.w	lr, ip
 8000de0:	0c28      	lsrs	r0, r5, #16
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	fb01 f30e 	mul.w	r3, r1, lr
 8000dea:	4283      	cmp	r3, r0
 8000dec:	fa04 f402 	lsl.w	r4, r4, r2
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x260>
 8000df2:	eb1c 0000 	adds.w	r0, ip, r0
 8000df6:	f101 38ff 	add.w	r8, r1, #4294967295
 8000dfa:	d22f      	bcs.n	8000e5c <__udivmoddi4+0x2b8>
 8000dfc:	4283      	cmp	r3, r0
 8000dfe:	d92d      	bls.n	8000e5c <__udivmoddi4+0x2b8>
 8000e00:	3902      	subs	r1, #2
 8000e02:	4460      	add	r0, ip
 8000e04:	1ac0      	subs	r0, r0, r3
 8000e06:	fbb0 f3f7 	udiv	r3, r0, r7
 8000e0a:	fb07 0013 	mls	r0, r7, r3, r0
 8000e0e:	b2ad      	uxth	r5, r5
 8000e10:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000e14:	fb03 f00e 	mul.w	r0, r3, lr
 8000e18:	42a8      	cmp	r0, r5
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x28a>
 8000e1c:	eb1c 0505 	adds.w	r5, ip, r5
 8000e20:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e24:	d216      	bcs.n	8000e54 <__udivmoddi4+0x2b0>
 8000e26:	42a8      	cmp	r0, r5
 8000e28:	d914      	bls.n	8000e54 <__udivmoddi4+0x2b0>
 8000e2a:	3b02      	subs	r3, #2
 8000e2c:	4465      	add	r5, ip
 8000e2e:	1a28      	subs	r0, r5, r0
 8000e30:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e34:	e738      	b.n	8000ca8 <__udivmoddi4+0x104>
 8000e36:	4631      	mov	r1, r6
 8000e38:	4630      	mov	r0, r6
 8000e3a:	e707      	b.n	8000c4c <__udivmoddi4+0xa8>
 8000e3c:	462f      	mov	r7, r5
 8000e3e:	e6e4      	b.n	8000c0a <__udivmoddi4+0x66>
 8000e40:	4618      	mov	r0, r3
 8000e42:	e6f9      	b.n	8000c38 <__udivmoddi4+0x94>
 8000e44:	454b      	cmp	r3, r9
 8000e46:	d2a9      	bcs.n	8000d9c <__udivmoddi4+0x1f8>
 8000e48:	ebb9 0802 	subs.w	r8, r9, r2
 8000e4c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e50:	3801      	subs	r0, #1
 8000e52:	e7a3      	b.n	8000d9c <__udivmoddi4+0x1f8>
 8000e54:	4643      	mov	r3, r8
 8000e56:	e7ea      	b.n	8000e2e <__udivmoddi4+0x28a>
 8000e58:	4628      	mov	r0, r5
 8000e5a:	e794      	b.n	8000d86 <__udivmoddi4+0x1e2>
 8000e5c:	4641      	mov	r1, r8
 8000e5e:	e7d1      	b.n	8000e04 <__udivmoddi4+0x260>
 8000e60:	46d0      	mov	r8, sl
 8000e62:	e77b      	b.n	8000d5c <__udivmoddi4+0x1b8>
 8000e64:	4464      	add	r4, ip
 8000e66:	3802      	subs	r0, #2
 8000e68:	e747      	b.n	8000cfa <__udivmoddi4+0x156>
 8000e6a:	3b02      	subs	r3, #2
 8000e6c:	4465      	add	r5, ip
 8000e6e:	e72f      	b.n	8000cd0 <__udivmoddi4+0x12c>
 8000e70:	4608      	mov	r0, r1
 8000e72:	e706      	b.n	8000c82 <__udivmoddi4+0xde>
 8000e74:	4631      	mov	r1, r6
 8000e76:	e6e9      	b.n	8000c4c <__udivmoddi4+0xa8>

08000e78 <__aeabi_idiv0>:
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop

08000e7c <Check_touchkey>:
#include "lcdtp.h"
#include "rtc.h"
#include "pet.h"
#include "alarm.h"
uint8_t Check_touchkey(const int *constraints,
		strType_XPT2046_Coordinate *pDisplayCoordinate) {
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
	uint8_t match = (constraints[0] <= pDisplayCoordinate->x
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	683a      	ldr	r2, [r7, #0]
 8000e8c:	8812      	ldrh	r2, [r2, #0]
			&& constraints[1] >= pDisplayCoordinate->x
			&& constraints[2] <= pDisplayCoordinate->y
			&& constraints[3] >= pDisplayCoordinate->y);
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	dc16      	bgt.n	8000ec0 <Check_touchkey+0x44>
			&& constraints[1] >= pDisplayCoordinate->x
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3304      	adds	r3, #4
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	683a      	ldr	r2, [r7, #0]
 8000e9a:	8812      	ldrh	r2, [r2, #0]
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	db0f      	blt.n	8000ec0 <Check_touchkey+0x44>
			&& constraints[2] <= pDisplayCoordinate->y
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3308      	adds	r3, #8
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	683a      	ldr	r2, [r7, #0]
 8000ea8:	8852      	ldrh	r2, [r2, #2]
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	dc08      	bgt.n	8000ec0 <Check_touchkey+0x44>
			&& constraints[3] >= pDisplayCoordinate->y);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	330c      	adds	r3, #12
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	683a      	ldr	r2, [r7, #0]
 8000eb6:	8852      	ldrh	r2, [r2, #2]
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	db01      	blt.n	8000ec0 <Check_touchkey+0x44>
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	e000      	b.n	8000ec2 <Check_touchkey+0x46>
 8000ec0:	2300      	movs	r3, #0
	uint8_t match = (constraints[0] <= pDisplayCoordinate->x
 8000ec2:	73fb      	strb	r3, [r7, #15]
	return match;
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <Render>:

void Render(uint8_t *mode_new, uint8_t *render_status,
		const unsigned char *petStats) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
	//Not Render if done
	if (*render_status == 1)
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d033      	beq.n	8000f4c <Render+0x7c>
		return;

	//Mode 0 = Home, Mode 1 = Drink Water, Mode 2 = Toggle Dark Mode, Mode 3 = Stats,
	switch (*mode_new) {
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b06      	cmp	r3, #6
 8000eea:	d82b      	bhi.n	8000f44 <Render+0x74>
 8000eec:	a201      	add	r2, pc, #4	; (adr r2, 8000ef4 <Render+0x24>)
 8000eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ef2:	bf00      	nop
 8000ef4:	08000f11 	.word	0x08000f11
 8000ef8:	08000f17 	.word	0x08000f17
 8000efc:	08000f23 	.word	0x08000f23
 8000f00:	08000f2f 	.word	0x08000f2f
 8000f04:	08000f35 	.word	0x08000f35
 8000f08:	08000f3b 	.word	0x08000f3b
 8000f0c:	08000f41 	.word	0x08000f41
	case (0):
		UI_Home();
 8000f10:	f000 f89c 	bl	800104c <UI_Home>
		break;
 8000f14:	e016      	b.n	8000f44 <Render+0x74>
	case (1):
		UI_Drink_Water();
 8000f16:	f000 f81d 	bl	8000f54 <UI_Drink_Water>
		*mode_new = 0;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	701a      	strb	r2, [r3, #0]
		break;
 8000f20:	e010      	b.n	8000f44 <Render+0x74>
	case (2):
		LCD_Darkmode_Toggle();
 8000f22:	f001 fcf9 	bl	8002918 <LCD_Darkmode_Toggle>
		*mode_new = 0;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
		break;
 8000f2c:	e00a      	b.n	8000f44 <Render+0x74>
	case (3):
		UI_Stats();
 8000f2e:	f000 f9d3 	bl	80012d8 <UI_Stats>
		break;
 8000f32:	e007      	b.n	8000f44 <Render+0x74>
	case (4):
		UI_Config();
 8000f34:	f000 fb84 	bl	8001640 <UI_Config>
		break;
 8000f38:	e004      	b.n	8000f44 <Render+0x74>
	case (5):
		UI_Time_set();
 8000f3a:	f000 fb9b 	bl	8001674 <UI_Time_set>
		break;
 8000f3e:	e001      	b.n	8000f44 <Render+0x74>
	case (6):
		UI_Set();
 8000f40:	f000 fadc 	bl	80014fc <UI_Set>
	}
	*render_status = 1;
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	2201      	movs	r2, #1
 8000f48:	701a      	strb	r2, [r3, #0]
 8000f4a:	e000      	b.n	8000f4e <Render+0x7e>
		return;
 8000f4c:	bf00      	nop
}
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <UI_Drink_Water>:

void UI_Drink_Water() {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8000f58:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000f5c:	22f0      	movs	r2, #240	; 0xf0
 8000f5e:	2100      	movs	r1, #0
 8000f60:	2000      	movs	r0, #0
 8000f62:	f001 f9af 	bl	80022c4 <LCD_Clear>
	extern uint8_t darkmode_toggle;
	LCD_DrawString(10, 220, "Drinked a glass of water");
 8000f66:	4a2e      	ldr	r2, [pc, #184]	; (8001020 <UI_Drink_Water+0xcc>)
 8000f68:	21dc      	movs	r1, #220	; 0xdc
 8000f6a:	200a      	movs	r0, #10
 8000f6c:	f001 faa2 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(10, 250, "Return to home in 2s");
 8000f70:	4a2c      	ldr	r2, [pc, #176]	; (8001024 <UI_Drink_Water+0xd0>)
 8000f72:	21fa      	movs	r1, #250	; 0xfa
 8000f74:	200a      	movs	r0, #10
 8000f76:	f001 fa9d 	bl	80024b4 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water1);
 8000f7a:	4b2b      	ldr	r3, [pc, #172]	; (8001028 <UI_Drink_Water+0xd4>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d105      	bne.n	8000f8e <UI_Drink_Water+0x3a>
 8000f82:	4a2a      	ldr	r2, [pc, #168]	; (800102c <UI_Drink_Water+0xd8>)
 8000f84:	2146      	movs	r1, #70	; 0x46
 8000f86:	203c      	movs	r0, #60	; 0x3c
 8000f88:	f000 f936 	bl	80011f8 <UI_Home_Display_Pet>
 8000f8c:	e004      	b.n	8000f98 <UI_Drink_Water+0x44>
	else UI_Home_Display_Pet(60,70,water1_night);
 8000f8e:	4a28      	ldr	r2, [pc, #160]	; (8001030 <UI_Drink_Water+0xdc>)
 8000f90:	2146      	movs	r1, #70	; 0x46
 8000f92:	203c      	movs	r0, #60	; 0x3c
 8000f94:	f000 f930 	bl	80011f8 <UI_Home_Display_Pet>
	HAL_Delay(1000);
 8000f98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f9c:	f005 fff8 	bl	8006f90 <HAL_Delay>

	LCD_Clear(10, 250, 240, 320);
 8000fa0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000fa4:	22f0      	movs	r2, #240	; 0xf0
 8000fa6:	21fa      	movs	r1, #250	; 0xfa
 8000fa8:	200a      	movs	r0, #10
 8000faa:	f001 f98b 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(10, 250, "Return to home in 1s");
 8000fae:	4a21      	ldr	r2, [pc, #132]	; (8001034 <UI_Drink_Water+0xe0>)
 8000fb0:	21fa      	movs	r1, #250	; 0xfa
 8000fb2:	200a      	movs	r0, #10
 8000fb4:	f001 fa7e 	bl	80024b4 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water2);
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <UI_Drink_Water+0xd4>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d105      	bne.n	8000fcc <UI_Drink_Water+0x78>
 8000fc0:	4a1d      	ldr	r2, [pc, #116]	; (8001038 <UI_Drink_Water+0xe4>)
 8000fc2:	2146      	movs	r1, #70	; 0x46
 8000fc4:	203c      	movs	r0, #60	; 0x3c
 8000fc6:	f000 f917 	bl	80011f8 <UI_Home_Display_Pet>
 8000fca:	e004      	b.n	8000fd6 <UI_Drink_Water+0x82>
	else UI_Home_Display_Pet(60,70,water2_night);
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	; (800103c <UI_Drink_Water+0xe8>)
 8000fce:	2146      	movs	r1, #70	; 0x46
 8000fd0:	203c      	movs	r0, #60	; 0x3c
 8000fd2:	f000 f911 	bl	80011f8 <UI_Home_Display_Pet>
	HAL_Delay(1000);
 8000fd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fda:	f005 ffd9 	bl	8006f90 <HAL_Delay>

	LCD_Clear(10, 250, 240, 320);
 8000fde:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000fe2:	22f0      	movs	r2, #240	; 0xf0
 8000fe4:	21fa      	movs	r1, #250	; 0xfa
 8000fe6:	200a      	movs	r0, #10
 8000fe8:	f001 f96c 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(10, 250, "Return to home in 0s");
 8000fec:	4a14      	ldr	r2, [pc, #80]	; (8001040 <UI_Drink_Water+0xec>)
 8000fee:	21fa      	movs	r1, #250	; 0xfa
 8000ff0:	200a      	movs	r0, #10
 8000ff2:	f001 fa5f 	bl	80024b4 <LCD_DrawString>
	if(!darkmode_toggle) UI_Home_Display_Pet(60,70,water3);
 8000ff6:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <UI_Drink_Water+0xd4>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d105      	bne.n	800100a <UI_Drink_Water+0xb6>
 8000ffe:	4a11      	ldr	r2, [pc, #68]	; (8001044 <UI_Drink_Water+0xf0>)
 8001000:	2146      	movs	r1, #70	; 0x46
 8001002:	203c      	movs	r0, #60	; 0x3c
 8001004:	f000 f8f8 	bl	80011f8 <UI_Home_Display_Pet>
 8001008:	e004      	b.n	8001014 <UI_Drink_Water+0xc0>
	else UI_Home_Display_Pet(60,70,water3_night);
 800100a:	4a0f      	ldr	r2, [pc, #60]	; (8001048 <UI_Drink_Water+0xf4>)
 800100c:	2146      	movs	r1, #70	; 0x46
 800100e:	203c      	movs	r0, #60	; 0x3c
 8001010:	f000 f8f2 	bl	80011f8 <UI_Home_Display_Pet>
	HAL_Delay(1000);
 8001014:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001018:	f005 ffba 	bl	8006f90 <HAL_Delay>

}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	0800c7f0 	.word	0x0800c7f0
 8001024:	0800c80c 	.word	0x0800c80c
 8001028:	20000150 	.word	0x20000150
 800102c:	0804c798 	.word	0x0804c798
 8001030:	08053820 	.word	0x08053820
 8001034:	0800c824 	.word	0x0800c824
 8001038:	0805a8a8 	.word	0x0805a8a8
 800103c:	08061930 	.word	0x08061930
 8001040:	0800c83c 	.word	0x0800c83c
 8001044:	080689b8 	.word	0x080689b8
 8001048:	0806fa40 	.word	0x0806fa40

0800104c <UI_Home>:

void UI_Home() {
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0

	extern const unsigned char *petStats;
	UI_Home_Display_Button();
 8001050:	f000 f80e 	bl	8001070 <UI_Home_Display_Button>
	UI_Home_Display_Pet(60, 70, petStats);
 8001054:	4b05      	ldr	r3, [pc, #20]	; (800106c <UI_Home+0x20>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	461a      	mov	r2, r3
 800105a:	2146      	movs	r1, #70	; 0x46
 800105c:	203c      	movs	r0, #60	; 0x3c
 800105e:	f000 f8cb 	bl	80011f8 <UI_Home_Display_Pet>
	UI_Home_Display_DHT11();
 8001062:	f000 f8db 	bl	800121c <UI_Home_Display_DHT11>
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000000c 	.word	0x2000000c

08001070 <UI_Home_Display_Button>:

void UI_Home_Display_Button() {
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001074:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001078:	22f0      	movs	r2, #240	; 0xf0
 800107a:	2100      	movs	r1, #0
 800107c:	2000      	movs	r0, #0
 800107e:	f001 f921 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(2, 10, "Config");
 8001082:	4a19      	ldr	r2, [pc, #100]	; (80010e8 <UI_Home_Display_Button+0x78>)
 8001084:	210a      	movs	r1, #10
 8001086:	2002      	movs	r0, #2
 8001088:	f001 fa14 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(200, 10, "Stats");
 800108c:	4a17      	ldr	r2, [pc, #92]	; (80010ec <UI_Home_Display_Button+0x7c>)
 800108e:	210a      	movs	r1, #10
 8001090:	20c8      	movs	r0, #200	; 0xc8
 8001092:	f001 fa0f 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(40, 220, "Set");
 8001096:	4a16      	ldr	r2, [pc, #88]	; (80010f0 <UI_Home_Display_Button+0x80>)
 8001098:	21dc      	movs	r1, #220	; 0xdc
 800109a:	2028      	movs	r0, #40	; 0x28
 800109c:	f001 fa0a 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(40, 240, "Exercise");
 80010a0:	4a14      	ldr	r2, [pc, #80]	; (80010f4 <UI_Home_Display_Button+0x84>)
 80010a2:	21f0      	movs	r1, #240	; 0xf0
 80010a4:	2028      	movs	r0, #40	; 0x28
 80010a6:	f001 fa05 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(40, 260, "Timer");
 80010aa:	4a13      	ldr	r2, [pc, #76]	; (80010f8 <UI_Home_Display_Button+0x88>)
 80010ac:	f44f 7182 	mov.w	r1, #260	; 0x104
 80010b0:	2028      	movs	r0, #40	; 0x28
 80010b2:	f001 f9ff 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(140, 220, "Drink");
 80010b6:	4a11      	ldr	r2, [pc, #68]	; (80010fc <UI_Home_Display_Button+0x8c>)
 80010b8:	21dc      	movs	r1, #220	; 0xdc
 80010ba:	208c      	movs	r0, #140	; 0x8c
 80010bc:	f001 f9fa 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(140, 240, "water");
 80010c0:	4a0f      	ldr	r2, [pc, #60]	; (8001100 <UI_Home_Display_Button+0x90>)
 80010c2:	21f0      	movs	r1, #240	; 0xf0
 80010c4:	208c      	movs	r0, #140	; 0x8c
 80010c6:	f001 f9f5 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(200, 260, "Dark");
 80010ca:	4a0e      	ldr	r2, [pc, #56]	; (8001104 <UI_Home_Display_Button+0x94>)
 80010cc:	f44f 7182 	mov.w	r1, #260	; 0x104
 80010d0:	20c8      	movs	r0, #200	; 0xc8
 80010d2:	f001 f9ef 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(200, 280, "mode");
 80010d6:	4a0c      	ldr	r2, [pc, #48]	; (8001108 <UI_Home_Display_Button+0x98>)
 80010d8:	f44f 718c 	mov.w	r1, #280	; 0x118
 80010dc:	20c8      	movs	r0, #200	; 0xc8
 80010de:	f001 f9e9 	bl	80024b4 <LCD_DrawString>
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	0800c854 	.word	0x0800c854
 80010ec:	0800c85c 	.word	0x0800c85c
 80010f0:	0800c864 	.word	0x0800c864
 80010f4:	0800c868 	.word	0x0800c868
 80010f8:	0800c874 	.word	0x0800c874
 80010fc:	0800c87c 	.word	0x0800c87c
 8001100:	0800c884 	.word	0x0800c884
 8001104:	0800c88c 	.word	0x0800c88c
 8001108:	0800c894 	.word	0x0800c894

0800110c <UI_Home_Display_Date>:

void UI_Home_Display_Date(uint16_t year, uint8_t month, uint8_t day) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	80fb      	strh	r3, [r7, #6]
 8001116:	460b      	mov	r3, r1
 8001118:	717b      	strb	r3, [r7, #5]
 800111a:	4613      	mov	r3, r2
 800111c:	713b      	strb	r3, [r7, #4]
	char str[10];

	//Draw Year
	sprintf(str, "%04i", year);
 800111e:	88fa      	ldrh	r2, [r7, #6]
 8001120:	f107 030c 	add.w	r3, r7, #12
 8001124:	4915      	ldr	r1, [pc, #84]	; (800117c <UI_Home_Display_Date+0x70>)
 8001126:	4618      	mov	r0, r3
 8001128:	f004 f846 	bl	80051b8 <sprintf_>
	LCD_DrawString(86, 10, str);
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	461a      	mov	r2, r3
 8001132:	210a      	movs	r1, #10
 8001134:	2056      	movs	r0, #86	; 0x56
 8001136:	f001 f9bd 	bl	80024b4 <LCD_DrawString>

	//Draw Month
	sprintf(str, "%02i", month);
 800113a:	797a      	ldrb	r2, [r7, #5]
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	490f      	ldr	r1, [pc, #60]	; (8001180 <UI_Home_Display_Date+0x74>)
 8001142:	4618      	mov	r0, r3
 8001144:	f004 f838 	bl	80051b8 <sprintf_>
	LCD_DrawString(125, 10, str);
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	461a      	mov	r2, r3
 800114e:	210a      	movs	r1, #10
 8001150:	207d      	movs	r0, #125	; 0x7d
 8001152:	f001 f9af 	bl	80024b4 <LCD_DrawString>

	//Draw Day
	sprintf(str, "%02i", day);
 8001156:	793a      	ldrb	r2, [r7, #4]
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	4908      	ldr	r1, [pc, #32]	; (8001180 <UI_Home_Display_Date+0x74>)
 800115e:	4618      	mov	r0, r3
 8001160:	f004 f82a 	bl	80051b8 <sprintf_>
	LCD_DrawString(145, 10, str);
 8001164:	f107 030c 	add.w	r3, r7, #12
 8001168:	461a      	mov	r2, r3
 800116a:	210a      	movs	r1, #10
 800116c:	2091      	movs	r0, #145	; 0x91
 800116e:	f001 f9a1 	bl	80024b4 <LCD_DrawString>
}
 8001172:	bf00      	nop
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	0800c89c 	.word	0x0800c89c
 8001180:	0800c8a4 	.word	0x0800c8a4

08001184 <UI_Home_Display_Time>:

void UI_Home_Display_Time(uint8_t hour, uint8_t minute, uint8_t second) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
 800118e:	460b      	mov	r3, r1
 8001190:	71bb      	strb	r3, [r7, #6]
 8001192:	4613      	mov	r3, r2
 8001194:	717b      	strb	r3, [r7, #5]
	char str[10];

	//Draw Hour
	sprintf(str, "%02i", hour);
 8001196:	79fa      	ldrb	r2, [r7, #7]
 8001198:	f107 030c 	add.w	r3, r7, #12
 800119c:	4915      	ldr	r1, [pc, #84]	; (80011f4 <UI_Home_Display_Time+0x70>)
 800119e:	4618      	mov	r0, r3
 80011a0:	f004 f80a 	bl	80051b8 <sprintf_>
	LCD_DrawString(95, 30, str);
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	461a      	mov	r2, r3
 80011aa:	211e      	movs	r1, #30
 80011ac:	205f      	movs	r0, #95	; 0x5f
 80011ae:	f001 f981 	bl	80024b4 <LCD_DrawString>

	//Draw Minute
	sprintf(str, "%02i", minute);
 80011b2:	79ba      	ldrb	r2, [r7, #6]
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	490e      	ldr	r1, [pc, #56]	; (80011f4 <UI_Home_Display_Time+0x70>)
 80011ba:	4618      	mov	r0, r3
 80011bc:	f003 fffc 	bl	80051b8 <sprintf_>
	LCD_DrawString(115, 30, str);
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	461a      	mov	r2, r3
 80011c6:	211e      	movs	r1, #30
 80011c8:	2073      	movs	r0, #115	; 0x73
 80011ca:	f001 f973 	bl	80024b4 <LCD_DrawString>

	//Draw Day
	sprintf(str, "%02i", second);
 80011ce:	797a      	ldrb	r2, [r7, #5]
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	4907      	ldr	r1, [pc, #28]	; (80011f4 <UI_Home_Display_Time+0x70>)
 80011d6:	4618      	mov	r0, r3
 80011d8:	f003 ffee 	bl	80051b8 <sprintf_>
	LCD_DrawString(135, 30, str);
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	461a      	mov	r2, r3
 80011e2:	211e      	movs	r1, #30
 80011e4:	2087      	movs	r0, #135	; 0x87
 80011e6:	f001 f965 	bl	80024b4 <LCD_DrawString>
}
 80011ea:	bf00      	nop
 80011ec:	3718      	adds	r7, #24
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	0800c8a4 	.word	0x0800c8a4

080011f8 <UI_Home_Display_Pet>:

void UI_Home_Display_Pet(uint16_t StartX, uint16_t StartY, unsigned char *pic) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	603a      	str	r2, [r7, #0]
 8001202:	80fb      	strh	r3, [r7, #6]
 8001204:	460b      	mov	r3, r1
 8001206:	80bb      	strh	r3, [r7, #4]

	LCD_DrawPicture(StartX, StartY, pic);
 8001208:	88b9      	ldrh	r1, [r7, #4]
 800120a:	88fb      	ldrh	r3, [r7, #6]
 800120c:	683a      	ldr	r2, [r7, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f001 fbb8 	bl	8002984 <LCD_DrawPicture>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <UI_Home_Display_DHT11>:

void UI_Home_Display_DHT11() {
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
	extern DHT11_datastruct DHT11_data;
	char Stemp[10];
	char Shum[10];
	sprintf(Stemp, "%02i", DHT11_data.temp_int);
 8001222:	4b26      	ldr	r3, [pc, #152]	; (80012bc <UI_Home_Display_DHT11+0xa0>)
 8001224:	789b      	ldrb	r3, [r3, #2]
 8001226:	461a      	mov	r2, r3
 8001228:	f107 030c 	add.w	r3, r7, #12
 800122c:	4924      	ldr	r1, [pc, #144]	; (80012c0 <UI_Home_Display_DHT11+0xa4>)
 800122e:	4618      	mov	r0, r3
 8001230:	f003 ffc2 	bl	80051b8 <sprintf_>
	LCD_DrawString(10, 50, "T");
 8001234:	4a23      	ldr	r2, [pc, #140]	; (80012c4 <UI_Home_Display_DHT11+0xa8>)
 8001236:	2132      	movs	r1, #50	; 0x32
 8001238:	200a      	movs	r0, #10
 800123a:	f001 f93b 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(0, 70, Stemp);
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	461a      	mov	r2, r3
 8001244:	2146      	movs	r1, #70	; 0x46
 8001246:	2000      	movs	r0, #0
 8001248:	f001 f934 	bl	80024b4 <LCD_DrawString>
	if (LCD_GetPointPixel(240, 320) == 0x000000) {
 800124c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001250:	20f0      	movs	r0, #240	; 0xf0
 8001252:	f001 f8bb 	bl	80023cc <LCD_GetPointPixel>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d107      	bne.n	800126c <UI_Home_Display_DHT11+0x50>
		LCD_DrawCircle(17, 72, 2, WHITE);
 800125c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001260:	2202      	movs	r2, #2
 8001262:	2148      	movs	r1, #72	; 0x48
 8001264:	2011      	movs	r0, #17
 8001266:	f001 f973 	bl	8002550 <LCD_DrawCircle>
 800126a:	e005      	b.n	8001278 <UI_Home_Display_DHT11+0x5c>
	} else {
		LCD_DrawCircle(17, 72, 2, BLACK);
 800126c:	2300      	movs	r3, #0
 800126e:	2202      	movs	r2, #2
 8001270:	2148      	movs	r1, #72	; 0x48
 8001272:	2011      	movs	r0, #17
 8001274:	f001 f96c 	bl	8002550 <LCD_DrawCircle>
	}
	LCD_DrawString(20, 70, "C");
 8001278:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <UI_Home_Display_DHT11+0xac>)
 800127a:	2146      	movs	r1, #70	; 0x46
 800127c:	2014      	movs	r0, #20
 800127e:	f001 f919 	bl	80024b4 <LCD_DrawString>
	sprintf(Shum, "%03i", DHT11_data.humid_int);
 8001282:	4b0e      	ldr	r3, [pc, #56]	; (80012bc <UI_Home_Display_DHT11+0xa0>)
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	461a      	mov	r2, r3
 8001288:	463b      	mov	r3, r7
 800128a:	4910      	ldr	r1, [pc, #64]	; (80012cc <UI_Home_Display_DHT11+0xb0>)
 800128c:	4618      	mov	r0, r3
 800128e:	f003 ff93 	bl	80051b8 <sprintf_>
	LCD_DrawString(220, 50, "H");
 8001292:	4a0f      	ldr	r2, [pc, #60]	; (80012d0 <UI_Home_Display_DHT11+0xb4>)
 8001294:	2132      	movs	r1, #50	; 0x32
 8001296:	20dc      	movs	r0, #220	; 0xdc
 8001298:	f001 f90c 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(205, 70, Shum);
 800129c:	463b      	mov	r3, r7
 800129e:	461a      	mov	r2, r3
 80012a0:	2146      	movs	r1, #70	; 0x46
 80012a2:	20cd      	movs	r0, #205	; 0xcd
 80012a4:	f001 f906 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(230, 70, "%");
 80012a8:	4a0a      	ldr	r2, [pc, #40]	; (80012d4 <UI_Home_Display_DHT11+0xb8>)
 80012aa:	2146      	movs	r1, #70	; 0x46
 80012ac:	20e6      	movs	r0, #230	; 0xe6
 80012ae:	f001 f901 	bl	80024b4 <LCD_DrawString>

}
 80012b2:	bf00      	nop
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000035c 	.word	0x2000035c
 80012c0:	0800c8a4 	.word	0x0800c8a4
 80012c4:	0800c8ac 	.word	0x0800c8ac
 80012c8:	0800c8b0 	.word	0x0800c8b0
 80012cc:	0800c8b4 	.word	0x0800c8b4
 80012d0:	0800c8bc 	.word	0x0800c8bc
 80012d4:	0800c8c0 	.word	0x0800c8c0

080012d8 <UI_Stats>:

void UI_Stats() {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 80012dc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80012e0:	22f0      	movs	r2, #240	; 0xf0
 80012e2:	2100      	movs	r1, #0
 80012e4:	2000      	movs	r0, #0
 80012e6:	f000 ffed 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(40, 50, "Time since last drink");
 80012ea:	4a0c      	ldr	r2, [pc, #48]	; (800131c <UI_Stats+0x44>)
 80012ec:	2132      	movs	r1, #50	; 0x32
 80012ee:	2028      	movs	r0, #40	; 0x28
 80012f0:	f001 f8e0 	bl	80024b4 <LCD_DrawString>

	UI_Stats_Update();
 80012f4:	f000 f81a 	bl	800132c <UI_Stats_Update>
	LCD_DrawString(80, 125, "Next drink");
 80012f8:	4a09      	ldr	r2, [pc, #36]	; (8001320 <UI_Stats+0x48>)
 80012fa:	217d      	movs	r1, #125	; 0x7d
 80012fc:	2050      	movs	r0, #80	; 0x50
 80012fe:	f001 f8d9 	bl	80024b4 <LCD_DrawString>
	//TODO: Time Of Next Water Drinking Event
	LCD_DrawString(70, 190, "Exercise Timer");
 8001302:	4a08      	ldr	r2, [pc, #32]	; (8001324 <UI_Stats+0x4c>)
 8001304:	21be      	movs	r1, #190	; 0xbe
 8001306:	2046      	movs	r0, #70	; 0x46
 8001308:	f001 f8d4 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(70, 280, "Back to home");
 800130c:	4a06      	ldr	r2, [pc, #24]	; (8001328 <UI_Stats+0x50>)
 800130e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001312:	2046      	movs	r0, #70	; 0x46
 8001314:	f001 f8ce 	bl	80024b4 <LCD_DrawString>
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	0800c8c4 	.word	0x0800c8c4
 8001320:	0800c8dc 	.word	0x0800c8dc
 8001324:	0800c8e8 	.word	0x0800c8e8
 8001328:	0800c8f8 	.word	0x0800c8f8

0800132c <UI_Stats_Update>:
void UI_Stats_Update() {
 800132c:	b5b0      	push	{r4, r5, r7, lr}
 800132e:	b08a      	sub	sp, #40	; 0x28
 8001330:	af02      	add	r7, sp, #8
	extern uint32_t lastupdate_raw, lastdrink_raw;
	uint32_t realtime_raw = RTC_raw();
 8001332:	f004 fb8f 	bl	8005a54 <RTC_raw>
 8001336:	61b8      	str	r0, [r7, #24]

	if (realtime_raw == lastupdate_raw)
 8001338:	4b66      	ldr	r3, [pc, #408]	; (80014d4 <UI_Stats_Update+0x1a8>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	429a      	cmp	r2, r3
 8001340:	f000 80c4 	beq.w	80014cc <UI_Stats_Update+0x1a0>
		return;
	uint32_t time_diff = realtime_raw - lastdrink_raw;
 8001344:	4b64      	ldr	r3, [pc, #400]	; (80014d8 <UI_Stats_Update+0x1ac>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	617b      	str	r3, [r7, #20]

	//Update New Last Drink
	lastupdate_raw = realtime_raw;
 800134e:	4a61      	ldr	r2, [pc, #388]	; (80014d4 <UI_Stats_Update+0x1a8>)
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	6013      	str	r3, [r2, #0]

	char timestr[15];
	sprintf(timestr, "%02d : %02d : %02d", time_diff / 3600,
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	4a61      	ldr	r2, [pc, #388]	; (80014dc <UI_Stats_Update+0x1b0>)
 8001358:	fba2 2303 	umull	r2, r3, r2, r3
 800135c:	0adc      	lsrs	r4, r3, #11
			(time_diff % 3600) / 60, time_diff % 60);
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4b5e      	ldr	r3, [pc, #376]	; (80014dc <UI_Stats_Update+0x1b0>)
 8001362:	fba3 1302 	umull	r1, r3, r3, r2
 8001366:	0adb      	lsrs	r3, r3, #11
 8001368:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800136c:	fb01 f303 	mul.w	r3, r1, r3
 8001370:	1ad3      	subs	r3, r2, r3
	sprintf(timestr, "%02d : %02d : %02d", time_diff / 3600,
 8001372:	4a5b      	ldr	r2, [pc, #364]	; (80014e0 <UI_Stats_Update+0x1b4>)
 8001374:	fba2 2303 	umull	r2, r3, r2, r3
 8001378:	095d      	lsrs	r5, r3, #5
 800137a:	6979      	ldr	r1, [r7, #20]
 800137c:	4b58      	ldr	r3, [pc, #352]	; (80014e0 <UI_Stats_Update+0x1b4>)
 800137e:	fba3 2301 	umull	r2, r3, r3, r1
 8001382:	095a      	lsrs	r2, r3, #5
 8001384:	4613      	mov	r3, r2
 8001386:	011b      	lsls	r3, r3, #4
 8001388:	1a9b      	subs	r3, r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	1aca      	subs	r2, r1, r3
 800138e:	1d38      	adds	r0, r7, #4
 8001390:	9200      	str	r2, [sp, #0]
 8001392:	462b      	mov	r3, r5
 8001394:	4622      	mov	r2, r4
 8001396:	4953      	ldr	r1, [pc, #332]	; (80014e4 <UI_Stats_Update+0x1b8>)
 8001398:	f003 ff0e 	bl	80051b8 <sprintf_>
	LCD_DrawString(75, 85, timestr);
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	461a      	mov	r2, r3
 80013a0:	2155      	movs	r1, #85	; 0x55
 80013a2:	204b      	movs	r0, #75	; 0x4b
 80013a4:	f001 f886 	bl	80024b4 <LCD_DrawString>
	extern DHT11_datastruct DHT11_data;
	extern int tilnext; // time till next drink
	extern uint32_t exertimer;
	extern uint8_t EXER_TIMER_SET_FLAG;

	tilnext = next - realtime_raw;
 80013a8:	4b4f      	ldr	r3, [pc, #316]	; (80014e8 <UI_Stats_Update+0x1bc>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b4e      	ldr	r3, [pc, #312]	; (80014ec <UI_Stats_Update+0x1c0>)
 80013b4:	601a      	str	r2, [r3, #0]
	if (tilnext < 0) {
 80013b6:	4b4d      	ldr	r3, [pc, #308]	; (80014ec <UI_Stats_Update+0x1c0>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	da02      	bge.n	80013c4 <UI_Stats_Update+0x98>
		tilnext = 0;
 80013be:	4b4b      	ldr	r3, [pc, #300]	; (80014ec <UI_Stats_Update+0x1c0>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
	}

	sprintf(timestr, "%02d : %02d : %02d", tilnext / 3600,
 80013c4:	4b49      	ldr	r3, [pc, #292]	; (80014ec <UI_Stats_Update+0x1c0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a44      	ldr	r2, [pc, #272]	; (80014dc <UI_Stats_Update+0x1b0>)
 80013ca:	fb82 1203 	smull	r1, r2, r2, r3
 80013ce:	441a      	add	r2, r3
 80013d0:	12d2      	asrs	r2, r2, #11
 80013d2:	17db      	asrs	r3, r3, #31
 80013d4:	1ad4      	subs	r4, r2, r3
			(tilnext % 3600) / 60, tilnext % 60);
 80013d6:	4b45      	ldr	r3, [pc, #276]	; (80014ec <UI_Stats_Update+0x1c0>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	4b40      	ldr	r3, [pc, #256]	; (80014dc <UI_Stats_Update+0x1b0>)
 80013dc:	fb83 1302 	smull	r1, r3, r3, r2
 80013e0:	4413      	add	r3, r2
 80013e2:	12d9      	asrs	r1, r3, #11
 80013e4:	17d3      	asrs	r3, r2, #31
 80013e6:	1acb      	subs	r3, r1, r3
 80013e8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80013ec:	fb01 f303 	mul.w	r3, r1, r3
 80013f0:	1ad3      	subs	r3, r2, r3
	sprintf(timestr, "%02d : %02d : %02d", tilnext / 3600,
 80013f2:	4a3b      	ldr	r2, [pc, #236]	; (80014e0 <UI_Stats_Update+0x1b4>)
 80013f4:	fb82 1203 	smull	r1, r2, r2, r3
 80013f8:	441a      	add	r2, r3
 80013fa:	1152      	asrs	r2, r2, #5
 80013fc:	17db      	asrs	r3, r3, #31
 80013fe:	1ad5      	subs	r5, r2, r3
 8001400:	4b3a      	ldr	r3, [pc, #232]	; (80014ec <UI_Stats_Update+0x1c0>)
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	4b36      	ldr	r3, [pc, #216]	; (80014e0 <UI_Stats_Update+0x1b4>)
 8001406:	fb83 1302 	smull	r1, r3, r3, r2
 800140a:	4413      	add	r3, r2
 800140c:	1159      	asrs	r1, r3, #5
 800140e:	17d3      	asrs	r3, r2, #31
 8001410:	1ac9      	subs	r1, r1, r3
 8001412:	460b      	mov	r3, r1
 8001414:	011b      	lsls	r3, r3, #4
 8001416:	1a5b      	subs	r3, r3, r1
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	1ad1      	subs	r1, r2, r3
 800141c:	1d38      	adds	r0, r7, #4
 800141e:	9100      	str	r1, [sp, #0]
 8001420:	462b      	mov	r3, r5
 8001422:	4622      	mov	r2, r4
 8001424:	492f      	ldr	r1, [pc, #188]	; (80014e4 <UI_Stats_Update+0x1b8>)
 8001426:	f003 fec7 	bl	80051b8 <sprintf_>
	LCD_DrawString(75, 155, timestr);
 800142a:	1d3b      	adds	r3, r7, #4
 800142c:	461a      	mov	r2, r3
 800142e:	219b      	movs	r1, #155	; 0x9b
 8001430:	204b      	movs	r0, #75	; 0x4b
 8001432:	f001 f83f 	bl	80024b4 <LCD_DrawString>

	//tilexer: when will the clock ring next time
	int tilexer = exertimer - realtime_raw;
 8001436:	4b2e      	ldr	r3, [pc, #184]	; (80014f0 <UI_Stats_Update+0x1c4>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	61fb      	str	r3, [r7, #28]
	if (tilexer < 0) {
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	2b00      	cmp	r3, #0
 8001444:	da01      	bge.n	800144a <UI_Stats_Update+0x11e>
			tilexer = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]
		}
	if(EXER_TIMER_SET_FLAG){
 800144a:	4b2a      	ldr	r3, [pc, #168]	; (80014f4 <UI_Stats_Update+0x1c8>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d036      	beq.n	80014c0 <UI_Stats_Update+0x194>
		sprintf(timestr, "%02d : %02d : %02d", tilexer / 3600,
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	4a21      	ldr	r2, [pc, #132]	; (80014dc <UI_Stats_Update+0x1b0>)
 8001456:	fb82 1203 	smull	r1, r2, r2, r3
 800145a:	441a      	add	r2, r3
 800145c:	12d2      	asrs	r2, r2, #11
 800145e:	17db      	asrs	r3, r3, #31
 8001460:	1ad4      	subs	r4, r2, r3
					(tilexer % 3600) / 60, tilexer % 60);
 8001462:	69fa      	ldr	r2, [r7, #28]
 8001464:	4b1d      	ldr	r3, [pc, #116]	; (80014dc <UI_Stats_Update+0x1b0>)
 8001466:	fb83 1302 	smull	r1, r3, r3, r2
 800146a:	4413      	add	r3, r2
 800146c:	12d9      	asrs	r1, r3, #11
 800146e:	17d3      	asrs	r3, r2, #31
 8001470:	1acb      	subs	r3, r1, r3
 8001472:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001476:	fb01 f303 	mul.w	r3, r1, r3
 800147a:	1ad3      	subs	r3, r2, r3
		sprintf(timestr, "%02d : %02d : %02d", tilexer / 3600,
 800147c:	4a18      	ldr	r2, [pc, #96]	; (80014e0 <UI_Stats_Update+0x1b4>)
 800147e:	fb82 1203 	smull	r1, r2, r2, r3
 8001482:	441a      	add	r2, r3
 8001484:	1152      	asrs	r2, r2, #5
 8001486:	17db      	asrs	r3, r3, #31
 8001488:	1ad5      	subs	r5, r2, r3
 800148a:	69fa      	ldr	r2, [r7, #28]
 800148c:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <UI_Stats_Update+0x1b4>)
 800148e:	fb83 1302 	smull	r1, r3, r3, r2
 8001492:	4413      	add	r3, r2
 8001494:	1159      	asrs	r1, r3, #5
 8001496:	17d3      	asrs	r3, r2, #31
 8001498:	1ac9      	subs	r1, r1, r3
 800149a:	460b      	mov	r3, r1
 800149c:	011b      	lsls	r3, r3, #4
 800149e:	1a5b      	subs	r3, r3, r1
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	1ad1      	subs	r1, r2, r3
 80014a4:	1d38      	adds	r0, r7, #4
 80014a6:	9100      	str	r1, [sp, #0]
 80014a8:	462b      	mov	r3, r5
 80014aa:	4622      	mov	r2, r4
 80014ac:	490d      	ldr	r1, [pc, #52]	; (80014e4 <UI_Stats_Update+0x1b8>)
 80014ae:	f003 fe83 	bl	80051b8 <sprintf_>
		LCD_DrawString(75, 205, timestr);
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	461a      	mov	r2, r3
 80014b6:	21cd      	movs	r1, #205	; 0xcd
 80014b8:	204b      	movs	r0, #75	; 0x4b
 80014ba:	f000 fffb 	bl	80024b4 <LCD_DrawString>
 80014be:	e006      	b.n	80014ce <UI_Stats_Update+0x1a2>
	}else{//Timer not set
		LCD_DrawString(75, 205,  "-- : -- : --");
 80014c0:	4a0d      	ldr	r2, [pc, #52]	; (80014f8 <UI_Stats_Update+0x1cc>)
 80014c2:	21cd      	movs	r1, #205	; 0xcd
 80014c4:	204b      	movs	r0, #75	; 0x4b
 80014c6:	f000 fff5 	bl	80024b4 <LCD_DrawString>
 80014ca:	e000      	b.n	80014ce <UI_Stats_Update+0x1a2>
		return;
 80014cc:	bf00      	nop
	}

}
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bdb0      	pop	{r4, r5, r7, pc}
 80014d4:	20000370 	.word	0x20000370
 80014d8:	20000374 	.word	0x20000374
 80014dc:	91a2b3c5 	.word	0x91a2b3c5
 80014e0:	88888889 	.word	0x88888889
 80014e4:	0800c908 	.word	0x0800c908
 80014e8:	20000378 	.word	0x20000378
 80014ec:	2000037c 	.word	0x2000037c
 80014f0:	20000384 	.word	0x20000384
 80014f4:	2000038e 	.word	0x2000038e
 80014f8:	0800c91c 	.word	0x0800c91c

080014fc <UI_Set>:

void UI_Set() {
 80014fc:	b590      	push	{r4, r7, lr}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001502:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001506:	22f0      	movs	r2, #240	; 0xf0
 8001508:	2100      	movs	r1, #0
 800150a:	2000      	movs	r0, #0
 800150c:	f000 feda 	bl	80022c4 <LCD_Clear>
	extern exertime;
	LCD_DrawString(80, 50, "Hour");
 8001510:	4a25      	ldr	r2, [pc, #148]	; (80015a8 <UI_Set+0xac>)
 8001512:	2132      	movs	r1, #50	; 0x32
 8001514:	2050      	movs	r0, #80	; 0x50
 8001516:	f000 ffcd 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(140, 50, "Minute");
 800151a:	4a24      	ldr	r2, [pc, #144]	; (80015ac <UI_Set+0xb0>)
 800151c:	2132      	movs	r1, #50	; 0x32
 800151e:	208c      	movs	r0, #140	; 0x8c
 8001520:	f000 ffc8 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(80, 90, " +       + ");
 8001524:	4a22      	ldr	r2, [pc, #136]	; (80015b0 <UI_Set+0xb4>)
 8001526:	215a      	movs	r1, #90	; 0x5a
 8001528:	2050      	movs	r0, #80	; 0x50
 800152a:	f000 ffc3 	bl	80024b4 <LCD_DrawString>
	char time[16];
	sprintf(time, "%02d : %02d", exertime / 3600, (exertime % 3600) / 60);
 800152e:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <UI_Set+0xb8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a21      	ldr	r2, [pc, #132]	; (80015b8 <UI_Set+0xbc>)
 8001534:	fb82 1203 	smull	r1, r2, r2, r3
 8001538:	441a      	add	r2, r3
 800153a:	12d2      	asrs	r2, r2, #11
 800153c:	17db      	asrs	r3, r3, #31
 800153e:	1ad4      	subs	r4, r2, r3
 8001540:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <UI_Set+0xb8>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <UI_Set+0xbc>)
 8001546:	fb83 1302 	smull	r1, r3, r3, r2
 800154a:	4413      	add	r3, r2
 800154c:	12d9      	asrs	r1, r3, #11
 800154e:	17d3      	asrs	r3, r2, #31
 8001550:	1acb      	subs	r3, r1, r3
 8001552:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001556:	fb01 f303 	mul.w	r3, r1, r3
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	4a17      	ldr	r2, [pc, #92]	; (80015bc <UI_Set+0xc0>)
 800155e:	fb82 1203 	smull	r1, r2, r2, r3
 8001562:	441a      	add	r2, r3
 8001564:	1152      	asrs	r2, r2, #5
 8001566:	17db      	asrs	r3, r3, #31
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	4638      	mov	r0, r7
 800156c:	4622      	mov	r2, r4
 800156e:	4914      	ldr	r1, [pc, #80]	; (80015c0 <UI_Set+0xc4>)
 8001570:	f003 fe22 	bl	80051b8 <sprintf_>
	LCD_DrawString(90, 130, time);
 8001574:	463b      	mov	r3, r7
 8001576:	461a      	mov	r2, r3
 8001578:	2182      	movs	r1, #130	; 0x82
 800157a:	205a      	movs	r0, #90	; 0x5a
 800157c:	f000 ff9a 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(80, 170, " -       -");
 8001580:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <UI_Set+0xc8>)
 8001582:	21aa      	movs	r1, #170	; 0xaa
 8001584:	2050      	movs	r0, #80	; 0x50
 8001586:	f000 ff95 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(100, 240, "Set");
 800158a:	4a0f      	ldr	r2, [pc, #60]	; (80015c8 <UI_Set+0xcc>)
 800158c:	21f0      	movs	r1, #240	; 0xf0
 800158e:	2064      	movs	r0, #100	; 0x64
 8001590:	f000 ff90 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(70, 280, "Back to home");
 8001594:	4a0d      	ldr	r2, [pc, #52]	; (80015cc <UI_Set+0xd0>)
 8001596:	f44f 718c 	mov.w	r1, #280	; 0x118
 800159a:	2046      	movs	r0, #70	; 0x46
 800159c:	f000 ff8a 	bl	80024b4 <LCD_DrawString>
}
 80015a0:	bf00      	nop
 80015a2:	3714      	adds	r7, #20
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd90      	pop	{r4, r7, pc}
 80015a8:	0800c92c 	.word	0x0800c92c
 80015ac:	0800c934 	.word	0x0800c934
 80015b0:	0800c93c 	.word	0x0800c93c
 80015b4:	20000380 	.word	0x20000380
 80015b8:	91a2b3c5 	.word	0x91a2b3c5
 80015bc:	88888889 	.word	0x88888889
 80015c0:	0800c948 	.word	0x0800c948
 80015c4:	0800c954 	.word	0x0800c954
 80015c8:	0800c864 	.word	0x0800c864
 80015cc:	0800c8f8 	.word	0x0800c8f8

080015d0 <UI_Set_Update>:
void UI_Set_Update() {
 80015d0:	b590      	push	{r4, r7, lr}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
	extern exertime;
	char time[16];
	sprintf(time, "%02d : %02d", exertime / 3600, (exertime % 3600) / 60);
 80015d6:	4b16      	ldr	r3, [pc, #88]	; (8001630 <UI_Set_Update+0x60>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a16      	ldr	r2, [pc, #88]	; (8001634 <UI_Set_Update+0x64>)
 80015dc:	fb82 1203 	smull	r1, r2, r2, r3
 80015e0:	441a      	add	r2, r3
 80015e2:	12d2      	asrs	r2, r2, #11
 80015e4:	17db      	asrs	r3, r3, #31
 80015e6:	1ad4      	subs	r4, r2, r3
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <UI_Set_Update+0x60>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b11      	ldr	r3, [pc, #68]	; (8001634 <UI_Set_Update+0x64>)
 80015ee:	fb83 1302 	smull	r1, r3, r3, r2
 80015f2:	4413      	add	r3, r2
 80015f4:	12d9      	asrs	r1, r3, #11
 80015f6:	17d3      	asrs	r3, r2, #31
 80015f8:	1acb      	subs	r3, r1, r3
 80015fa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80015fe:	fb01 f303 	mul.w	r3, r1, r3
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	4a0c      	ldr	r2, [pc, #48]	; (8001638 <UI_Set_Update+0x68>)
 8001606:	fb82 1203 	smull	r1, r2, r2, r3
 800160a:	441a      	add	r2, r3
 800160c:	1152      	asrs	r2, r2, #5
 800160e:	17db      	asrs	r3, r3, #31
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	4638      	mov	r0, r7
 8001614:	4622      	mov	r2, r4
 8001616:	4909      	ldr	r1, [pc, #36]	; (800163c <UI_Set_Update+0x6c>)
 8001618:	f003 fdce 	bl	80051b8 <sprintf_>
	LCD_DrawString(90, 130, time);
 800161c:	463b      	mov	r3, r7
 800161e:	461a      	mov	r2, r3
 8001620:	2182      	movs	r1, #130	; 0x82
 8001622:	205a      	movs	r0, #90	; 0x5a
 8001624:	f000 ff46 	bl	80024b4 <LCD_DrawString>
}
 8001628:	bf00      	nop
 800162a:	3714      	adds	r7, #20
 800162c:	46bd      	mov	sp, r7
 800162e:	bd90      	pop	{r4, r7, pc}
 8001630:	20000380 	.word	0x20000380
 8001634:	91a2b3c5 	.word	0x91a2b3c5
 8001638:	88888889 	.word	0x88888889
 800163c:	0800c948 	.word	0x0800c948

08001640 <UI_Config>:

void UI_Config(){
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001644:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001648:	22f0      	movs	r2, #240	; 0xf0
 800164a:	2100      	movs	r1, #0
 800164c:	2000      	movs	r0, #0
 800164e:	f000 fe39 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(40, 50, "- Sync Time (Wifi)");
 8001652:	4a06      	ldr	r2, [pc, #24]	; (800166c <UI_Config+0x2c>)
 8001654:	2132      	movs	r1, #50	; 0x32
 8001656:	2028      	movs	r0, #40	; 0x28
 8001658:	f000 ff2c 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(10, 280, "Back");
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <UI_Config+0x30>)
 800165e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001662:	200a      	movs	r0, #10
 8001664:	f000 ff26 	bl	80024b4 <LCD_DrawString>
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	0800c960 	.word	0x0800c960
 8001670:	0800c974 	.word	0x0800c974

08001674 <UI_Time_set>:

void UI_Time_set(){
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	LCD_Clear(0, 0, 240, 320);
 8001678:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800167c:	22f0      	movs	r2, #240	; 0xf0
 800167e:	2100      	movs	r1, #0
 8001680:	2000      	movs	r0, #0
 8001682:	f000 fe1f 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(90, 50, "Sync Time (Wifi)");
 8001686:	4a0c      	ldr	r2, [pc, #48]	; (80016b8 <UI_Time_set+0x44>)
 8001688:	2132      	movs	r1, #50	; 0x32
 800168a:	205a      	movs	r0, #90	; 0x5a
 800168c:	f000 ff12 	bl	80024b4 <LCD_DrawString>
	LCD_DrawString(10, 280, "Back");
 8001690:	4a0a      	ldr	r2, [pc, #40]	; (80016bc <UI_Time_set+0x48>)
 8001692:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001696:	200a      	movs	r0, #10
 8001698:	f000 ff0c 	bl	80024b4 <LCD_DrawString>
	//Handle In esp8266.c
	LCD_Clear(0, 100, 250,150);
 800169c:	2396      	movs	r3, #150	; 0x96
 800169e:	22fa      	movs	r2, #250	; 0xfa
 80016a0:	2164      	movs	r1, #100	; 0x64
 80016a2:	2000      	movs	r0, #0
 80016a4:	f000 fe0e 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(20, 100, "Resetting...");
 80016a8:	4a05      	ldr	r2, [pc, #20]	; (80016c0 <UI_Time_set+0x4c>)
 80016aa:	2164      	movs	r1, #100	; 0x64
 80016ac:	2014      	movs	r0, #20
 80016ae:	f000 ff01 	bl	80024b4 <LCD_DrawString>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	0800c97c 	.word	0x0800c97c
 80016bc:	0800c974 	.word	0x0800c974
 80016c0:	0800c990 	.word	0x0800c990

080016c4 <alarm_update_next>:


/*
 * Call when Initialize or Times up
 */
void alarm_update_next(){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
	extern uint32_t next;
	extern DHT11_datastruct DHT11_data;

	uint32_t realtime_raw = RTC_raw();
 80016ca:	f004 f9c3 	bl	8005a54 <RTC_raw>
 80016ce:	6078      	str	r0, [r7, #4]
	uint8_t humid = DHT11_data.humid_int;
 80016d0:	4b17      	ldr	r3, [pc, #92]	; (8001730 <alarm_update_next+0x6c>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	70fb      	strb	r3, [r7, #3]
	uint8_t temp = DHT11_data.temp_int;
 80016d6:	4b16      	ldr	r3, [pc, #88]	; (8001730 <alarm_update_next+0x6c>)
 80016d8:	789b      	ldrb	r3, [r3, #2]
 80016da:	70bb      	strb	r3, [r7, #2]

	next = 2400 * (1 + (humid / 100)); //humidity
 80016dc:	78fb      	ldrb	r3, [r7, #3]
 80016de:	4a15      	ldr	r2, [pc, #84]	; (8001734 <alarm_update_next+0x70>)
 80016e0:	fba2 2303 	umull	r2, r3, r2, r3
 80016e4:	095b      	lsrs	r3, r3, #5
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	3301      	adds	r3, #1
 80016ea:	f44f 6216 	mov.w	r2, #2400	; 0x960
 80016ee:	fb02 f303 	mul.w	r3, r2, r3
 80016f2:	461a      	mov	r2, r3
 80016f4:	4b10      	ldr	r3, [pc, #64]	; (8001738 <alarm_update_next+0x74>)
 80016f6:	601a      	str	r2, [r3, #0]
	if (temp > 26) {
 80016f8:	78bb      	ldrb	r3, [r7, #2]
 80016fa:	2b1a      	cmp	r3, #26
 80016fc:	d90e      	bls.n	800171c <alarm_update_next+0x58>
		next = next / (1 + (temp - 26) / 10); //temperature
 80016fe:	4b0e      	ldr	r3, [pc, #56]	; (8001738 <alarm_update_next+0x74>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	78bb      	ldrb	r3, [r7, #2]
 8001704:	3b1a      	subs	r3, #26
 8001706:	490d      	ldr	r1, [pc, #52]	; (800173c <alarm_update_next+0x78>)
 8001708:	fb81 0103 	smull	r0, r1, r1, r3
 800170c:	1089      	asrs	r1, r1, #2
 800170e:	17db      	asrs	r3, r3, #31
 8001710:	1acb      	subs	r3, r1, r3
 8001712:	3301      	adds	r3, #1
 8001714:	fbb2 f3f3 	udiv	r3, r2, r3
 8001718:	4a07      	ldr	r2, [pc, #28]	; (8001738 <alarm_update_next+0x74>)
 800171a:	6013      	str	r3, [r2, #0]
	}
	next += realtime_raw;
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <alarm_update_next+0x74>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4413      	add	r3, r2
 8001724:	4a04      	ldr	r2, [pc, #16]	; (8001738 <alarm_update_next+0x74>)
 8001726:	6013      	str	r3, [r2, #0]
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	2000035c 	.word	0x2000035c
 8001734:	51eb851f 	.word	0x51eb851f
 8001738:	20000378 	.word	0x20000378
 800173c:	66666667 	.word	0x66666667

08001740 <alarm_update_last>:


void alarm_update_last(){
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	extern uint32_t lastdrink_raw;
	lastdrink_raw = RTC_raw();
 8001744:	f004 f986 	bl	8005a54 <RTC_raw>
 8001748:	4603      	mov	r3, r0
 800174a:	4a02      	ldr	r2, [pc, #8]	; (8001754 <alarm_update_last+0x14>)
 800174c:	6013      	str	r3, [r2, #0]
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20000374 	.word	0x20000374

08001758 <alarm_times_up>:

void alarm_times_up(){
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
	extern uint8_t ALARM_TIMES_UP_RENDER_FLAG;
	extern const unsigned char * petStats;
	extern uint8_t darkmode_toggle;
	  ALARM_TIMES_UP_RENDER_FLAG = 1; // Prevent Keep Updating UI
 800175c:	4b08      	ldr	r3, [pc, #32]	; (8001780 <alarm_times_up+0x28>)
 800175e:	2201      	movs	r2, #1
 8001760:	701a      	strb	r2, [r3, #0]
	  if(!darkmode_toggle) petStats = water1;
 8001762:	4b08      	ldr	r3, [pc, #32]	; (8001784 <alarm_times_up+0x2c>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d103      	bne.n	8001772 <alarm_times_up+0x1a>
 800176a:	4b07      	ldr	r3, [pc, #28]	; (8001788 <alarm_times_up+0x30>)
 800176c:	4a07      	ldr	r2, [pc, #28]	; (800178c <alarm_times_up+0x34>)
 800176e:	601a      	str	r2, [r3, #0]
	  else petStats = water1_night;
}
 8001770:	e002      	b.n	8001778 <alarm_times_up+0x20>
	  else petStats = water1_night;
 8001772:	4b05      	ldr	r3, [pc, #20]	; (8001788 <alarm_times_up+0x30>)
 8001774:	4a06      	ldr	r2, [pc, #24]	; (8001790 <alarm_times_up+0x38>)
 8001776:	601a      	str	r2, [r3, #0]
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr
 8001780:	2000038d 	.word	0x2000038d
 8001784:	20000150 	.word	0x20000150
 8001788:	2000000c 	.word	0x2000000c
 800178c:	0804c798 	.word	0x0804c798
 8001790:	08053820 	.word	0x08053820

08001794 <alarm_release>:

void alarm_release(){ //When User Click Drink Water
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	alarm_update_next();
 8001798:	f7ff ff94 	bl	80016c4 <alarm_update_next>
	alarm_update_last();
 800179c:	f7ff ffd0 	bl	8001740 <alarm_update_last>
	extern uint8_t ALARM_TIMES_UP_RENDER_FLAG;
	ALARM_TIMES_UP_RENDER_FLAG = 0;
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <alarm_release+0x1c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]
	Beep_stop();
 80017a6:	f000 f873 	bl	8001890 <Beep_stop>
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	2000038d 	.word	0x2000038d

080017b4 <debug_alarm_set>:

void debug_alarm_set(){ //Alarm rings after 3 second (Pressing K2)
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
	extern uint32_t next;

	uint32_t realtime_raw = RTC_raw();
 80017ba:	f004 f94b 	bl	8005a54 <RTC_raw>
 80017be:	6078      	str	r0, [r7, #4]

	next = realtime_raw + 3;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3303      	adds	r3, #3
 80017c4:	4a02      	ldr	r2, [pc, #8]	; (80017d0 <debug_alarm_set+0x1c>)
 80017c6:	6013      	str	r3, [r2, #0]
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000378 	.word	0x20000378

080017d4 <DEBUG_USART_Config>:
//WifiUart
UART_HandleTypeDef WifiUartHandle;

//
void DEBUG_USART_Config()
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
    DebugUartHandle.Instance = DEBUG_USART;
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <DEBUG_USART_Config+0x4c>)
 80017da:	4a12      	ldr	r2, [pc, #72]	; (8001824 <DEBUG_USART_Config+0x50>)
 80017dc:	601a      	str	r2, [r3, #0]

    //81
    DebugUartHandle.Init.BaudRate = DEBUG_USART_BAUDRATE;
 80017de:	4b10      	ldr	r3, [pc, #64]	; (8001820 <DEBUG_USART_Config+0x4c>)
 80017e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017e4:	605a      	str	r2, [r3, #4]
    DebugUartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <DEBUG_USART_Config+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
    DebugUartHandle.Init.StopBits = UART_STOPBITS_1;//stm32f1xx_hal_uart.h
 80017ec:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <DEBUG_USART_Config+0x4c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
    DebugUartHandle.Init.Parity = UART_PARITY_NONE;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <DEBUG_USART_Config+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
    DebugUartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f8:	4b09      	ldr	r3, [pc, #36]	; (8001820 <DEBUG_USART_Config+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	619a      	str	r2, [r3, #24]
    DebugUartHandle.Init.Mode = UART_MODE_TX_RX;
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <DEBUG_USART_Config+0x4c>)
 8001800:	220c      	movs	r2, #12
 8001802:	615a      	str	r2, [r3, #20]

    HAL_UART_Init(&DebugUartHandle);
 8001804:	4806      	ldr	r0, [pc, #24]	; (8001820 <DEBUG_USART_Config+0x4c>)
 8001806:	f008 fc08 	bl	800a01a <HAL_UART_Init>

    //
    __HAL_UART_ENABLE_IT(&DebugUartHandle,UART_IT_RXNE);
 800180a:	4b05      	ldr	r3, [pc, #20]	; (8001820 <DEBUG_USART_Config+0x4c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	4b03      	ldr	r3, [pc, #12]	; (8001820 <DEBUG_USART_Config+0x4c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f042 0220 	orr.w	r2, r2, #32
 8001818:	60da      	str	r2, [r3, #12]
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200000d0 	.word	0x200000d0
 8001824:	40013800 	.word	0x40013800

08001828 <WIFI_USART_Config>:

//WiFiuart3
void WIFI_USART_Config()
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
    WifiUartHandle.Instance = WIFI_USART;
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <WIFI_USART_Config+0x4c>)
 800182e:	4a12      	ldr	r2, [pc, #72]	; (8001878 <WIFI_USART_Config+0x50>)
 8001830:	601a      	str	r2, [r3, #0]

    WifiUartHandle.Init.BaudRate = DEBUG_USART_BAUDRATE;
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <WIFI_USART_Config+0x4c>)
 8001834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001838:	605a      	str	r2, [r3, #4]
    WifiUartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800183a:	4b0e      	ldr	r3, [pc, #56]	; (8001874 <WIFI_USART_Config+0x4c>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
    WifiUartHandle.Init.StopBits = UART_STOPBITS_1;//stm32f1xx_hal_uart.h
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <WIFI_USART_Config+0x4c>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
    WifiUartHandle.Init.Parity = UART_PARITY_NONE;
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <WIFI_USART_Config+0x4c>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
    WifiUartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <WIFI_USART_Config+0x4c>)
 800184e:	2200      	movs	r2, #0
 8001850:	619a      	str	r2, [r3, #24]
    WifiUartHandle.Init.Mode = UART_MODE_TX_RX;
 8001852:	4b08      	ldr	r3, [pc, #32]	; (8001874 <WIFI_USART_Config+0x4c>)
 8001854:	220c      	movs	r2, #12
 8001856:	615a      	str	r2, [r3, #20]

    HAL_UART_Init(&WifiUartHandle);
 8001858:	4806      	ldr	r0, [pc, #24]	; (8001874 <WIFI_USART_Config+0x4c>)
 800185a:	f008 fbde 	bl	800a01a <HAL_UART_Init>

    //
    __HAL_UART_ENABLE_IT(&WifiUartHandle,UART_IT_RXNE);
 800185e:	4b05      	ldr	r3, [pc, #20]	; (8001874 <WIFI_USART_Config+0x4c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68da      	ldr	r2, [r3, #12]
 8001864:	4b03      	ldr	r3, [pc, #12]	; (8001874 <WIFI_USART_Config+0x4c>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f042 0220 	orr.w	r2, r2, #32
 800186c:	60da      	str	r2, [r3, #12]
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000110 	.word	0x20000110
 8001878:	40004800 	.word	0x40004800

0800187c <Beep_start>:

void Buzzer_INIT(){
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,0);
}

void Beep_start(){
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim1;

	//Start Beeping
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001880:	2100      	movs	r1, #0
 8001882:	4802      	ldr	r0, [pc, #8]	; (800188c <Beep_start+0x10>)
 8001884:	f007 fca0 	bl	80091c8 <HAL_TIM_PWM_Start>
}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20000198 	.word	0x20000198

08001890 <Beep_stop>:

void Beep_stop(){
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	extern TIM_HandleTypeDef htim1;
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001894:	2100      	movs	r1, #0
 8001896:	4802      	ldr	r0, [pc, #8]	; (80018a0 <Beep_stop+0x10>)
 8001898:	f007 fcca 	bl	8009230 <HAL_TIM_PWM_Stop>
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000198 	.word	0x20000198

080018a4 <Beep_set>:

void Beep_set(uint16_t prescaler, uint16_t period, uint16_t pulse){
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	; 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	4603      	mov	r3, r0
 80018ac:	80fb      	strh	r3, [r7, #6]
 80018ae:	460b      	mov	r3, r1
 80018b0:	80bb      	strh	r3, [r7, #4]
 80018b2:	4613      	mov	r3, r2
 80018b4:	807b      	strh	r3, [r7, #2]
	extern TIM_HandleTypeDef htim1;
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80018b6:	2100      	movs	r1, #0
 80018b8:	4812      	ldr	r0, [pc, #72]	; (8001904 <Beep_set+0x60>)
 80018ba:	f007 fcb9 	bl	8009230 <HAL_TIM_PWM_Stop>

	TIM_OC_InitTypeDef sConfigOC = {0};
 80018be:	f107 030c 	add.w	r3, r7, #12
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]
 80018ce:	615a      	str	r2, [r3, #20]
 80018d0:	619a      	str	r2, [r3, #24]
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018d2:	2360      	movs	r3, #96	; 0x60
 80018d4:	60fb      	str	r3, [r7, #12]

	//Change Sound (PWM)
	htim1.Init.Prescaler = 63999;// E.g. If Prescaler = 63999,  72M Hz / (63999 + 1) = 1M Hz
 80018d6:	4b0b      	ldr	r3, [pc, #44]	; (8001904 <Beep_set+0x60>)
 80018d8:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80018dc:	605a      	str	r2, [r3, #4]
	htim1.Init.Period = 1124;// (One Period + 1) Per Second
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <Beep_set+0x60>)
 80018e0:	f240 4264 	movw	r2, #1124	; 0x464
 80018e4:	60da      	str	r2, [r3, #12]
	sConfigOC.Pulse = 562;// PWM = Pulse/Period
 80018e6:	f240 2332 	movw	r3, #562	; 0x232
 80018ea:	613b      	str	r3, [r7, #16]
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	2200      	movs	r2, #0
 80018f2:	4619      	mov	r1, r3
 80018f4:	4803      	ldr	r0, [pc, #12]	; (8001904 <Beep_set+0x60>)
 80018f6:	f007 fdfb 	bl	80094f0 <HAL_TIM_PWM_ConfigChannel>
}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	; 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000198 	.word	0x20000198

08001908 <DHT11_IO_OUT>:
#include "dht11.h"
#include "printf.h"
#include "timer.h"

void DHT11_IO_OUT(void) //Set Pin As Output
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct ={0};
 800190e:	463b      	mov	r3, r7
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800191a:	2340      	movs	r3, #64	; 0x40
 800191c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191e:	2301      	movs	r3, #1
 8001920:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001926:	2303      	movs	r3, #3
 8001928:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800192a:	463b      	mov	r3, r7
 800192c:	4619      	mov	r1, r3
 800192e:	4803      	ldr	r0, [pc, #12]	; (800193c <DHT11_IO_OUT+0x34>)
 8001930:	f006 fa22 	bl	8007d78 <HAL_GPIO_Init>
}
 8001934:	bf00      	nop
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40011800 	.word	0x40011800

08001940 <DHT11_IO_IN>:

void DHT11_IO_IN(void) //Set Pin As Input
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001946:	463b      	mov	r3, r7
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001952:	2340      	movs	r3, #64	; 0x40
 8001954:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001956:	2300      	movs	r3, #0
 8001958:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800195a:	2301      	movs	r3, #1
 800195c:	60bb      	str	r3, [r7, #8]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800195e:	463b      	mov	r3, r7
 8001960:	4619      	mov	r1, r3
 8001962:	4803      	ldr	r0, [pc, #12]	; (8001970 <DHT11_IO_IN+0x30>)
 8001964:	f006 fa08 	bl	8007d78 <HAL_GPIO_Init>
}
 8001968:	bf00      	nop
 800196a:	3710      	adds	r7, #16
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40011800 	.word	0x40011800

08001974 <DHT11_RST>:

void DHT11_RST(){
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
	DHT11_IO_OUT();
 8001978:	f7ff ffc6 	bl	8001908 <DHT11_IO_OUT>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	2140      	movs	r1, #64	; 0x40
 8001980:	4807      	ldr	r0, [pc, #28]	; (80019a0 <DHT11_RST+0x2c>)
 8001982:	f006 fba8 	bl	80080d6 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001986:	2014      	movs	r0, #20
 8001988:	f005 fb02 	bl	8006f90 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_SET);
 800198c:	2201      	movs	r2, #1
 800198e:	2140      	movs	r1, #64	; 0x40
 8001990:	4803      	ldr	r0, [pc, #12]	; (80019a0 <DHT11_RST+0x2c>)
 8001992:	f006 fba0 	bl	80080d6 <HAL_GPIO_WritePin>
	delay_us(30);
 8001996:	201e      	movs	r0, #30
 8001998:	f004 fbfe 	bl	8006198 <delay_us>
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40011800 	.word	0x40011800

080019a4 <Dht11_Check>:

uint8_t Dht11_Check(){
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	71fb      	strb	r3, [r7, #7]
	DHT11_IO_IN();
 80019ae:	f7ff ffc7 	bl	8001940 <DHT11_IO_IN>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 80019b2:	e005      	b.n	80019c0 <Dht11_Check+0x1c>
		++retry;
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	3301      	adds	r3, #1
 80019b8:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 80019ba:	2001      	movs	r0, #1
 80019bc:	f004 fbec 	bl	8006198 <delay_us>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 80019c0:	2140      	movs	r1, #64	; 0x40
 80019c2:	4815      	ldr	r0, [pc, #84]	; (8001a18 <Dht11_Check+0x74>)
 80019c4:	f006 fb70 	bl	80080a8 <HAL_GPIO_ReadPin>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d002      	beq.n	80019d4 <Dht11_Check+0x30>
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	2b63      	cmp	r3, #99	; 0x63
 80019d2:	d9ef      	bls.n	80019b4 <Dht11_Check+0x10>
	}
	if(retry>=100)return 1; else retry=0;
 80019d4:	79fb      	ldrb	r3, [r7, #7]
 80019d6:	2b63      	cmp	r3, #99	; 0x63
 80019d8:	d901      	bls.n	80019de <Dht11_Check+0x3a>
 80019da:	2301      	movs	r3, #1
 80019dc:	e018      	b.n	8001a10 <Dht11_Check+0x6c>
 80019de:	2300      	movs	r3, #0
 80019e0:	71fb      	strb	r3, [r7, #7]
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 80019e2:	e005      	b.n	80019f0 <Dht11_Check+0x4c>
		++retry;
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	3301      	adds	r3, #1
 80019e8:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 80019ea:	2001      	movs	r0, #1
 80019ec:	f004 fbd4 	bl	8006198 <delay_us>
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)&&retry<100){
 80019f0:	2140      	movs	r1, #64	; 0x40
 80019f2:	4809      	ldr	r0, [pc, #36]	; (8001a18 <Dht11_Check+0x74>)
 80019f4:	f006 fb58 	bl	80080a8 <HAL_GPIO_ReadPin>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d102      	bne.n	8001a04 <Dht11_Check+0x60>
 80019fe:	79fb      	ldrb	r3, [r7, #7]
 8001a00:	2b63      	cmp	r3, #99	; 0x63
 8001a02:	d9ef      	bls.n	80019e4 <Dht11_Check+0x40>
	}
	if(retry>=100)return 1;
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	2b63      	cmp	r3, #99	; 0x63
 8001a08:	d901      	bls.n	8001a0e <Dht11_Check+0x6a>
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e000      	b.n	8001a10 <Dht11_Check+0x6c>
	return 0;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40011800 	.word	0x40011800

08001a1c <DHT11_Init>:

uint8_t DHT11_Init(){
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
	DHT11_RST();
 8001a20:	f7ff ffa8 	bl	8001974 <DHT11_RST>
	return Dht11_Check();
 8001a24:	f7ff ffbe 	bl	80019a4 <Dht11_Check>
 8001a28:	4603      	mov	r3, r0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <DHT11_ReadBit>:

uint8_t DHT11_ReadBit(){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	71fb      	strb	r3, [r7, #7]
	//Wait For Last Set signal end
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001a3a:	e005      	b.n	8001a48 <DHT11_ReadBit+0x18>
		++retry;
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001a42:	2001      	movs	r0, #1
 8001a44:	f004 fba8 	bl	8006198 <delay_us>
	while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001a48:	2140      	movs	r1, #64	; 0x40
 8001a4a:	4816      	ldr	r0, [pc, #88]	; (8001aa4 <DHT11_ReadBit+0x74>)
 8001a4c:	f006 fb2c 	bl	80080a8 <HAL_GPIO_ReadPin>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d002      	beq.n	8001a5c <DHT11_ReadBit+0x2c>
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	2b63      	cmp	r3, #99	; 0x63
 8001a5a:	d9ef      	bls.n	8001a3c <DHT11_ReadBit+0xc>
	}
	retry = 0;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	71fb      	strb	r3, [r7, #7]
	//Wait For New Set Signal Begin
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001a60:	e005      	b.n	8001a6e <DHT11_ReadBit+0x3e>
		++retry;
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	3301      	adds	r3, #1
 8001a66:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f004 fb95 	bl	8006198 <delay_us>
	while(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6) &&retry<100){
 8001a6e:	2140      	movs	r1, #64	; 0x40
 8001a70:	480c      	ldr	r0, [pc, #48]	; (8001aa4 <DHT11_ReadBit+0x74>)
 8001a72:	f006 fb19 	bl	80080a8 <HAL_GPIO_ReadPin>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d102      	bne.n	8001a82 <DHT11_ReadBit+0x52>
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	2b63      	cmp	r3, #99	; 0x63
 8001a80:	d9ef      	bls.n	8001a62 <DHT11_ReadBit+0x32>
	}
	//0: 26-28us   1:70us
	delay_us(40);
 8001a82:	2028      	movs	r0, #40	; 0x28
 8001a84:	f004 fb88 	bl	8006198 <delay_us>
	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)) return 1; else return 0;
 8001a88:	2140      	movs	r1, #64	; 0x40
 8001a8a:	4806      	ldr	r0, [pc, #24]	; (8001aa4 <DHT11_ReadBit+0x74>)
 8001a8c:	f006 fb0c 	bl	80080a8 <HAL_GPIO_ReadPin>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <DHT11_ReadBit+0x6a>
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <DHT11_ReadBit+0x6c>
 8001a9a:	2300      	movs	r3, #0
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40011800 	.word	0x40011800

08001aa8 <DHT11_ReadByte>:

uint8_t DHT11_ReadByte(){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
	uint8_t i,dat;
	dat=0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	71bb      	strb	r3, [r7, #6]
	for (i=0;i<8;i++){
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	71fb      	strb	r3, [r7, #7]
 8001ab6:	e00c      	b.n	8001ad2 <DHT11_ReadByte+0x2a>
		dat<<=1;
 8001ab8:	79bb      	ldrb	r3, [r7, #6]
 8001aba:	005b      	lsls	r3, r3, #1
 8001abc:	71bb      	strb	r3, [r7, #6]
		dat|=DHT11_ReadBit();
 8001abe:	f7ff ffb7 	bl	8001a30 <DHT11_ReadBit>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	79bb      	ldrb	r3, [r7, #6]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	71bb      	strb	r3, [r7, #6]
	for (i=0;i<8;i++){
 8001acc:	79fb      	ldrb	r3, [r7, #7]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	71fb      	strb	r3, [r7, #7]
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	2b07      	cmp	r3, #7
 8001ad6:	d9ef      	bls.n	8001ab8 <DHT11_ReadByte+0x10>
	}
	return dat;
 8001ad8:	79bb      	ldrb	r3, [r7, #6]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <DHT11_ReadData>:


uint8_t DHT11_ReadData(DHT11_datastruct *ds){
 8001ae2:	b590      	push	{r4, r7, lr}
 8001ae4:	b085      	sub	sp, #20
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
	uint8_t buf[5];
	uint8_t i;
	//Reset and Check
	if(DHT11_Init()==0){
 8001aea:	f7ff ff97 	bl	8001a1c <DHT11_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d133      	bne.n	8001b5c <DHT11_ReadData+0x7a>
		for(i=0;i<5;++i){
 8001af4:	2300      	movs	r3, #0
 8001af6:	73fb      	strb	r3, [r7, #15]
 8001af8:	e00c      	b.n	8001b14 <DHT11_ReadData+0x32>
			buf[i]=DHT11_ReadByte();
 8001afa:	7bfc      	ldrb	r4, [r7, #15]
 8001afc:	f7ff ffd4 	bl	8001aa8 <DHT11_ReadByte>
 8001b00:	4603      	mov	r3, r0
 8001b02:	461a      	mov	r2, r3
 8001b04:	f104 0310 	add.w	r3, r4, #16
 8001b08:	443b      	add	r3, r7
 8001b0a:	f803 2c08 	strb.w	r2, [r3, #-8]
		for(i=0;i<5;++i){
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	3301      	adds	r3, #1
 8001b12:	73fb      	strb	r3, [r7, #15]
 8001b14:	7bfb      	ldrb	r3, [r7, #15]
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	d9ef      	bls.n	8001afa <DHT11_ReadData+0x18>
		}
	//i=0,1  = humidity  00.11
	//i=2,3  = temperature 22.33
	//i=4    = Check Sum 0+1+2+3==4
		ds->humid_int = buf[0];
 8001b1a:	7a3a      	ldrb	r2, [r7, #8]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	701a      	strb	r2, [r3, #0]
		ds->humid_dec = buf[1];
 8001b20:	7a7a      	ldrb	r2, [r7, #9]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	705a      	strb	r2, [r3, #1]
		ds->temp_int = buf[2];
 8001b26:	7aba      	ldrb	r2, [r7, #10]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	709a      	strb	r2, [r3, #2]
		ds->temp_dec = buf[3];
 8001b2c:	7afa      	ldrb	r2, [r7, #11]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	70da      	strb	r2, [r3, #3]
		ds->check_sum = buf[4];
 8001b32:	7b3a      	ldrb	r2, [r7, #12]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	711a      	strb	r2, [r3, #4]
		if(ds->humid_int + ds->humid_dec + ds->temp_int + ds->temp_dec != ds->check_sum){
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	785b      	ldrb	r3, [r3, #1]
 8001b42:	4413      	add	r3, r2
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	7892      	ldrb	r2, [r2, #2]
 8001b48:	4413      	add	r3, r2
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	78d2      	ldrb	r2, [r2, #3]
 8001b4e:	4413      	add	r3, r2
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	7912      	ldrb	r2, [r2, #4]
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d003      	beq.n	8001b60 <DHT11_ReadData+0x7e>
			//Wrong Data
			return 0;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	e002      	b.n	8001b62 <DHT11_ReadData+0x80>
		}
	}else return 1;//Success
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <DHT11_ReadData+0x80>
	return 0;//Not Responding
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd90      	pop	{r4, r7, pc}
	...

08001b6c <ESP8266_GPIO_Config>:
#include "lcdtp.h"
#include "ring_buffer.h"
uint8_t esp8266_get_time_flag = 9;

void ESP8266_GPIO_Config()
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
    //GPIO
    GPIO_InitTypeDef  GPIO_InitStruct;
    //
    ESP8266_CH_PD_CLK_ENABLE();
 8001b72:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <ESP8266_GPIO_Config+0x6c>)
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	4a18      	ldr	r2, [pc, #96]	; (8001bd8 <ESP8266_GPIO_Config+0x6c>)
 8001b78:	f043 0308 	orr.w	r3, r3, #8
 8001b7c:	6193      	str	r3, [r2, #24]
 8001b7e:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <ESP8266_GPIO_Config+0x6c>)
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	f003 0308 	and.w	r3, r3, #8
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
    ESP8266_RST_CLK_ENABLE();
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <ESP8266_GPIO_Config+0x6c>)
 8001b8c:	699b      	ldr	r3, [r3, #24]
 8001b8e:	4a12      	ldr	r2, [pc, #72]	; (8001bd8 <ESP8266_GPIO_Config+0x6c>)
 8001b90:	f043 0308 	orr.w	r3, r3, #8
 8001b94:	6193      	str	r3, [r2, #24]
 8001b96:	4b10      	ldr	r3, [pc, #64]	; (8001bd8 <ESP8266_GPIO_Config+0x6c>)
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	603b      	str	r3, [r7, #0]
 8001ba0:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Pin = ESP8266_CH_PD_PIN;
 8001ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ba6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bac:	2303      	movs	r3, #3
 8001bae:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(ESP8266_CH_PD_PORT,&GPIO_InitStruct);
 8001bb0:	f107 0308 	add.w	r3, r7, #8
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4809      	ldr	r0, [pc, #36]	; (8001bdc <ESP8266_GPIO_Config+0x70>)
 8001bb8:	f006 f8de 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ESP8266_RST_PIN;
 8001bbc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bc0:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(ESP8266_RST_PORT,&GPIO_InitStruct);
 8001bc2:	f107 0308 	add.w	r3, r7, #8
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4804      	ldr	r0, [pc, #16]	; (8001bdc <ESP8266_GPIO_Config+0x70>)
 8001bca:	f006 f8d5 	bl	8007d78 <HAL_GPIO_Init>
}
 8001bce:	bf00      	nop
 8001bd0:	3718      	adds	r7, #24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40010c00 	.word	0x40010c00

08001be0 <ESP8266_RESET>:


//esp8266 main
void ESP8266_RESET(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
    ESP8266_GPIO_Config();
 8001be4:	f7ff ffc2 	bl	8001b6c <ESP8266_GPIO_Config>
    WIFI_USART_Config();
 8001be8:	f7ff fe1e 	bl	8001828 <WIFI_USART_Config>

    ESP8266_CH_PD_ENABLE();
 8001bec:	2201      	movs	r2, #1
 8001bee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bf2:	4805      	ldr	r0, [pc, #20]	; (8001c08 <ESP8266_RESET+0x28>)
 8001bf4:	f006 fa6f 	bl	80080d6 <HAL_GPIO_WritePin>
    ESP8266_RST_ENABLE();
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bfe:	4802      	ldr	r0, [pc, #8]	; (8001c08 <ESP8266_RESET+0x28>)
 8001c00:	f006 fa69 	bl	80080d6 <HAL_GPIO_WritePin>
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40010c00 	.word	0x40010c00

08001c0c <esp8266_cmd_reset>:


void esp8266_cmd_reset(){
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
	if(!Wait_for("ready")) return;
 8001c10:	4808      	ldr	r0, [pc, #32]	; (8001c34 <esp8266_cmd_reset+0x28>)
 8001c12:	f003 fbcb 	bl	80053ac <Wait_for>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d009      	beq.n	8001c30 <esp8266_cmd_reset+0x24>
	HAL_Delay(100);
 8001c1c:	2064      	movs	r0, #100	; 0x64
 8001c1e:	f005 f9b7 	bl	8006f90 <HAL_Delay>
	printf("AT+RST\r\n");
 8001c22:	4805      	ldr	r0, [pc, #20]	; (8001c38 <esp8266_cmd_reset+0x2c>)
 8001c24:	f003 faac 	bl	8005180 <printf_>
	esp8266_get_time_flag = 2;
 8001c28:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <esp8266_cmd_reset+0x30>)
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	701a      	strb	r2, [r3, #0]
 8001c2e:	e000      	b.n	8001c32 <esp8266_cmd_reset+0x26>
	if(!Wait_for("ready")) return;
 8001c30:	bf00      	nop
}
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	0800c9a0 	.word	0x0800c9a0
 8001c38:	0800c9a8 	.word	0x0800c9a8
 8001c3c:	20000000 	.word	0x20000000

08001c40 <esp8266_cmd_set_station>:

void esp8266_cmd_set_station(){
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	if(!Wait_for("ready")) return;
 8001c44:	4808      	ldr	r0, [pc, #32]	; (8001c68 <esp8266_cmd_set_station+0x28>)
 8001c46:	f003 fbb1 	bl	80053ac <Wait_for>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d009      	beq.n	8001c64 <esp8266_cmd_set_station+0x24>
	HAL_Delay(100);
 8001c50:	2064      	movs	r0, #100	; 0x64
 8001c52:	f005 f99d 	bl	8006f90 <HAL_Delay>
	printf("AT+CWMODE=1\r\n");
 8001c56:	4805      	ldr	r0, [pc, #20]	; (8001c6c <esp8266_cmd_set_station+0x2c>)
 8001c58:	f003 fa92 	bl	8005180 <printf_>
	esp8266_get_time_flag = 3;
 8001c5c:	4b04      	ldr	r3, [pc, #16]	; (8001c70 <esp8266_cmd_set_station+0x30>)
 8001c5e:	2203      	movs	r2, #3
 8001c60:	701a      	strb	r2, [r3, #0]
 8001c62:	e000      	b.n	8001c66 <esp8266_cmd_set_station+0x26>
	if(!Wait_for("ready")) return;
 8001c64:	bf00      	nop
}
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	0800c9a0 	.word	0x0800c9a0
 8001c6c:	0800c9b4 	.word	0x0800c9b4
 8001c70:	20000000 	.word	0x20000000

08001c74 <esp8266_cmd_connectWifi>:

void esp8266_cmd_connectWifi(){
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	if(!Wait_for("OK")) return;
 8001c78:	4810      	ldr	r0, [pc, #64]	; (8001cbc <esp8266_cmd_connectWifi+0x48>)
 8001c7a:	f003 fb97 	bl	80053ac <Wait_for>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d019      	beq.n	8001cb8 <esp8266_cmd_connectWifi+0x44>
	HAL_Delay(100);
 8001c84:	2064      	movs	r0, #100	; 0x64
 8001c86:	f005 f983 	bl	8006f90 <HAL_Delay>
	extern const char* ssid;
    extern const char* wifi_password;
	printf("AT+CWJAP=\"%s\",\"%s\"\r\n",ssid,wifi_password);
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	; (8001cc0 <esp8266_cmd_connectWifi+0x4c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a0d      	ldr	r2, [pc, #52]	; (8001cc4 <esp8266_cmd_connectWifi+0x50>)
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	4619      	mov	r1, r3
 8001c94:	480c      	ldr	r0, [pc, #48]	; (8001cc8 <esp8266_cmd_connectWifi+0x54>)
 8001c96:	f003 fa73 	bl	8005180 <printf_>

	LCD_Clear(0, 100, 250,150);
 8001c9a:	2396      	movs	r3, #150	; 0x96
 8001c9c:	22fa      	movs	r2, #250	; 0xfa
 8001c9e:	2164      	movs	r1, #100	; 0x64
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f000 fb0f 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(20, 100, "Connecting To Wifi...");
 8001ca6:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <esp8266_cmd_connectWifi+0x58>)
 8001ca8:	2164      	movs	r1, #100	; 0x64
 8001caa:	2014      	movs	r0, #20
 8001cac:	f000 fc02 	bl	80024b4 <LCD_DrawString>

	esp8266_get_time_flag = 4;
 8001cb0:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <esp8266_cmd_connectWifi+0x5c>)
 8001cb2:	2204      	movs	r2, #4
 8001cb4:	701a      	strb	r2, [r3, #0]
 8001cb6:	e000      	b.n	8001cba <esp8266_cmd_connectWifi+0x46>
	if(!Wait_for("OK")) return;
 8001cb8:	bf00      	nop
}
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	0800c9c4 	.word	0x0800c9c4
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	20000008 	.word	0x20000008
 8001cc8:	0800c9c8 	.word	0x0800c9c8
 8001ccc:	0800c9e0 	.word	0x0800c9e0
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <esp8266_cmd_tcp>:

void esp8266_cmd_tcp(){
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	if(!Wait_for("OK")) return;
 8001cd8:	4808      	ldr	r0, [pc, #32]	; (8001cfc <esp8266_cmd_tcp+0x28>)
 8001cda:	f003 fb67 	bl	80053ac <Wait_for>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d009      	beq.n	8001cf8 <esp8266_cmd_tcp+0x24>
	HAL_Delay(100);
 8001ce4:	2064      	movs	r0, #100	; 0x64
 8001ce6:	f005 f953 	bl	8006f90 <HAL_Delay>
	printf("AT+CIPSTART=\"TCP\",\"marsohk.pythonanywhere.com\",80\r\n");
 8001cea:	4805      	ldr	r0, [pc, #20]	; (8001d00 <esp8266_cmd_tcp+0x2c>)
 8001cec:	f003 fa48 	bl	8005180 <printf_>
	esp8266_get_time_flag = 5;
 8001cf0:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <esp8266_cmd_tcp+0x30>)
 8001cf2:	2205      	movs	r2, #5
 8001cf4:	701a      	strb	r2, [r3, #0]
 8001cf6:	e000      	b.n	8001cfa <esp8266_cmd_tcp+0x26>
	if(!Wait_for("OK")) return;
 8001cf8:	bf00      	nop
}
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	0800c9c4 	.word	0x0800c9c4
 8001d00:	0800c9f8 	.word	0x0800c9f8
 8001d04:	20000000 	.word	0x20000000

08001d08 <esp8266_cmd_trans_mode>:

void esp8266_cmd_trans_mode(){
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
	if(!Wait_for("OK")) return;
 8001d0c:	4808      	ldr	r0, [pc, #32]	; (8001d30 <esp8266_cmd_trans_mode+0x28>)
 8001d0e:	f003 fb4d 	bl	80053ac <Wait_for>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d009      	beq.n	8001d2c <esp8266_cmd_trans_mode+0x24>
	HAL_Delay(100);
 8001d18:	2064      	movs	r0, #100	; 0x64
 8001d1a:	f005 f939 	bl	8006f90 <HAL_Delay>
	printf("AT+CIPMODE=1\r\n");
 8001d1e:	4805      	ldr	r0, [pc, #20]	; (8001d34 <esp8266_cmd_trans_mode+0x2c>)
 8001d20:	f003 fa2e 	bl	8005180 <printf_>
	esp8266_get_time_flag = 6;
 8001d24:	4b04      	ldr	r3, [pc, #16]	; (8001d38 <esp8266_cmd_trans_mode+0x30>)
 8001d26:	2206      	movs	r2, #6
 8001d28:	701a      	strb	r2, [r3, #0]
 8001d2a:	e000      	b.n	8001d2e <esp8266_cmd_trans_mode+0x26>
	if(!Wait_for("OK")) return;
 8001d2c:	bf00      	nop
}
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	0800c9c4 	.word	0x0800c9c4
 8001d34:	0800ca2c 	.word	0x0800ca2c
 8001d38:	20000000 	.word	0x20000000

08001d3c <esp8266_cmd_send_request>:


void esp8266_cmd_send_request(){
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
	if(!Wait_for("OK")) return;
 8001d40:	480e      	ldr	r0, [pc, #56]	; (8001d7c <esp8266_cmd_send_request+0x40>)
 8001d42:	f003 fb33 	bl	80053ac <Wait_for>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d014      	beq.n	8001d76 <esp8266_cmd_send_request+0x3a>
	HAL_Delay(100);
 8001d4c:	2064      	movs	r0, #100	; 0x64
 8001d4e:	f005 f91f 	bl	8006f90 <HAL_Delay>
	printf("AT+CIPSEND\r\n");
 8001d52:	480b      	ldr	r0, [pc, #44]	; (8001d80 <esp8266_cmd_send_request+0x44>)
 8001d54:	f003 fa14 	bl	8005180 <printf_>
	LCD_Clear(0, 100, 250,150);
 8001d58:	2396      	movs	r3, #150	; 0x96
 8001d5a:	22fa      	movs	r2, #250	; 0xfa
 8001d5c:	2164      	movs	r1, #100	; 0x64
 8001d5e:	2000      	movs	r0, #0
 8001d60:	f000 fab0 	bl	80022c4 <LCD_Clear>
	LCD_DrawString(20, 100, "Sending Request To Server..");
 8001d64:	4a07      	ldr	r2, [pc, #28]	; (8001d84 <esp8266_cmd_send_request+0x48>)
 8001d66:	2164      	movs	r1, #100	; 0x64
 8001d68:	2014      	movs	r0, #20
 8001d6a:	f000 fba3 	bl	80024b4 <LCD_DrawString>

	esp8266_get_time_flag = 7;
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <esp8266_cmd_send_request+0x4c>)
 8001d70:	2207      	movs	r2, #7
 8001d72:	701a      	strb	r2, [r3, #0]
 8001d74:	e000      	b.n	8001d78 <esp8266_cmd_send_request+0x3c>
	if(!Wait_for("OK")) return;
 8001d76:	bf00      	nop
}
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	0800c9c4 	.word	0x0800c9c4
 8001d80:	0800ca3c 	.word	0x0800ca3c
 8001d84:	0800ca4c 	.word	0x0800ca4c
 8001d88:	20000000 	.word	0x20000000

08001d8c <esp8266_cmd_fill_request>:

void esp8266_cmd_fill_request(){
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
	if(!Wait_for("OK")) return;
 8001d90:	4808      	ldr	r0, [pc, #32]	; (8001db4 <esp8266_cmd_fill_request+0x28>)
 8001d92:	f003 fb0b 	bl	80053ac <Wait_for>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d009      	beq.n	8001db0 <esp8266_cmd_fill_request+0x24>
	HAL_Delay(100);
 8001d9c:	2064      	movs	r0, #100	; 0x64
 8001d9e:	f005 f8f7 	bl	8006f90 <HAL_Delay>
	printf("GET / HTTP/1.1\r\nHost: marsohk.pythonanywhere.com\r\n\r\n");
 8001da2:	4805      	ldr	r0, [pc, #20]	; (8001db8 <esp8266_cmd_fill_request+0x2c>)
 8001da4:	f003 f9ec 	bl	8005180 <printf_>
	esp8266_get_time_flag = 8;
 8001da8:	4b04      	ldr	r3, [pc, #16]	; (8001dbc <esp8266_cmd_fill_request+0x30>)
 8001daa:	2208      	movs	r2, #8
 8001dac:	701a      	strb	r2, [r3, #0]
 8001dae:	e000      	b.n	8001db2 <esp8266_cmd_fill_request+0x26>
	if(!Wait_for("OK")) return;
 8001db0:	bf00      	nop
}
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	0800c9c4 	.word	0x0800c9c4
 8001db8:	0800ca68 	.word	0x0800ca68
 8001dbc:	20000000 	.word	0x20000000

08001dc0 <esp8266_get_time_buffer>:

void esp8266_get_time_buffer(){
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
	if(!Wait_for("OK")) return;
 8001dc4:	4811      	ldr	r0, [pc, #68]	; (8001e0c <esp8266_get_time_buffer+0x4c>)
 8001dc6:	f003 faf1 	bl	80053ac <Wait_for>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d01a      	beq.n	8001e06 <esp8266_get_time_buffer+0x46>
	HAL_Delay(100);
 8001dd0:	2064      	movs	r0, #100	; 0x64
 8001dd2:	f005 f8dd 	bl	8006f90 <HAL_Delay>
	extern char USART_DATE_BUFFER[15];

	//LCD_Clear(0, 100, 250,150);
	//LCD_DrawString(20, 100, "Done...");
	Wait_for("DATA:");
 8001dd6:	480e      	ldr	r0, [pc, #56]	; (8001e10 <esp8266_get_time_buffer+0x50>)
 8001dd8:	f003 fae8 	bl	80053ac <Wait_for>
	Get_after("DATA:",15, USART_DATE_BUFFER);
 8001ddc:	4a0d      	ldr	r2, [pc, #52]	; (8001e14 <esp8266_get_time_buffer+0x54>)
 8001dde:	210f      	movs	r1, #15
 8001de0:	480b      	ldr	r0, [pc, #44]	; (8001e10 <esp8266_get_time_buffer+0x50>)
 8001de2:	f003 faaf 	bl	8005344 <Get_after>
	esp8266_get_time_flag = 9;//Done
 8001de6:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <esp8266_get_time_buffer+0x58>)
 8001de8:	2209      	movs	r2, #9
 8001dea:	701a      	strb	r2, [r3, #0]
    ESP8266_CH_PD_DISABLE();
 8001dec:	2200      	movs	r2, #0
 8001dee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001df2:	480a      	ldr	r0, [pc, #40]	; (8001e1c <esp8266_get_time_buffer+0x5c>)
 8001df4:	f006 f96f 	bl	80080d6 <HAL_GPIO_WritePin>
    ESP8266_CH_PD_DISABLE();
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dfe:	4807      	ldr	r0, [pc, #28]	; (8001e1c <esp8266_get_time_buffer+0x5c>)
 8001e00:	f006 f969 	bl	80080d6 <HAL_GPIO_WritePin>
 8001e04:	e000      	b.n	8001e08 <esp8266_get_time_buffer+0x48>
	if(!Wait_for("OK")) return;
 8001e06:	bf00      	nop
}
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	0800c9c4 	.word	0x0800c9c4
 8001e10:	0800caa0 	.word	0x0800caa0
 8001e14:	20000390 	.word	0x20000390
 8001e18:	20000000 	.word	0x20000000
 8001e1c:	40010c00 	.word	0x40010c00

08001e20 <esp8266_get_time>:

void esp8266_get_time(){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
	switch (esp8266_get_time_flag){
 8001e24:	4b1c      	ldr	r3, [pc, #112]	; (8001e98 <esp8266_get_time+0x78>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d833      	bhi.n	8001e94 <esp8266_get_time+0x74>
 8001e2c:	a201      	add	r2, pc, #4	; (adr r2, 8001e34 <esp8266_get_time+0x14>)
 8001e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e32:	bf00      	nop
 8001e34:	08001e89 	.word	0x08001e89
 8001e38:	08001e59 	.word	0x08001e59
 8001e3c:	08001e5f 	.word	0x08001e5f
 8001e40:	08001e65 	.word	0x08001e65
 8001e44:	08001e6b 	.word	0x08001e6b
 8001e48:	08001e71 	.word	0x08001e71
 8001e4c:	08001e77 	.word	0x08001e77
 8001e50:	08001e7d 	.word	0x08001e7d
 8001e54:	08001e83 	.word	0x08001e83
		case 1://Reset
			esp8266_cmd_reset();
 8001e58:	f7ff fed8 	bl	8001c0c <esp8266_cmd_reset>
			break;
 8001e5c:	e01a      	b.n	8001e94 <esp8266_get_time+0x74>
		case 2://Set Station
			esp8266_cmd_set_station();
 8001e5e:	f7ff feef 	bl	8001c40 <esp8266_cmd_set_station>
			break;
 8001e62:	e017      	b.n	8001e94 <esp8266_get_time+0x74>
		case 3://Connect Wifi
			esp8266_cmd_connectWifi();
 8001e64:	f7ff ff06 	bl	8001c74 <esp8266_cmd_connectWifi>
			break;
 8001e68:	e014      	b.n	8001e94 <esp8266_get_time+0x74>
		case 4://Set TCP
			esp8266_cmd_tcp();
 8001e6a:	f7ff ff33 	bl	8001cd4 <esp8266_cmd_tcp>
			break;
 8001e6e:	e011      	b.n	8001e94 <esp8266_get_time+0x74>
		case 5://SET Trans mode
			esp8266_cmd_trans_mode();
 8001e70:	f7ff ff4a 	bl	8001d08 <esp8266_cmd_trans_mode>
			break;
 8001e74:	e00e      	b.n	8001e94 <esp8266_get_time+0x74>
		case 6://Send Request
			esp8266_cmd_send_request();
 8001e76:	f7ff ff61 	bl	8001d3c <esp8266_cmd_send_request>
			break;
 8001e7a:	e00b      	b.n	8001e94 <esp8266_get_time+0x74>
		case 7://Fill Request
			esp8266_cmd_fill_request();
 8001e7c:	f7ff ff86 	bl	8001d8c <esp8266_cmd_fill_request>
			break;
 8001e80:	e008      	b.n	8001e94 <esp8266_get_time+0x74>
		case 8://Fill Data to buffer
			esp8266_get_time_buffer();
 8001e82:	f7ff ff9d 	bl	8001dc0 <esp8266_get_time_buffer>
			break;
 8001e86:	e005      	b.n	8001e94 <esp8266_get_time+0x74>
		case 0:
			esp8266_get_time_flag = 1;
 8001e88:	4b03      	ldr	r3, [pc, #12]	; (8001e98 <esp8266_get_time+0x78>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	701a      	strb	r2, [r3, #0]
			ESP8266_RESET();
 8001e8e:	f7ff fea7 	bl	8001be0 <ESP8266_RESET>
			break;
 8001e92:	bf00      	nop
	}
}
 8001e94:	bf00      	nop
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20000000 	.word	0x20000000

08001e9c <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	e002      	b.n	8001eac <Delay+0x10>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1f9      	bne.n	8001ea6 <Delay+0xa>
 8001eb2:	bf00      	nop
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr

08001ebe <LCD_INIT>:
uint8_t darkmode_toggle = 0;


void LCD_INIT ( void )
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	af00      	add	r7, sp, #0
	LCD_BackLed_Control(ENABLE);      
 8001ec2:	2001      	movs	r0, #1
 8001ec4:	f000 f826 	bl	8001f14 <LCD_BackLed_Control>
	LCD_Rst();
 8001ec8:	f000 f80c 	bl	8001ee4 <LCD_Rst>
	LCD_REG_Config();
 8001ecc:	f000 f868 	bl	8001fa0 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320);
 8001ed0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001ed4:	22f0      	movs	r2, #240	; 0xf0
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	2000      	movs	r0, #0
 8001eda:	f000 f9f3 	bl	80022c4 <LCD_Clear>
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <LCD_Rst>:


void LCD_Rst ( void )
{			
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2102      	movs	r1, #2
 8001eec:	4807      	ldr	r0, [pc, #28]	; (8001f0c <LCD_Rst+0x28>)
 8001eee:	f006 f8f2 	bl	80080d6 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8001ef2:	4807      	ldr	r0, [pc, #28]	; (8001f10 <LCD_Rst+0x2c>)
 8001ef4:	f7ff ffd2 	bl	8001e9c <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8001ef8:	2201      	movs	r2, #1
 8001efa:	2102      	movs	r1, #2
 8001efc:	4803      	ldr	r0, [pc, #12]	; (8001f0c <LCD_Rst+0x28>)
 8001efe:	f006 f8ea 	bl	80080d6 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8001f02:	4803      	ldr	r0, [pc, #12]	; (8001f10 <LCD_Rst+0x2c>)
 8001f04:	f7ff ffca 	bl	8001e9c <Delay>
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40011800 	.word	0x40011800
 8001f10:	0002bffc 	.word	0x0002bffc

08001f14 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d006      	beq.n	8001f32 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8001f24:	2200      	movs	r2, #0
 8001f26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f2a:	4807      	ldr	r0, [pc, #28]	; (8001f48 <LCD_BackLed_Control+0x34>)
 8001f2c:	f006 f8d3 	bl	80080d6 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8001f30:	e005      	b.n	8001f3e <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8001f32:	2201      	movs	r2, #1
 8001f34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f38:	4803      	ldr	r0, [pc, #12]	; (8001f48 <LCD_BackLed_Control+0x34>)
 8001f3a:	f006 f8cc 	bl	80080d6 <HAL_GPIO_WritePin>
}
 8001f3e:	bf00      	nop
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40011400 	.word	0x40011400

08001f4c <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8001f56:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f5a:	88fb      	ldrh	r3, [r7, #6]
 8001f5c:	8013      	strh	r3, [r2, #0]
}
 8001f5e:	bf00      	nop
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001f72:	4a04      	ldr	r2, [pc, #16]	; (8001f84 <LCD_Write_Data+0x1c>)
 8001f74:	88fb      	ldrh	r3, [r7, #6]
 8001f76:	8013      	strh	r3, [r2, #0]
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	60020000 	.word	0x60020000

08001f88 <LCD_Read_Data>:


uint16_t LCD_Read_Data ( void )
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
 8001f8c:	4b03      	ldr	r3, [pc, #12]	; (8001f9c <LCD_Read_Data+0x14>)
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	b29b      	uxth	r3, r3
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bc80      	pop	{r7}
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	60020000 	.word	0x60020000

08001fa0 <LCD_REG_Config>:


void LCD_REG_Config ( void )
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8001fa4:	20cf      	movs	r0, #207	; 0xcf
 8001fa6:	f7ff ffd1 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8001faa:	2000      	movs	r0, #0
 8001fac:	f7ff ffdc 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8001fb0:	2081      	movs	r0, #129	; 0x81
 8001fb2:	f7ff ffd9 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8001fb6:	2030      	movs	r0, #48	; 0x30
 8001fb8:	f7ff ffd6 	bl	8001f68 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8001fbc:	20ed      	movs	r0, #237	; 0xed
 8001fbe:	f7ff ffc5 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8001fc2:	2064      	movs	r0, #100	; 0x64
 8001fc4:	f7ff ffd0 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f7ff ffcd 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8001fce:	2012      	movs	r0, #18
 8001fd0:	f7ff ffca 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8001fd4:	2081      	movs	r0, #129	; 0x81
 8001fd6:	f7ff ffc7 	bl	8001f68 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8001fda:	20e8      	movs	r0, #232	; 0xe8
 8001fdc:	f7ff ffb6 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8001fe0:	2085      	movs	r0, #133	; 0x85
 8001fe2:	f7ff ffc1 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001fe6:	2010      	movs	r0, #16
 8001fe8:	f7ff ffbe 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8001fec:	2078      	movs	r0, #120	; 0x78
 8001fee:	f7ff ffbb 	bl	8001f68 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8001ff2:	20cb      	movs	r0, #203	; 0xcb
 8001ff4:	f7ff ffaa 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8001ff8:	2039      	movs	r0, #57	; 0x39
 8001ffa:	f7ff ffb5 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8001ffe:	202c      	movs	r0, #44	; 0x2c
 8002000:	f7ff ffb2 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8002004:	2000      	movs	r0, #0
 8002006:	f7ff ffaf 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 800200a:	2034      	movs	r0, #52	; 0x34
 800200c:	f7ff ffac 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8002010:	2002      	movs	r0, #2
 8002012:	f7ff ffa9 	bl	8001f68 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8002016:	20f7      	movs	r0, #247	; 0xf7
 8002018:	f7ff ff98 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 800201c:	2020      	movs	r0, #32
 800201e:	f7ff ffa3 	bl	8001f68 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8002022:	20ea      	movs	r0, #234	; 0xea
 8002024:	f7ff ff92 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002028:	2000      	movs	r0, #0
 800202a:	f7ff ff9d 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800202e:	2000      	movs	r0, #0
 8002030:	f7ff ff9a 	bl	8001f68 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8002034:	20b1      	movs	r0, #177	; 0xb1
 8002036:	f7ff ff89 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800203a:	2000      	movs	r0, #0
 800203c:	f7ff ff94 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8002040:	201b      	movs	r0, #27
 8002042:	f7ff ff91 	bl	8001f68 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8002046:	20b6      	movs	r0, #182	; 0xb6
 8002048:	f7ff ff80 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 800204c:	200a      	movs	r0, #10
 800204e:	f7ff ff8b 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8002052:	20a2      	movs	r0, #162	; 0xa2
 8002054:	f7ff ff88 	bl	8001f68 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8002058:	20c0      	movs	r0, #192	; 0xc0
 800205a:	f7ff ff77 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 800205e:	2035      	movs	r0, #53	; 0x35
 8002060:	f7ff ff82 	bl	8001f68 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8002064:	20c1      	movs	r0, #193	; 0xc1
 8002066:	f7ff ff71 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 800206a:	2011      	movs	r0, #17
 800206c:	f7ff ff7c 	bl	8001f68 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8002070:	20c5      	movs	r0, #197	; 0xc5
 8002072:	f7ff ff6b 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8002076:	2045      	movs	r0, #69	; 0x45
 8002078:	f7ff ff76 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 800207c:	2045      	movs	r0, #69	; 0x45
 800207e:	f7ff ff73 	bl	8001f68 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8002082:	20c7      	movs	r0, #199	; 0xc7
 8002084:	f7ff ff62 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8002088:	20a2      	movs	r0, #162	; 0xa2
 800208a:	f7ff ff6d 	bl	8001f68 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 800208e:	20f2      	movs	r0, #242	; 0xf2
 8002090:	f7ff ff5c 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002094:	2000      	movs	r0, #0
 8002096:	f7ff ff67 	bl	8001f68 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 800209a:	2026      	movs	r0, #38	; 0x26
 800209c:	f7ff ff56 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 80020a0:	2001      	movs	r0, #1
 80020a2:	f7ff ff61 	bl	8001f68 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 80020a6:	20e0      	movs	r0, #224	; 0xe0
 80020a8:	f7ff ff50 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 80020ac:	200f      	movs	r0, #15
 80020ae:	f7ff ff5b 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 80020b2:	2026      	movs	r0, #38	; 0x26
 80020b4:	f7ff ff58 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 80020b8:	2024      	movs	r0, #36	; 0x24
 80020ba:	f7ff ff55 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 80020be:	200b      	movs	r0, #11
 80020c0:	f7ff ff52 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 80020c4:	200e      	movs	r0, #14
 80020c6:	f7ff ff4f 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 80020ca:	2009      	movs	r0, #9
 80020cc:	f7ff ff4c 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 80020d0:	2054      	movs	r0, #84	; 0x54
 80020d2:	f7ff ff49 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 80020d6:	20a8      	movs	r0, #168	; 0xa8
 80020d8:	f7ff ff46 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 80020dc:	2046      	movs	r0, #70	; 0x46
 80020de:	f7ff ff43 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 80020e2:	200c      	movs	r0, #12
 80020e4:	f7ff ff40 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 80020e8:	2017      	movs	r0, #23
 80020ea:	f7ff ff3d 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 80020ee:	2009      	movs	r0, #9
 80020f0:	f7ff ff3a 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80020f4:	200f      	movs	r0, #15
 80020f6:	f7ff ff37 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80020fa:	2007      	movs	r0, #7
 80020fc:	f7ff ff34 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8002100:	2000      	movs	r0, #0
 8002102:	f7ff ff31 	bl	8001f68 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8002106:	20e1      	movs	r0, #225	; 0xe1
 8002108:	f7ff ff20 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800210c:	2000      	movs	r0, #0
 800210e:	f7ff ff2b 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8002112:	2019      	movs	r0, #25
 8002114:	f7ff ff28 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8002118:	201b      	movs	r0, #27
 800211a:	f7ff ff25 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 800211e:	2004      	movs	r0, #4
 8002120:	f7ff ff22 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8002124:	2010      	movs	r0, #16
 8002126:	f7ff ff1f 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 800212a:	2007      	movs	r0, #7
 800212c:	f7ff ff1c 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8002130:	202a      	movs	r0, #42	; 0x2a
 8002132:	f7ff ff19 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8002136:	2047      	movs	r0, #71	; 0x47
 8002138:	f7ff ff16 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 800213c:	2039      	movs	r0, #57	; 0x39
 800213e:	f7ff ff13 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8002142:	2003      	movs	r0, #3
 8002144:	f7ff ff10 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8002148:	2006      	movs	r0, #6
 800214a:	f7ff ff0d 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 800214e:	2006      	movs	r0, #6
 8002150:	f7ff ff0a 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8002154:	2030      	movs	r0, #48	; 0x30
 8002156:	f7ff ff07 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 800215a:	2038      	movs	r0, #56	; 0x38
 800215c:	f7ff ff04 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8002160:	200f      	movs	r0, #15
 8002162:	f7ff ff01 	bl	8001f68 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8002166:	2036      	movs	r0, #54	; 0x36
 8002168:	f7ff fef0 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 800216c:	20c8      	movs	r0, #200	; 0xc8
 800216e:	f7ff fefb 	bl	8001f68 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8002172:	202a      	movs	r0, #42	; 0x2a
 8002174:	f7ff feea 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002178:	2000      	movs	r0, #0
 800217a:	f7ff fef5 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff fef2 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8002184:	2000      	movs	r0, #0
 8002186:	f7ff feef 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 800218a:	20ef      	movs	r0, #239	; 0xef
 800218c:	f7ff feec 	bl	8001f68 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8002190:	202b      	movs	r0, #43	; 0x2b
 8002192:	f7ff fedb 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8002196:	2000      	movs	r0, #0
 8002198:	f7ff fee6 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800219c:	2000      	movs	r0, #0
 800219e:	f7ff fee3 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 80021a2:	2001      	movs	r0, #1
 80021a4:	f7ff fee0 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 80021a8:	203f      	movs	r0, #63	; 0x3f
 80021aa:	f7ff fedd 	bl	8001f68 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 80021ae:	203a      	movs	r0, #58	; 0x3a
 80021b0:	f7ff fecc 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 80021b4:	2055      	movs	r0, #85	; 0x55
 80021b6:	f7ff fed7 	bl	8001f68 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 80021ba:	2011      	movs	r0, #17
 80021bc:	f7ff fec6 	bl	8001f4c <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 80021c0:	4803      	ldr	r0, [pc, #12]	; (80021d0 <LCD_REG_Config+0x230>)
 80021c2:	f7ff fe6b 	bl	8001e9c <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 80021c6:	2029      	movs	r0, #41	; 0x29
 80021c8:	f7ff fec0 	bl	8001f4c <LCD_Write_Cmd>
	
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	0002bffc 	.word	0x0002bffc

080021d4 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4604      	mov	r4, r0
 80021dc:	4608      	mov	r0, r1
 80021de:	4611      	mov	r1, r2
 80021e0:	461a      	mov	r2, r3
 80021e2:	4623      	mov	r3, r4
 80021e4:	80fb      	strh	r3, [r7, #6]
 80021e6:	4603      	mov	r3, r0
 80021e8:	80bb      	strh	r3, [r7, #4]
 80021ea:	460b      	mov	r3, r1
 80021ec:	807b      	strh	r3, [r7, #2]
 80021ee:	4613      	mov	r3, r2
 80021f0:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 80021f2:	202a      	movs	r0, #42	; 0x2a
 80021f4:	f7ff feaa 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 80021f8:	88fb      	ldrh	r3, [r7, #6]
 80021fa:	0a1b      	lsrs	r3, r3, #8
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff feb2 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8002204:	88fb      	ldrh	r3, [r7, #6]
 8002206:	b2db      	uxtb	r3, r3
 8002208:	b29b      	uxth	r3, r3
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff feac 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8002210:	88fa      	ldrh	r2, [r7, #6]
 8002212:	887b      	ldrh	r3, [r7, #2]
 8002214:	4413      	add	r3, r2
 8002216:	3b01      	subs	r3, #1
 8002218:	121b      	asrs	r3, r3, #8
 800221a:	b29b      	uxth	r3, r3
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff fea3 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8002222:	88fa      	ldrh	r2, [r7, #6]
 8002224:	887b      	ldrh	r3, [r7, #2]
 8002226:	4413      	add	r3, r2
 8002228:	b29b      	uxth	r3, r3
 800222a:	3b01      	subs	r3, #1
 800222c:	b29b      	uxth	r3, r3
 800222e:	b2db      	uxtb	r3, r3
 8002230:	b29b      	uxth	r3, r3
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff fe98 	bl	8001f68 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8002238:	202b      	movs	r0, #43	; 0x2b
 800223a:	f7ff fe87 	bl	8001f4c <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 800223e:	88bb      	ldrh	r3, [r7, #4]
 8002240:	0a1b      	lsrs	r3, r3, #8
 8002242:	b29b      	uxth	r3, r3
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff fe8f 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 800224a:	88bb      	ldrh	r3, [r7, #4]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	b29b      	uxth	r3, r3
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff fe89 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8002256:	88ba      	ldrh	r2, [r7, #4]
 8002258:	883b      	ldrh	r3, [r7, #0]
 800225a:	4413      	add	r3, r2
 800225c:	3b01      	subs	r3, #1
 800225e:	121b      	asrs	r3, r3, #8
 8002260:	b29b      	uxth	r3, r3
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff fe80 	bl	8001f68 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8002268:	88ba      	ldrh	r2, [r7, #4]
 800226a:	883b      	ldrh	r3, [r7, #0]
 800226c:	4413      	add	r3, r2
 800226e:	b29b      	uxth	r3, r3
 8002270:	3b01      	subs	r3, #1
 8002272:	b29b      	uxth	r3, r3
 8002274:	b2db      	uxtb	r3, r3
 8002276:	b29b      	uxth	r3, r3
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff fe75 	bl	8001f68 <LCD_Write_Data>
	
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	bd90      	pop	{r4, r7, pc}

08002286 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b084      	sub	sp, #16
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
 800228e:	460b      	mov	r3, r1
 8002290:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8002296:	202c      	movs	r0, #44	; 0x2c
 8002298:	f7ff fe58 	bl	8001f4c <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	e006      	b.n	80022b0 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 80022a2:	887b      	ldrh	r3, [r7, #2]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7ff fe5f 	bl	8001f68 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	3301      	adds	r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fa      	ldr	r2, [r7, #12]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d3f4      	bcc.n	80022a2 <LCD_FillColor+0x1c>
		
}
 80022b8:	bf00      	nop
 80022ba:	bf00      	nop
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
	...

080022c4 <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight)
{
 80022c4:	b590      	push	{r4, r7, lr}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	4604      	mov	r4, r0
 80022cc:	4608      	mov	r0, r1
 80022ce:	4611      	mov	r1, r2
 80022d0:	461a      	mov	r2, r3
 80022d2:	4623      	mov	r3, r4
 80022d4:	80fb      	strh	r3, [r7, #6]
 80022d6:	4603      	mov	r3, r0
 80022d8:	80bb      	strh	r3, [r7, #4]
 80022da:	460b      	mov	r3, r1
 80022dc:	807b      	strh	r3, [r7, #2]
 80022de:	4613      	mov	r3, r2
 80022e0:	803b      	strh	r3, [r7, #0]
	//Check Dark Mode Is Toggle
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 80022e2:	4b0e      	ldr	r3, [pc, #56]	; (800231c <LCD_Clear+0x58>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <LCD_Clear+0x2a>
 80022ea:	2300      	movs	r3, #0
 80022ec:	e001      	b.n	80022f2 <LCD_Clear+0x2e>
 80022ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022f2:	81fb      	strh	r3, [r7, #14]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 80022f4:	883b      	ldrh	r3, [r7, #0]
 80022f6:	887a      	ldrh	r2, [r7, #2]
 80022f8:	88b9      	ldrh	r1, [r7, #4]
 80022fa:	88f8      	ldrh	r0, [r7, #6]
 80022fc:	f7ff ff6a 	bl	80021d4 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, bg_color );
 8002300:	887b      	ldrh	r3, [r7, #2]
 8002302:	883a      	ldrh	r2, [r7, #0]
 8002304:	fb02 f303 	mul.w	r3, r2, r3
 8002308:	461a      	mov	r2, r3
 800230a:	89fb      	ldrh	r3, [r7, #14]
 800230c:	4619      	mov	r1, r3
 800230e:	4610      	mov	r0, r2
 8002310:	f7ff ffb9 	bl	8002286 <LCD_FillColor>
	
}
 8002314:	bf00      	nop
 8002316:	3714      	adds	r7, #20
 8002318:	46bd      	mov	sp, r7
 800231a:	bd90      	pop	{r4, r7, pc}
 800231c:	20000150 	.word	0x20000150

08002320 <LCD_Clear_Color>:

void LCD_Clear_Color ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor){
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	4604      	mov	r4, r0
 8002328:	4608      	mov	r0, r1
 800232a:	4611      	mov	r1, r2
 800232c:	461a      	mov	r2, r3
 800232e:	4623      	mov	r3, r4
 8002330:	80fb      	strh	r3, [r7, #6]
 8002332:	4603      	mov	r3, r0
 8002334:	80bb      	strh	r3, [r7, #4]
 8002336:	460b      	mov	r3, r1
 8002338:	807b      	strh	r3, [r7, #2]
 800233a:	4613      	mov	r3, r2
 800233c:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 800233e:	883b      	ldrh	r3, [r7, #0]
 8002340:	887a      	ldrh	r2, [r7, #2]
 8002342:	88b9      	ldrh	r1, [r7, #4]
 8002344:	88f8      	ldrh	r0, [r7, #6]
 8002346:	f7ff ff45 	bl	80021d4 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );
 800234a:	887b      	ldrh	r3, [r7, #2]
 800234c:	883a      	ldrh	r2, [r7, #0]
 800234e:	fb02 f303 	mul.w	r3, r2, r3
 8002352:	461a      	mov	r2, r3
 8002354:	8b3b      	ldrh	r3, [r7, #24]
 8002356:	4619      	mov	r1, r3
 8002358:	4610      	mov	r0, r2
 800235a:	f7ff ff94 	bl	8002286 <LCD_FillColor>
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bd90      	pop	{r4, r7, pc}

08002366 <LCD_Read_PixelData>:

uint16_t LCD_Read_PixelData ( void )	
{	
 8002366:	b580      	push	{r7, lr}
 8002368:	b082      	sub	sp, #8
 800236a:	af00      	add	r7, sp, #0
	uint16_t usR=0, usG=0, usB=0 ;
 800236c:	2300      	movs	r3, #0
 800236e:	80fb      	strh	r3, [r7, #6]
 8002370:	2300      	movs	r3, #0
 8002372:	80bb      	strh	r3, [r7, #4]
 8002374:	2300      	movs	r3, #0
 8002376:	807b      	strh	r3, [r7, #2]

	
	LCD_Write_Cmd ( 0x2E ); 
 8002378:	202e      	movs	r0, #46	; 0x2e
 800237a:	f7ff fde7 	bl	8001f4c <LCD_Write_Cmd>
	
	usR = LCD_Read_Data (); 	/*FIRST READ OUT DUMMY DATA*/
 800237e:	f7ff fe03 	bl	8001f88 <LCD_Read_Data>
 8002382:	4603      	mov	r3, r0
 8002384:	80fb      	strh	r3, [r7, #6]
	
	usR = LCD_Read_Data ();  	/*READ OUT RED DATA  */
 8002386:	f7ff fdff 	bl	8001f88 <LCD_Read_Data>
 800238a:	4603      	mov	r3, r0
 800238c:	80fb      	strh	r3, [r7, #6]
	usB = LCD_Read_Data ();  	/*READ OUT BLUE DATA*/
 800238e:	f7ff fdfb 	bl	8001f88 <LCD_Read_Data>
 8002392:	4603      	mov	r3, r0
 8002394:	807b      	strh	r3, [r7, #2]
	usG = LCD_Read_Data ();  	/*READ OUT GREEN DATA*/	
 8002396:	f7ff fdf7 	bl	8001f88 <LCD_Read_Data>
 800239a:	4603      	mov	r3, r0
 800239c:	80bb      	strh	r3, [r7, #4]
	
  return ( ( ( usR >> 11 ) << 11 ) | ( ( usG >> 10 ) << 5 ) | ( usB >> 11 ) );
 800239e:	88fb      	ldrh	r3, [r7, #6]
 80023a0:	0adb      	lsrs	r3, r3, #11
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	02db      	lsls	r3, r3, #11
 80023a6:	b21a      	sxth	r2, r3
 80023a8:	88bb      	ldrh	r3, [r7, #4]
 80023aa:	0a9b      	lsrs	r3, r3, #10
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	015b      	lsls	r3, r3, #5
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	4313      	orrs	r3, r2
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	887b      	ldrh	r3, [r7, #2]
 80023b8:	0adb      	lsrs	r3, r3, #11
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	b21b      	sxth	r3, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	b21b      	sxth	r3, r3
 80023c2:	b29b      	uxth	r3, r3
	
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <LCD_GetPointPixel>:


uint16_t LCD_GetPointPixel ( uint16_t usCOLUMN, uint16_t usPAGE )
{ 
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	460a      	mov	r2, r1
 80023d6:	80fb      	strh	r3, [r7, #6]
 80023d8:	4613      	mov	r3, r2
 80023da:	80bb      	strh	r3, [r7, #4]
	uint16_t usPixelData;

	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1 );
 80023dc:	88b9      	ldrh	r1, [r7, #4]
 80023de:	88f8      	ldrh	r0, [r7, #6]
 80023e0:	2301      	movs	r3, #1
 80023e2:	2201      	movs	r2, #1
 80023e4:	f7ff fef6 	bl	80021d4 <LCD_OpenWindow>
	
	usPixelData = LCD_Read_PixelData ();
 80023e8:	f7ff ffbd 	bl	8002366 <LCD_Read_PixelData>
 80023ec:	4603      	mov	r3, r0
 80023ee:	81fb      	strh	r3, [r7, #14]
	
	return usPixelData;
 80023f0:	89fb      	ldrh	r3, [r7, #14]
	
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
	...

080023fc <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	80fb      	strh	r3, [r7, #6]
 8002406:	460b      	mov	r3, r1
 8002408:	80bb      	strh	r3, [r7, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	//Invert Color If Darkmode is Toggle
	uint16_t ft_color = darkmode_toggle?WHITE:BLACK;
 800240e:	4b27      	ldr	r3, [pc, #156]	; (80024ac <LCD_DrawChar+0xb0>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <LCD_DrawChar+0x20>
 8002416:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800241a:	e000      	b.n	800241e <LCD_DrawChar+0x22>
 800241c:	2300      	movs	r3, #0
 800241e:	827b      	strh	r3, [r7, #18]
	uint16_t bg_color = darkmode_toggle?BLACK:WHITE;
 8002420:	4b22      	ldr	r3, [pc, #136]	; (80024ac <LCD_DrawChar+0xb0>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <LCD_DrawChar+0x30>
 8002428:	2300      	movs	r3, #0
 800242a:	e001      	b.n	8002430 <LCD_DrawChar+0x34>
 800242c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002430:	823b      	strh	r3, [r7, #16]

	ucRelativePositon = cChar - ' ';
 8002432:	78fb      	ldrb	r3, [r7, #3]
 8002434:	3b20      	subs	r3, #32
 8002436:	73fb      	strb	r3, [r7, #15]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8002438:	88b9      	ldrh	r1, [r7, #4]
 800243a:	88f8      	ldrh	r0, [r7, #6]
 800243c:	2310      	movs	r3, #16
 800243e:	2208      	movs	r2, #8
 8002440:	f7ff fec8 	bl	80021d4 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8002444:	202c      	movs	r0, #44	; 0x2c
 8002446:	f7ff fd81 	bl	8001f4c <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800244a:	2300      	movs	r3, #0
 800244c:	75bb      	strb	r3, [r7, #22]
 800244e:	e024      	b.n	800249a <LCD_DrawChar+0x9e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8002450:	7bfa      	ldrb	r2, [r7, #15]
 8002452:	7dbb      	ldrb	r3, [r7, #22]
 8002454:	4916      	ldr	r1, [pc, #88]	; (80024b0 <LCD_DrawChar+0xb4>)
 8002456:	0112      	lsls	r2, r2, #4
 8002458:	440a      	add	r2, r1
 800245a:	4413      	add	r3, r2
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	75fb      	strb	r3, [r7, #23]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8002460:	2300      	movs	r3, #0
 8002462:	757b      	strb	r3, [r7, #21]
 8002464:	e013      	b.n	800248e <LCD_DrawChar+0x92>
		{
			if ( ucTemp & 0x01 )
 8002466:	7dfb      	ldrb	r3, [r7, #23]
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	2b00      	cmp	r3, #0
 800246e:	d004      	beq.n	800247a <LCD_DrawChar+0x7e>
				LCD_Write_Data ( ft_color );
 8002470:	8a7b      	ldrh	r3, [r7, #18]
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fd78 	bl	8001f68 <LCD_Write_Data>
 8002478:	e003      	b.n	8002482 <LCD_DrawChar+0x86>
			
			else
				LCD_Write_Data (  bg_color );
 800247a:	8a3b      	ldrh	r3, [r7, #16]
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff fd73 	bl	8001f68 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8002482:	7dfb      	ldrb	r3, [r7, #23]
 8002484:	085b      	lsrs	r3, r3, #1
 8002486:	75fb      	strb	r3, [r7, #23]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8002488:	7d7b      	ldrb	r3, [r7, #21]
 800248a:	3301      	adds	r3, #1
 800248c:	757b      	strb	r3, [r7, #21]
 800248e:	7d7b      	ldrb	r3, [r7, #21]
 8002490:	2b07      	cmp	r3, #7
 8002492:	d9e8      	bls.n	8002466 <LCD_DrawChar+0x6a>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002494:	7dbb      	ldrb	r3, [r7, #22]
 8002496:	3301      	adds	r3, #1
 8002498:	75bb      	strb	r3, [r7, #22]
 800249a:	7dbb      	ldrb	r3, [r7, #22]
 800249c:	2b0f      	cmp	r3, #15
 800249e:	d9d7      	bls.n	8002450 <LCD_DrawChar+0x54>
			
		}
		
	}
	
}
 80024a0:	bf00      	nop
 80024a2:	bf00      	nop
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000150 	.word	0x20000150
 80024b0:	0800cb6c 	.word	0x0800cb6c

080024b4 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	603a      	str	r2, [r7, #0]
 80024be:	80fb      	strh	r3, [r7, #6]
 80024c0:	460b      	mov	r3, r1
 80024c2:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80024c4:	e01c      	b.n	8002500 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	2be8      	cmp	r3, #232	; 0xe8
 80024ca:	d904      	bls.n	80024d6 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80024cc:	2300      	movs	r3, #0
 80024ce:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80024d0:	88bb      	ldrh	r3, [r7, #4]
 80024d2:	3310      	adds	r3, #16
 80024d4:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80024d6:	88bb      	ldrh	r3, [r7, #4]
 80024d8:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80024dc:	d903      	bls.n	80024e6 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80024de:	2300      	movs	r3, #0
 80024e0:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80024e2:	2300      	movs	r3, #0
 80024e4:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	781a      	ldrb	r2, [r3, #0]
 80024ea:	88b9      	ldrh	r1, [r7, #4]
 80024ec:	88fb      	ldrh	r3, [r7, #6]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ff84 	bl	80023fc <LCD_DrawChar>
		
		pStr ++;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	3301      	adds	r3, #1
 80024f8:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 80024fa:	88fb      	ldrh	r3, [r7, #6]
 80024fc:	3308      	adds	r3, #8
 80024fe:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1de      	bne.n	80024c6 <LCD_DrawString+0x12>
		
	}
	
}
 8002508:	bf00      	nop
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <LCD_DrawDot>:




void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor)	
{	
 8002512:	b580      	push	{r7, lr}
 8002514:	b082      	sub	sp, #8
 8002516:	af00      	add	r7, sp, #0
 8002518:	4603      	mov	r3, r0
 800251a:	80fb      	strh	r3, [r7, #6]
 800251c:	460b      	mov	r3, r1
 800251e:	80bb      	strh	r3, [r7, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	807b      	strh	r3, [r7, #2]
	if (( usCOLUMN < LCD_DispWindow_COLUMN ) && ( usPAGE < LCD_DispWindow_PAGE ))
 8002524:	88fb      	ldrh	r3, [r7, #6]
 8002526:	2bef      	cmp	r3, #239	; 0xef
 8002528:	d809      	bhi.n	800253e <LCD_DrawDot+0x2c>
 800252a:	88bb      	ldrh	r3, [r7, #4]
 800252c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002530:	d205      	bcs.n	800253e <LCD_DrawDot+0x2c>
	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1 );
 8002532:	88b9      	ldrh	r1, [r7, #4]
 8002534:	88f8      	ldrh	r0, [r7, #6]
 8002536:	2301      	movs	r3, #1
 8002538:	2201      	movs	r2, #1
 800253a:	f7ff fe4b 	bl	80021d4 <LCD_OpenWindow>
	LCD_FillColor (1, usColor);
 800253e:	887b      	ldrh	r3, [r7, #2]
 8002540:	4619      	mov	r1, r3
 8002542:	2001      	movs	r0, #1
 8002544:	f7ff fe9f 	bl	8002286 <LCD_FillColor>

}
 8002548:	bf00      	nop
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <LCD_DrawCircle>:

void LCD_DrawCircle ( uint16_t usC, uint16_t usP, uint16_t R, uint16_t usColor)
{	
 8002550:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002554:	b086      	sub	sp, #24
 8002556:	af00      	add	r7, sp, #0
 8002558:	4604      	mov	r4, r0
 800255a:	4608      	mov	r0, r1
 800255c:	4611      	mov	r1, r2
 800255e:	461a      	mov	r2, r3
 8002560:	4623      	mov	r3, r4
 8002562:	80fb      	strh	r3, [r7, #6]
 8002564:	4603      	mov	r3, r0
 8002566:	80bb      	strh	r3, [r7, #4]
 8002568:	460b      	mov	r3, r1
 800256a:	807b      	strh	r3, [r7, #2]
 800256c:	4613      	mov	r3, r2
 800256e:	803b      	strh	r3, [r7, #0]
	for (double i = 0; i < 2*3.14159265358979323846; i = i + 0.01){
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800257c:	e05a      	b.n	8002634 <LCD_DrawCircle+0xe4>
			int x = usC + R*cos(i);
 800257e:	88fb      	ldrh	r3, [r7, #6]
 8002580:	4618      	mov	r0, r3
 8002582:	f7fd ffab 	bl	80004dc <__aeabi_i2d>
 8002586:	4604      	mov	r4, r0
 8002588:	460d      	mov	r5, r1
 800258a:	887b      	ldrh	r3, [r7, #2]
 800258c:	4618      	mov	r0, r3
 800258e:	f7fd ffa5 	bl	80004dc <__aeabi_i2d>
 8002592:	4680      	mov	r8, r0
 8002594:	4689      	mov	r9, r1
 8002596:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800259a:	f009 f8db 	bl	800b754 <cos>
 800259e:	4602      	mov	r2, r0
 80025a0:	460b      	mov	r3, r1
 80025a2:	4640      	mov	r0, r8
 80025a4:	4649      	mov	r1, r9
 80025a6:	f7fe f803 	bl	80005b0 <__aeabi_dmul>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4620      	mov	r0, r4
 80025b0:	4629      	mov	r1, r5
 80025b2:	f7fd fe47 	bl	8000244 <__adddf3>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	4610      	mov	r0, r2
 80025bc:	4619      	mov	r1, r3
 80025be:	f7fe fa91 	bl	8000ae4 <__aeabi_d2iz>
 80025c2:	4603      	mov	r3, r0
 80025c4:	60fb      	str	r3, [r7, #12]
			int y = usP + R*sin(i);
 80025c6:	88bb      	ldrh	r3, [r7, #4]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fd ff87 	bl	80004dc <__aeabi_i2d>
 80025ce:	4604      	mov	r4, r0
 80025d0:	460d      	mov	r5, r1
 80025d2:	887b      	ldrh	r3, [r7, #2]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fd ff81 	bl	80004dc <__aeabi_i2d>
 80025da:	4680      	mov	r8, r0
 80025dc:	4689      	mov	r9, r1
 80025de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80025e2:	f009 f8fd 	bl	800b7e0 <sin>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4640      	mov	r0, r8
 80025ec:	4649      	mov	r1, r9
 80025ee:	f7fd ffdf 	bl	80005b0 <__aeabi_dmul>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4620      	mov	r0, r4
 80025f8:	4629      	mov	r1, r5
 80025fa:	f7fd fe23 	bl	8000244 <__adddf3>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4610      	mov	r0, r2
 8002604:	4619      	mov	r1, r3
 8002606:	f7fe fa6d 	bl	8000ae4 <__aeabi_d2iz>
 800260a:	4603      	mov	r3, r0
 800260c:	60bb      	str	r3, [r7, #8]
			LCD_DrawDot(x,y,usColor);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	b29b      	uxth	r3, r3
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	b291      	uxth	r1, r2
 8002616:	883a      	ldrh	r2, [r7, #0]
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ff7a 	bl	8002512 <LCD_DrawDot>
	for (double i = 0; i < 2*3.14159265358979323846; i = i + 0.01){
 800261e:	a30e      	add	r3, pc, #56	; (adr r3, 8002658 <LCD_DrawCircle+0x108>)
 8002620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002624:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002628:	f7fd fe0c 	bl	8000244 <__adddf3>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8002634:	a30a      	add	r3, pc, #40	; (adr r3, 8002660 <LCD_DrawCircle+0x110>)
 8002636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800263e:	f7fe fa29 	bl	8000a94 <__aeabi_dcmplt>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d19a      	bne.n	800257e <LCD_DrawCircle+0x2e>
		}
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002654:	f3af 8000 	nop.w
 8002658:	47ae147b 	.word	0x47ae147b
 800265c:	3f847ae1 	.word	0x3f847ae1
 8002660:	54442d18 	.word	0x54442d18
 8002664:	401921fb 	.word	0x401921fb

08002668 <LCD_DrawChar_Color>:

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8002668:	b590      	push	{r4, r7, lr}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	4604      	mov	r4, r0
 8002670:	4608      	mov	r0, r1
 8002672:	4611      	mov	r1, r2
 8002674:	461a      	mov	r2, r3
 8002676:	4623      	mov	r3, r4
 8002678:	80fb      	strh	r3, [r7, #6]
 800267a:	4603      	mov	r3, r0
 800267c:	80bb      	strh	r3, [r7, #4]
 800267e:	460b      	mov	r3, r1
 8002680:	70fb      	strb	r3, [r7, #3]
 8002682:	4613      	mov	r3, r2
 8002684:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 8002686:	78fb      	ldrb	r3, [r7, #3]
 8002688:	3b20      	subs	r3, #32
 800268a:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 800268c:	88b9      	ldrh	r1, [r7, #4]
 800268e:	88f8      	ldrh	r0, [r7, #6]
 8002690:	2310      	movs	r3, #16
 8002692:	2208      	movs	r2, #8
 8002694:	f7ff fd9e 	bl	80021d4 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8002698:	202c      	movs	r0, #44	; 0x2c
 800269a:	f7ff fc57 	bl	8001f4c <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800269e:	2300      	movs	r3, #0
 80026a0:	73bb      	strb	r3, [r7, #14]
 80026a2:	e024      	b.n	80026ee <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80026a4:	7b3a      	ldrb	r2, [r7, #12]
 80026a6:	7bbb      	ldrb	r3, [r7, #14]
 80026a8:	4915      	ldr	r1, [pc, #84]	; (8002700 <LCD_DrawChar_Color+0x98>)
 80026aa:	0112      	lsls	r2, r2, #4
 80026ac:	440a      	add	r2, r1
 80026ae:	4413      	add	r3, r2
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80026b4:	2300      	movs	r3, #0
 80026b6:	737b      	strb	r3, [r7, #13]
 80026b8:	e013      	b.n	80026e2 <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d004      	beq.n	80026ce <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 80026c4:	8c3b      	ldrh	r3, [r7, #32]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff fc4e 	bl	8001f68 <LCD_Write_Data>
 80026cc:	e003      	b.n	80026d6 <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 80026ce:	883b      	ldrh	r3, [r7, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff fc49 	bl	8001f68 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	085b      	lsrs	r3, r3, #1
 80026da:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80026dc:	7b7b      	ldrb	r3, [r7, #13]
 80026de:	3301      	adds	r3, #1
 80026e0:	737b      	strb	r3, [r7, #13]
 80026e2:	7b7b      	ldrb	r3, [r7, #13]
 80026e4:	2b07      	cmp	r3, #7
 80026e6:	d9e8      	bls.n	80026ba <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80026e8:	7bbb      	ldrb	r3, [r7, #14]
 80026ea:	3301      	adds	r3, #1
 80026ec:	73bb      	strb	r3, [r7, #14]
 80026ee:	7bbb      	ldrb	r3, [r7, #14]
 80026f0:	2b0f      	cmp	r3, #15
 80026f2:	d9d7      	bls.n	80026a4 <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 80026f4:	bf00      	nop
 80026f6:	bf00      	nop
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd90      	pop	{r4, r7, pc}
 80026fe:	bf00      	nop
 8002700:	0800cb6c 	.word	0x0800cb6c

08002704 <LCD_DrawCross>:

void LCD_DrawCross ( uint16_t usX, uint16_t usY )
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af02      	add	r7, sp, #8
 800270a:	4603      	mov	r3, r0
 800270c:	460a      	mov	r2, r1
 800270e:	80fb      	strh	r3, [r7, #6]
 8002710:	4613      	mov	r3, r2
 8002712:	80bb      	strh	r3, [r7, #4]
  LCD_Clear_Color ( usX - 10, usY, 20, 1, RED);
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	3b0a      	subs	r3, #10
 8002718:	b298      	uxth	r0, r3
 800271a:	88b9      	ldrh	r1, [r7, #4]
 800271c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	2301      	movs	r3, #1
 8002724:	2214      	movs	r2, #20
 8002726:	f7ff fdfb 	bl	8002320 <LCD_Clear_Color>
  LCD_Clear_Color ( usX, usY - 10, 1, 20, RED);
 800272a:	88bb      	ldrh	r3, [r7, #4]
 800272c:	3b0a      	subs	r3, #10
 800272e:	b299      	uxth	r1, r3
 8002730:	88f8      	ldrh	r0, [r7, #6]
 8002732:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002736:	9300      	str	r3, [sp, #0]
 8002738:	2314      	movs	r3, #20
 800273a:	2201      	movs	r2, #1
 800273c:	f7ff fdf0 	bl	8002320 <LCD_Clear_Color>
	
}
 8002740:	bf00      	nop
 8002742:	3708      	adds	r7, #8
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <LCD_DrawString_Color>:


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 8002748:	b590      	push	{r4, r7, lr}
 800274a:	b087      	sub	sp, #28
 800274c:	af02      	add	r7, sp, #8
 800274e:	60ba      	str	r2, [r7, #8]
 8002750:	461a      	mov	r2, r3
 8002752:	4603      	mov	r3, r0
 8002754:	81fb      	strh	r3, [r7, #14]
 8002756:	460b      	mov	r3, r1
 8002758:	81bb      	strh	r3, [r7, #12]
 800275a:	4613      	mov	r3, r2
 800275c:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800275e:	e01f      	b.n	80027a0 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8002760:	89fb      	ldrh	r3, [r7, #14]
 8002762:	2be8      	cmp	r3, #232	; 0xe8
 8002764:	d904      	bls.n	8002770 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002766:	2300      	movs	r3, #0
 8002768:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 800276a:	89bb      	ldrh	r3, [r7, #12]
 800276c:	3310      	adds	r3, #16
 800276e:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8002770:	89bb      	ldrh	r3, [r7, #12]
 8002772:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8002776:	d903      	bls.n	8002780 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8002778:	2300      	movs	r3, #0
 800277a:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 800277c:	2300      	movs	r3, #0
 800277e:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	781a      	ldrb	r2, [r3, #0]
 8002784:	88fc      	ldrh	r4, [r7, #6]
 8002786:	89b9      	ldrh	r1, [r7, #12]
 8002788:	89f8      	ldrh	r0, [r7, #14]
 800278a:	8c3b      	ldrh	r3, [r7, #32]
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	4623      	mov	r3, r4
 8002790:	f7ff ff6a 	bl	8002668 <LCD_DrawChar_Color>
		
		pStr ++;
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	3301      	adds	r3, #1
 8002798:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 800279a:	89fb      	ldrh	r3, [r7, #14]
 800279c:	3308      	adds	r3, #8
 800279e:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d1db      	bne.n	8002760 <LCD_DrawString_Color+0x18>
		
	}
	
}
 80027a8:	bf00      	nop
 80027aa:	bf00      	nop
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd90      	pop	{r4, r7, pc}
	...

080027b4 <LCD_GramScan>:


void LCD_GramScan ( uint8_t ucOption )
{	
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
	switch ( ucOption )
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	3b01      	subs	r3, #1
 80027c2:	2b03      	cmp	r3, #3
 80027c4:	f200 80a0 	bhi.w	8002908 <LCD_GramScan+0x154>
 80027c8:	a201      	add	r2, pc, #4	; (adr r2, 80027d0 <LCD_GramScan+0x1c>)
 80027ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ce:	bf00      	nop
 80027d0:	080027e1 	.word	0x080027e1
 80027d4:	0800282b 	.word	0x0800282b
 80027d8:	08002875 	.word	0x08002875
 80027dc:	080028bf 	.word	0x080028bf

//		____ x(240)      
//	 |  
//	 |	y(320)        
		  
			LCD_Write_Cmd ( 0x36 ); 
 80027e0:	2036      	movs	r0, #54	; 0x36
 80027e2:	f7ff fbb3 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0xC8 );   
 80027e6:	20c8      	movs	r0, #200	; 0xc8
 80027e8:	f7ff fbbe 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 80027ec:	202a      	movs	r0, #42	; 0x2a
 80027ee:	f7ff fbad 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* x start */	
 80027f2:	2000      	movs	r0, #0
 80027f4:	f7ff fbb8 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80027f8:	2000      	movs	r0, #0
 80027fa:	f7ff fbb5 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );  /* x end */	
 80027fe:	2000      	movs	r0, #0
 8002800:	f7ff fbb2 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );
 8002804:	20ef      	movs	r0, #239	; 0xef
 8002806:	f7ff fbaf 	bl	8001f68 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 800280a:	202b      	movs	r0, #43	; 0x2b
 800280c:	f7ff fb9e 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* y start */  
 8002810:	2000      	movs	r0, #0
 8002812:	f7ff fba9 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002816:	2000      	movs	r0, #0
 8002818:	f7ff fba6 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );	/* y end */   
 800281c:	2001      	movs	r0, #1
 800281e:	f7ff fba3 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );
 8002822:	203f      	movs	r0, #63	; 0x3f
 8002824:	f7ff fba0 	bl	8001f68 <LCD_Write_Data>
					
		  break;
 8002828:	e06e      	b.n	8002908 <LCD_GramScan+0x154>

//		|x(320)            
//		|
//		|___ y(240)
		  
			LCD_Write_Cmd ( 0x36 ); 
 800282a:	2036      	movs	r0, #54	; 0x36
 800282c:	f7ff fb8e 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x68 );	
 8002830:	2068      	movs	r0, #104	; 0x68
 8002832:	f7ff fb99 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8002836:	202a      	movs	r0, #42	; 0x2a
 8002838:	f7ff fb88 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 800283c:	2000      	movs	r0, #0
 800283e:	f7ff fb93 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002842:	2000      	movs	r0, #0
 8002844:	f7ff fb90 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8002848:	2001      	movs	r0, #1
 800284a:	f7ff fb8d 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 800284e:	203f      	movs	r0, #63	; 0x3f
 8002850:	f7ff fb8a 	bl	8001f68 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8002854:	202b      	movs	r0, #43	; 0x2b
 8002856:	f7ff fb79 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 800285a:	2000      	movs	r0, #0
 800285c:	f7ff fb84 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002860:	2000      	movs	r0, #0
 8002862:	f7ff fb81 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8002866:	2000      	movs	r0, #0
 8002868:	f7ff fb7e 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );		
 800286c:	20ef      	movs	r0, #239	; 0xef
 800286e:	f7ff fb7b 	bl	8001f68 <LCD_Write_Data>
		
		  break;
 8002872:	e049      	b.n	8002908 <LCD_GramScan+0x154>

//		           |x(320)   
//		           |           
//		y(240) ____|
		
			LCD_Write_Cmd ( 0x36 ); 
 8002874:	2036      	movs	r0, #54	; 0x36
 8002876:	f7ff fb69 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x28 );	
 800287a:	2028      	movs	r0, #40	; 0x28
 800287c:	f7ff fb74 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8002880:	202a      	movs	r0, #42	; 0x2a
 8002882:	f7ff fb63 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8002886:	2000      	movs	r0, #0
 8002888:	f7ff fb6e 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 800288c:	2000      	movs	r0, #0
 800288e:	f7ff fb6b 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8002892:	2001      	movs	r0, #1
 8002894:	f7ff fb68 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8002898:	203f      	movs	r0, #63	; 0x3f
 800289a:	f7ff fb65 	bl	8001f68 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 800289e:	202b      	movs	r0, #43	; 0x2b
 80028a0:	f7ff fb54 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80028a4:	2000      	movs	r0, #0
 80028a6:	f7ff fb5f 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80028aa:	2000      	movs	r0, #0
 80028ac:	f7ff fb5c 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80028b0:	2000      	movs	r0, #0
 80028b2:	f7ff fb59 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );			
 80028b6:	20ef      	movs	r0, #239	; 0xef
 80028b8:	f7ff fb56 	bl	8001f68 <LCD_Write_Data>
		  
		  break;
 80028bc:	e024      	b.n	8002908 <LCD_GramScan+0x154>

//		|y(320)              
//		|
//		|___ x(240)			
		  
			LCD_Write_Cmd ( 0x36 ); 
 80028be:	2036      	movs	r0, #54	; 0x36
 80028c0:	f7ff fb44 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x48 );	
 80028c4:	2048      	movs	r0, #72	; 0x48
 80028c6:	f7ff fb4f 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 80028ca:	202a      	movs	r0, #42	; 0x2a
 80028cc:	f7ff fb3e 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80028d0:	2000      	movs	r0, #0
 80028d2:	f7ff fb49 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80028d6:	2000      	movs	r0, #0
 80028d8:	f7ff fb46 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80028dc:	2000      	movs	r0, #0
 80028de:	f7ff fb43 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );	
 80028e2:	20ef      	movs	r0, #239	; 0xef
 80028e4:	f7ff fb40 	bl	8001f68 <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 80028e8:	202b      	movs	r0, #43	; 0x2b
 80028ea:	f7ff fb2f 	bl	8001f4c <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 80028ee:	2000      	movs	r0, #0
 80028f0:	f7ff fb3a 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7ff fb37 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 80028fa:	2001      	movs	r0, #1
 80028fc:	f7ff fb34 	bl	8001f68 <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );		
 8002900:	203f      	movs	r0, #63	; 0x3f
 8002902:	f7ff fb31 	bl	8001f68 <LCD_Write_Data>
		
	    break;
 8002906:	bf00      	nop
		
	}
	
	
	/* write gram start */
	LCD_Write_Cmd ( 0x2C );
 8002908:	202c      	movs	r0, #44	; 0x2c
 800290a:	f7ff fb1f 	bl	8001f4c <LCD_Write_Cmd>
	
	
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop

08002918 <LCD_Darkmode_Toggle>:

void LCD_Darkmode_Toggle(){
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
	extern unsigned char *petStats;
	extern int sec;
	if (!darkmode_toggle) {
 800291c:	4b13      	ldr	r3, [pc, #76]	; (800296c <LCD_Darkmode_Toggle+0x54>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d119      	bne.n	8002958 <LCD_Darkmode_Toggle+0x40>
		darkmode_toggle = 1;
 8002924:	4b11      	ldr	r3, [pc, #68]	; (800296c <LCD_Darkmode_Toggle+0x54>)
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]
		if (sec % 2 == 0){
 800292a:	4b11      	ldr	r3, [pc, #68]	; (8002970 <LCD_Darkmode_Toggle+0x58>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d103      	bne.n	800293e <LCD_Darkmode_Toggle+0x26>
			petStats = sleep1;
 8002936:	4b0f      	ldr	r3, [pc, #60]	; (8002974 <LCD_Darkmode_Toggle+0x5c>)
 8002938:	4a0f      	ldr	r2, [pc, #60]	; (8002978 <LCD_Darkmode_Toggle+0x60>)
 800293a:	601a      	str	r2, [r3, #0]
	}
	else {
		darkmode_toggle = 0;
		petStats = normal;
	}
}
 800293c:	e012      	b.n	8002964 <LCD_Darkmode_Toggle+0x4c>
		else if (sec % 2 == 1){
 800293e:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <LCD_Darkmode_Toggle+0x58>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2b00      	cmp	r3, #0
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	bfb8      	it	lt
 800294a:	425b      	neglt	r3, r3
 800294c:	2b01      	cmp	r3, #1
 800294e:	d109      	bne.n	8002964 <LCD_Darkmode_Toggle+0x4c>
			petStats = sleep2;
 8002950:	4b08      	ldr	r3, [pc, #32]	; (8002974 <LCD_Darkmode_Toggle+0x5c>)
 8002952:	4a0a      	ldr	r2, [pc, #40]	; (800297c <LCD_Darkmode_Toggle+0x64>)
 8002954:	601a      	str	r2, [r3, #0]
}
 8002956:	e005      	b.n	8002964 <LCD_Darkmode_Toggle+0x4c>
		darkmode_toggle = 0;
 8002958:	4b04      	ldr	r3, [pc, #16]	; (800296c <LCD_Darkmode_Toggle+0x54>)
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
		petStats = normal;
 800295e:	4b05      	ldr	r3, [pc, #20]	; (8002974 <LCD_Darkmode_Toggle+0x5c>)
 8002960:	4a07      	ldr	r2, [pc, #28]	; (8002980 <LCD_Darkmode_Toggle+0x68>)
 8002962:	601a      	str	r2, [r3, #0]
}
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	20000150 	.word	0x20000150
 8002970:	20000388 	.word	0x20000388
 8002974:	2000000c 	.word	0x2000000c
 8002978:	08037600 	.word	0x08037600
 800297c:	0803e688 	.word	0x0803e688
 8002980:	08030578 	.word	0x08030578

08002984 <LCD_DrawPicture>:

void LCD_DrawPicture(uint16_t StartX, uint16_t StartY,unsigned char *pic) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	603a      	str	r2, [r7, #0]
 800298e:	80fb      	strh	r3, [r7, #6]
 8002990:	460b      	mov	r3, r1
 8002992:	80bb      	strh	r3, [r7, #4]
		uint32_t i = 8, len;
 8002994:	2308      	movs	r3, #8
 8002996:	617b      	str	r3, [r7, #20]
		uint16_t temp, x, y;

		x = ((uint16_t) (pic[2] << 8) + pic[3]) - 1;	  	//get width
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	3302      	adds	r3, #2
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	b29b      	uxth	r3, r3
 80029a0:	021b      	lsls	r3, r3, #8
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	3303      	adds	r3, #3
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	4413      	add	r3, r2
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	3b01      	subs	r3, #1
 80029b2:	827b      	strh	r3, [r7, #18]
		y = ((uint16_t) (pic[4] << 8) + pic[5]) - 1;	  	//get height
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	3304      	adds	r3, #4
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	021b      	lsls	r3, r3, #8
 80029be:	b29a      	uxth	r2, r3
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	3305      	adds	r3, #5
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	4413      	add	r3, r2
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	3b01      	subs	r3, #1
 80029ce:	823b      	strh	r3, [r7, #16]

		LCD_OpenWindow ( StartX, StartY, 120,120);
 80029d0:	88b9      	ldrh	r1, [r7, #4]
 80029d2:	88f8      	ldrh	r0, [r7, #6]
 80029d4:	2378      	movs	r3, #120	; 0x78
 80029d6:	2278      	movs	r2, #120	; 0x78
 80029d8:	f7ff fbfc 	bl	80021d4 <LCD_OpenWindow>
		//LCD_FillColor ( StartX*StartY ,0x01010);
		LCD_Write_Cmd(CMD_SetPixel);					//fillcolor
 80029dc:	202c      	movs	r0, #44	; 0x2c
 80029de:	f7ff fab5 	bl	8001f4c <LCD_Write_Cmd>
		len = 2 * ((uint16_t) (pic[2] << 8) + pic[3])
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	3302      	adds	r3, #2
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	021b      	lsls	r3, r3, #8
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	461a      	mov	r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	3303      	adds	r3, #3
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	4413      	add	r3, r2
				* ((uint16_t) (pic[4] << 8) + pic[5]);   	//calculate size
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	3204      	adds	r2, #4
 80029fc:	7812      	ldrb	r2, [r2, #0]
 80029fe:	b292      	uxth	r2, r2
 8002a00:	0212      	lsls	r2, r2, #8
 8002a02:	b292      	uxth	r2, r2
 8002a04:	4611      	mov	r1, r2
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	3205      	adds	r2, #5
 8002a0a:	7812      	ldrb	r2, [r2, #0]
 8002a0c:	440a      	add	r2, r1
 8002a0e:	fb02 f303 	mul.w	r3, r2, r3
 8002a12:	005b      	lsls	r3, r3, #1
		len = 2 * ((uint16_t) (pic[2] << 8) + pic[3])
 8002a14:	60fb      	str	r3, [r7, #12]

		while (i < (len + 8)) {							 	//start from the 9th
 8002a16:	e015      	b.n	8002a44 <LCD_DrawPicture+0xc0>
			temp = (uint16_t) (pic[i] << 8) | pic[i + 1];	//2bits once
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	b29b      	uxth	r3, r3
 8002a22:	021b      	lsls	r3, r3, #8
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	6839      	ldr	r1, [r7, #0]
 8002a2c:	440b      	add	r3, r1
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	4313      	orrs	r3, r2
 8002a34:	817b      	strh	r3, [r7, #10]
			LCD_Write_Data(temp);
 8002a36:	897b      	ldrh	r3, [r7, #10]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff fa95 	bl	8001f68 <LCD_Write_Data>
			i = i + 2;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	3302      	adds	r3, #2
 8002a42:	617b      	str	r3, [r7, #20]
		while (i < (len + 8)) {							 	//start from the 9th
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3308      	adds	r3, #8
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d3e4      	bcc.n	8002a18 <LCD_DrawPicture+0x94>
		}
}
 8002a4e:	bf00      	nop
 8002a50:	bf00      	nop
 8002a52:	3718      	adds	r7, #24
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a58:	b5b0      	push	{r4, r5, r7, lr}
 8002a5a:	b08c      	sub	sp, #48	; 0x30
 8002a5c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a5e:	f004 fa35 	bl	8006ecc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a62:	f000 fb45 	bl	80030f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a66:	f000 fdd5 	bl	8003614 <MX_GPIO_Init>
  MX_FSMC_Init();
 8002a6a:	f000 feb7 	bl	80037dc <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8002a6e:	f000 fd6d 	bl	800354c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002a72:	f000 fc83 	bl	800337c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002a76:	f000 fccd 	bl	8003414 <MX_TIM3_Init>
  MX_TIM5_Init();
 8002a7a:	f000 fd19 	bl	80034b0 <MX_TIM5_Init>
  MX_TIM1_Init();
 8002a7e:	f000 fbd7 	bl	8003230 <MX_TIM1_Init>
  MX_ADC1_Init();
 8002a82:	f000 fb97 	bl	80031b4 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8002a86:	f000 fd93 	bl	80035b0 <MX_USART3_UART_Init>
  	 * XPT2046.c
  	 * LCD
  	 * ADC (Photoresistor)
  	 * ESP8266
  	 */
	RTC_Init(&hrtc);
 8002a8a:	48a0      	ldr	r0, [pc, #640]	; (8002d0c <main+0x2b4>)
 8002a8c:	f002 fd7a 	bl	8005584 <RTC_Init>
	macXPT2046_CS_DISABLE();
 8002a90:	2200      	movs	r2, #0
 8002a92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a96:	489e      	ldr	r0, [pc, #632]	; (8002d10 <main+0x2b8>)
 8002a98:	f005 fb1d 	bl	80080d6 <HAL_GPIO_WritePin>
	LCD_INIT();
 8002a9c:	f7ff fa0f 	bl	8001ebe <LCD_INIT>
	HAL_ADCEx_Calibration_Start(&hadc1);
 8002aa0:	489c      	ldr	r0, [pc, #624]	; (8002d14 <main+0x2bc>)
 8002aa2:	f004 febb 	bl	800781c <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start(&hadc1);
 8002aa6:	489b      	ldr	r0, [pc, #620]	; (8002d14 <main+0x2bc>)
 8002aa8:	f004 fb80 	bl	80071ac <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8002aac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ab0:	4898      	ldr	r0, [pc, #608]	; (8002d14 <main+0x2bc>)
 8002ab2:	f004 fc29 	bl	8007308 <HAL_ADC_PollForConversion>
	uint32_t value = HAL_ADC_GetValue(&hadc1);
 8002ab6:	4897      	ldr	r0, [pc, #604]	; (8002d14 <main+0x2bc>)
 8002ab8:	f004 fd20 	bl	80074fc <HAL_ADC_GetValue>
 8002abc:	61b8      	str	r0, [r7, #24]
	DEBUG_USART_Config();
 8002abe:	f7fe fe89 	bl	80017d4 <DEBUG_USART_Config>
	extern uint8_t esp8266_get_time_flag;
	esp8266_get_time_flag = 0;
 8002ac2:	4b95      	ldr	r3, [pc, #596]	; (8002d18 <main+0x2c0>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
	Ringbuf_init();
 8002ac8:	f002 fb92 	bl	80051f0 <Ringbuf_init>
	RTC_Get();
 8002acc:	f002 fe3a 	bl	8005744 <RTC_Get>
	get_TimeStamp(&real_time);
 8002ad0:	4892      	ldr	r0, [pc, #584]	; (8002d1c <main+0x2c4>)
 8002ad2:	f002 ffd5 	bl	8005a80 <get_TimeStamp>
	sec = real_time.rsec;
 8002ad6:	4b91      	ldr	r3, [pc, #580]	; (8002d1c <main+0x2c4>)
 8002ad8:	799b      	ldrb	r3, [r3, #6]
 8002ada:	461a      	mov	r2, r3
 8002adc:	4b90      	ldr	r3, [pc, #576]	; (8002d20 <main+0x2c8>)
 8002ade:	601a      	str	r2, [r3, #0]
	//Flow control of UI
	uint8_t mode = 0; //Current Mode: Mode 0 = Home, Mode 1 = Drink Water, Mode 3 = Pet
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	77fb      	strb	r3, [r7, #31]
	uint8_t mode_new = 0; //To Determine Whether A Mode is Updated
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	74fb      	strb	r3, [r7, #19]
	uint8_t render_done=0;//Set To 1 Whenever Screen Need to Update
 8002ae8:	2300      	movs	r3, #0
 8002aea:	74bb      	strb	r3, [r7, #18]
	uint8_t pet_update=0; //Set To 1 Whenever Pet Image Need to Update
 8002aec:	2300      	movs	r3, #0
 8002aee:	77bb      	strb	r3, [r7, #30]


	//Calibration of TouchPad
	while( ! XPT2046_Touch_Calibrate () );
 8002af0:	bf00      	nop
 8002af2:	f003 ff17 	bl	8006924 <XPT2046_Touch_Calibrate>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d0fa      	beq.n	8002af2 <main+0x9a>
	alarm_update_next();
 8002afc:	f7fe fde2 	bl	80016c4 <alarm_update_next>
	alarm_update_last();
 8002b00:	f7fe fe1e 	bl	8001740 <alarm_update_last>
	exertimer = RTC_raw();
 8002b04:	f002 ffa6 	bl	8005a54 <RTC_raw>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	4a86      	ldr	r2, [pc, #536]	; (8002d24 <main+0x2cc>)
 8002b0c:	6013      	str	r3, [r2, #0]
	DHT11_ReadData(&DHT11_data);
 8002b0e:	4886      	ldr	r0, [pc, #536]	; (8002d28 <main+0x2d0>)
 8002b10:	f7fe ffe7 	bl	8001ae2 <DHT11_ReadData>
	/*
	 * Scheduling Event
	 * Tim3: Water Alarm
	 * Tim5: Update Temperature/ Weather Data
	 */
	TIMER_INIT();
 8002b14:	f003 fb2e 	bl	8006174 <TIMER_INIT>
	timer_min(1);
 8002b18:	2001      	movs	r0, #1
 8002b1a:	f003 fb75 	bl	8006208 <timer_min>
  /* USER CODE BEGIN WHILE */

	
  while (1)
  {
	  XPT2046_Get_TouchedPoint(&Coordinate,
 8002b1e:	4983      	ldr	r1, [pc, #524]	; (8002d2c <main+0x2d4>)
 8002b20:	4883      	ldr	r0, [pc, #524]	; (8002d30 <main+0x2d8>)
 8002b22:	f004 f917 	bl	8006d54 <XPT2046_Get_TouchedPoint>
	  			&strXPT2046_TouchPara);
	  HAL_ADC_Start(&hadc1);
 8002b26:	487b      	ldr	r0, [pc, #492]	; (8002d14 <main+0x2bc>)
 8002b28:	f004 fb40 	bl	80071ac <HAL_ADC_Start>
	  value = HAL_ADC_GetValue(&hadc1);
 8002b2c:	4879      	ldr	r0, [pc, #484]	; (8002d14 <main+0x2bc>)
 8002b2e:	f004 fce5 	bl	80074fc <HAL_ADC_GetValue>
 8002b32:	61b8      	str	r0, [r7, #24]
	  //!!Only For UI that is changing every moment, Just For Testing, Need Refactoring Later
	  if(mode==0) {
 8002b34:	7ffb      	ldrb	r3, [r7, #31]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d114      	bne.n	8002b64 <main+0x10c>
		  RTC_Get();
 8002b3a:	f002 fe03 	bl	8005744 <RTC_Get>
		  UI_Home_Display_Date(real_time.ryear, real_time.rmon, real_time.rday);
 8002b3e:	4b77      	ldr	r3, [pc, #476]	; (8002d1c <main+0x2c4>)
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	4a76      	ldr	r2, [pc, #472]	; (8002d1c <main+0x2c4>)
 8002b44:	7891      	ldrb	r1, [r2, #2]
 8002b46:	4a75      	ldr	r2, [pc, #468]	; (8002d1c <main+0x2c4>)
 8002b48:	78d2      	ldrb	r2, [r2, #3]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7fe fade 	bl	800110c <UI_Home_Display_Date>
		  UI_Home_Display_Time(real_time.rhour, real_time.rmin, real_time.rsec);
 8002b50:	4b72      	ldr	r3, [pc, #456]	; (8002d1c <main+0x2c4>)
 8002b52:	791b      	ldrb	r3, [r3, #4]
 8002b54:	4a71      	ldr	r2, [pc, #452]	; (8002d1c <main+0x2c4>)
 8002b56:	7951      	ldrb	r1, [r2, #5]
 8002b58:	4a70      	ldr	r2, [pc, #448]	; (8002d1c <main+0x2c4>)
 8002b5a:	7992      	ldrb	r2, [r2, #6]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fe fb11 	bl	8001184 <UI_Home_Display_Time>
 8002b62:	e00c      	b.n	8002b7e <main+0x126>
	  }
	  else if (mode == 3){
 8002b64:	7ffb      	ldrb	r3, [r7, #31]
 8002b66:	2b03      	cmp	r3, #3
 8002b68:	d104      	bne.n	8002b74 <main+0x11c>
		  RTC_Get();
 8002b6a:	f002 fdeb 	bl	8005744 <RTC_Get>
		  UI_Stats_Update();
 8002b6e:	f7fe fbdd 	bl	800132c <UI_Stats_Update>
 8002b72:	e004      	b.n	8002b7e <main+0x126>
	  }
	  else if (mode == 6){
 8002b74:	7ffb      	ldrb	r3, [r7, #31]
 8002b76:	2b06      	cmp	r3, #6
 8002b78:	d101      	bne.n	8002b7e <main+0x126>
	  		  UI_Set_Update();
 8002b7a:	f7fe fd29 	bl	80015d0 <UI_Set_Update>
	  	  }
	  get_TimeStamp(&real_time);
 8002b7e:	4867      	ldr	r0, [pc, #412]	; (8002d1c <main+0x2c4>)
 8002b80:	f002 ff7e 	bl	8005a80 <get_TimeStamp>
		sec = real_time.rsec;
 8002b84:	4b65      	ldr	r3, [pc, #404]	; (8002d1c <main+0x2c4>)
 8002b86:	799b      	ldrb	r3, [r3, #6]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b65      	ldr	r3, [pc, #404]	; (8002d20 <main+0x2c8>)
 8002b8c:	601a      	str	r2, [r3, #0]
	  if (petStats != sleep1 && petStats != sleep2 && mode==0 && next > RTC_raw()){
 8002b8e:	4b69      	ldr	r3, [pc, #420]	; (8002d34 <main+0x2dc>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a69      	ldr	r2, [pc, #420]	; (8002d38 <main+0x2e0>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d03d      	beq.n	8002c14 <main+0x1bc>
 8002b98:	4b66      	ldr	r3, [pc, #408]	; (8002d34 <main+0x2dc>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a67      	ldr	r2, [pc, #412]	; (8002d3c <main+0x2e4>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d038      	beq.n	8002c14 <main+0x1bc>
 8002ba2:	7ffb      	ldrb	r3, [r7, #31]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d135      	bne.n	8002c14 <main+0x1bc>
 8002ba8:	f002 ff54 	bl	8005a54 <RTC_raw>
 8002bac:	4602      	mov	r2, r0
 8002bae:	4b64      	ldr	r3, [pc, #400]	; (8002d40 <main+0x2e8>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d22e      	bcs.n	8002c14 <main+0x1bc>
		  if (DHT11_data.temp_int > 27){
 8002bb6:	4b5c      	ldr	r3, [pc, #368]	; (8002d28 <main+0x2d0>)
 8002bb8:	789b      	ldrb	r3, [r3, #2]
 8002bba:	2b1b      	cmp	r3, #27
 8002bbc:	d910      	bls.n	8002be0 <main+0x188>
			  if (real_time.rsec % 2 == 0){
 8002bbe:	4b57      	ldr	r3, [pc, #348]	; (8002d1c <main+0x2c4>)
 8002bc0:	799b      	ldrb	r3, [r3, #6]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d103      	bne.n	8002bd4 <main+0x17c>
				  petStats = hot1;
 8002bcc:	4b59      	ldr	r3, [pc, #356]	; (8002d34 <main+0x2dc>)
 8002bce:	4a5d      	ldr	r2, [pc, #372]	; (8002d44 <main+0x2ec>)
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	e002      	b.n	8002bda <main+0x182>
			  }
			  else {
				  petStats = hot2;
 8002bd4:	4b57      	ldr	r3, [pc, #348]	; (8002d34 <main+0x2dc>)
 8002bd6:	4a5c      	ldr	r2, [pc, #368]	; (8002d48 <main+0x2f0>)
 8002bd8:	601a      	str	r2, [r3, #0]
			  }
			  pet_update = 1;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	77bb      	strb	r3, [r7, #30]
 8002bde:	e019      	b.n	8002c14 <main+0x1bc>
		  }
		  else if (DHT11_data.temp_int < 24){
 8002be0:	4b51      	ldr	r3, [pc, #324]	; (8002d28 <main+0x2d0>)
 8002be2:	789b      	ldrb	r3, [r3, #2]
 8002be4:	2b17      	cmp	r3, #23
 8002be6:	d810      	bhi.n	8002c0a <main+0x1b2>
			  if (real_time.rsec % 2 == 0){
 8002be8:	4b4c      	ldr	r3, [pc, #304]	; (8002d1c <main+0x2c4>)
 8002bea:	799b      	ldrb	r3, [r3, #6]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d103      	bne.n	8002bfe <main+0x1a6>
				  petStats = cold1;
 8002bf6:	4b4f      	ldr	r3, [pc, #316]	; (8002d34 <main+0x2dc>)
 8002bf8:	4a54      	ldr	r2, [pc, #336]	; (8002d4c <main+0x2f4>)
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	e002      	b.n	8002c04 <main+0x1ac>
			  }
			  else {
				  petStats = cold2;
 8002bfe:	4b4d      	ldr	r3, [pc, #308]	; (8002d34 <main+0x2dc>)
 8002c00:	4a53      	ldr	r2, [pc, #332]	; (8002d50 <main+0x2f8>)
 8002c02:	601a      	str	r2, [r3, #0]
			  }
			  pet_update = 1;
 8002c04:	2301      	movs	r3, #1
 8002c06:	77bb      	strb	r3, [r7, #30]
 8002c08:	e004      	b.n	8002c14 <main+0x1bc>
		  }
		  else {
			  petStats = normal;
 8002c0a:	4b4a      	ldr	r3, [pc, #296]	; (8002d34 <main+0x2dc>)
 8002c0c:	4a51      	ldr	r2, [pc, #324]	; (8002d54 <main+0x2fc>)
 8002c0e:	601a      	str	r2, [r3, #0]
			  pet_update = 1;
 8002c10:	2301      	movs	r3, #1
 8002c12:	77bb      	strb	r3, [r7, #30]
		  }
	  }
	  do {
		  //Home Buttons
		  if(mode==0){
 8002c14:	7ffb      	ldrb	r3, [r7, #31]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f040 80dd 	bne.w	8002dd6 <main+0x37e>
			  if(Check_touchkey(&home_drink_water,&Coordinate)) {alarm_release(); mode_new = 1; break;}
 8002c1c:	4944      	ldr	r1, [pc, #272]	; (8002d30 <main+0x2d8>)
 8002c1e:	484e      	ldr	r0, [pc, #312]	; (8002d58 <main+0x300>)
 8002c20:	f7fe f92c 	bl	8000e7c <Check_touchkey>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d004      	beq.n	8002c34 <main+0x1dc>
 8002c2a:	f7fe fdb3 	bl	8001794 <alarm_release>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	74fb      	strb	r3, [r7, #19]
 8002c32:	e1b0      	b.n	8002f96 <main+0x53e>
			  if(Check_touchkey(&home_dark_mode,&Coordinate)) {mode_new = 2; break;}
 8002c34:	493e      	ldr	r1, [pc, #248]	; (8002d30 <main+0x2d8>)
 8002c36:	4849      	ldr	r0, [pc, #292]	; (8002d5c <main+0x304>)
 8002c38:	f7fe f920 	bl	8000e7c <Check_touchkey>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <main+0x1f0>
 8002c42:	2302      	movs	r3, #2
 8002c44:	74fb      	strb	r3, [r7, #19]
 8002c46:	e1a6      	b.n	8002f96 <main+0x53e>
			  if(value > 3000 && petStats != sleep1 && petStats != sleep2  && petStats != sleep_water){mode_new = 2; break;}
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d911      	bls.n	8002c76 <main+0x21e>
 8002c52:	4b38      	ldr	r3, [pc, #224]	; (8002d34 <main+0x2dc>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a38      	ldr	r2, [pc, #224]	; (8002d38 <main+0x2e0>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d00c      	beq.n	8002c76 <main+0x21e>
 8002c5c:	4b35      	ldr	r3, [pc, #212]	; (8002d34 <main+0x2dc>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a36      	ldr	r2, [pc, #216]	; (8002d3c <main+0x2e4>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d007      	beq.n	8002c76 <main+0x21e>
 8002c66:	4b33      	ldr	r3, [pc, #204]	; (8002d34 <main+0x2dc>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a3d      	ldr	r2, [pc, #244]	; (8002d60 <main+0x308>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d002      	beq.n	8002c76 <main+0x21e>
 8002c70:	2302      	movs	r3, #2
 8002c72:	74fb      	strb	r3, [r7, #19]
 8002c74:	e18f      	b.n	8002f96 <main+0x53e>
			  if(value < 3000 && (petStats == sleep1 || petStats == sleep2  || petStats == sleep_water)){mode_new = 2; break;}
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d811      	bhi.n	8002ca4 <main+0x24c>
 8002c80:	4b2c      	ldr	r3, [pc, #176]	; (8002d34 <main+0x2dc>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a2c      	ldr	r2, [pc, #176]	; (8002d38 <main+0x2e0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d009      	beq.n	8002c9e <main+0x246>
 8002c8a:	4b2a      	ldr	r3, [pc, #168]	; (8002d34 <main+0x2dc>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a2b      	ldr	r2, [pc, #172]	; (8002d3c <main+0x2e4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d004      	beq.n	8002c9e <main+0x246>
 8002c94:	4b27      	ldr	r3, [pc, #156]	; (8002d34 <main+0x2dc>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a31      	ldr	r2, [pc, #196]	; (8002d60 <main+0x308>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d102      	bne.n	8002ca4 <main+0x24c>
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	74fb      	strb	r3, [r7, #19]
 8002ca2:	e178      	b.n	8002f96 <main+0x53e>
			  if(Check_touchkey(&home_pet,&Coordinate)) {pet_update = 1;	if (petStats != sleep1 && petStats != sleep2  && petStats != sleep_water) {petStats = happy1;}; break;}
 8002ca4:	4922      	ldr	r1, [pc, #136]	; (8002d30 <main+0x2d8>)
 8002ca6:	482f      	ldr	r0, [pc, #188]	; (8002d64 <main+0x30c>)
 8002ca8:	f7fe f8e8 	bl	8000e7c <Check_touchkey>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d017      	beq.n	8002ce2 <main+0x28a>
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	77bb      	strb	r3, [r7, #30]
 8002cb6:	4b1f      	ldr	r3, [pc, #124]	; (8002d34 <main+0x2dc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1f      	ldr	r2, [pc, #124]	; (8002d38 <main+0x2e0>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	f000 8169 	beq.w	8002f94 <main+0x53c>
 8002cc2:	4b1c      	ldr	r3, [pc, #112]	; (8002d34 <main+0x2dc>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a1d      	ldr	r2, [pc, #116]	; (8002d3c <main+0x2e4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	f000 8163 	beq.w	8002f94 <main+0x53c>
 8002cce:	4b19      	ldr	r3, [pc, #100]	; (8002d34 <main+0x2dc>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a23      	ldr	r2, [pc, #140]	; (8002d60 <main+0x308>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	f000 815d 	beq.w	8002f94 <main+0x53c>
 8002cda:	4b16      	ldr	r3, [pc, #88]	; (8002d34 <main+0x2dc>)
 8002cdc:	4a22      	ldr	r2, [pc, #136]	; (8002d68 <main+0x310>)
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	e158      	b.n	8002f94 <main+0x53c>
			  if(Check_touchkey(&home_stats,&Coordinate)) {mode_new = 3; break;}
 8002ce2:	4913      	ldr	r1, [pc, #76]	; (8002d30 <main+0x2d8>)
 8002ce4:	4821      	ldr	r0, [pc, #132]	; (8002d6c <main+0x314>)
 8002ce6:	f7fe f8c9 	bl	8000e7c <Check_touchkey>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <main+0x29e>
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	74fb      	strb	r3, [r7, #19]
 8002cf4:	e14f      	b.n	8002f96 <main+0x53e>
			  if(Check_touchkey(&home_config,&Coordinate)) {mode_new = 4; break;}
 8002cf6:	490e      	ldr	r1, [pc, #56]	; (8002d30 <main+0x2d8>)
 8002cf8:	481d      	ldr	r0, [pc, #116]	; (8002d70 <main+0x318>)
 8002cfa:	f7fe f8bf 	bl	8000e7c <Check_touchkey>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d037      	beq.n	8002d74 <main+0x31c>
 8002d04:	2304      	movs	r3, #4
 8002d06:	74fb      	strb	r3, [r7, #19]
 8002d08:	e145      	b.n	8002f96 <main+0x53e>
 8002d0a:	bf00      	nop
 8002d0c:	20000184 	.word	0x20000184
 8002d10:	40011400 	.word	0x40011400
 8002d14:	20000154 	.word	0x20000154
 8002d18:	20000000 	.word	0x20000000
 8002d1c:	20000368 	.word	0x20000368
 8002d20:	20000388 	.word	0x20000388
 8002d24:	20000384 	.word	0x20000384
 8002d28:	2000035c 	.word	0x2000035c
 8002d2c:	20000018 	.word	0x20000018
 8002d30:	20000364 	.word	0x20000364
 8002d34:	2000000c 	.word	0x2000000c
 8002d38:	08037600 	.word	0x08037600
 8002d3c:	0803e688 	.word	0x0803e688
 8002d40:	20000378 	.word	0x20000378
 8002d44:	08022468 	.word	0x08022468
 8002d48:	080294f0 	.word	0x080294f0
 8002d4c:	0800d2d0 	.word	0x0800d2d0
 8002d50:	08014358 	.word	0x08014358
 8002d54:	08030578 	.word	0x08030578
 8002d58:	0800d15c 	.word	0x0800d15c
 8002d5c:	0800d16c 	.word	0x0800d16c
 8002d60:	08045710 	.word	0x08045710
 8002d64:	0800d17c 	.word	0x0800d17c
 8002d68:	0801b3e0 	.word	0x0801b3e0
 8002d6c:	0800d18c 	.word	0x0800d18c
 8002d70:	0800d19c 	.word	0x0800d19c
			  if (Check_touchkey(&home_set, &Coordinate)) {
 8002d74:	4973      	ldr	r1, [pc, #460]	; (8002f44 <main+0x4ec>)
 8002d76:	4874      	ldr	r0, [pc, #464]	; (8002f48 <main+0x4f0>)
 8002d78:	f7fe f880 	bl	8000e7c <Check_touchkey>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d002      	beq.n	8002d88 <main+0x330>
			  					mode_new = 6;
 8002d82:	2306      	movs	r3, #6
 8002d84:	74fb      	strb	r3, [r7, #19]
			  					break;
 8002d86:	e106      	b.n	8002f96 <main+0x53e>
			  				}
			  if (petStats == sleep1 && sec %2 == 0){
 8002d88:	4b70      	ldr	r3, [pc, #448]	; (8002f4c <main+0x4f4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a70      	ldr	r2, [pc, #448]	; (8002f50 <main+0x4f8>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d10b      	bne.n	8002daa <main+0x352>
 8002d92:	4b70      	ldr	r3, [pc, #448]	; (8002f54 <main+0x4fc>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d105      	bne.n	8002daa <main+0x352>
			  		  		petStats = sleep2;
 8002d9e:	4b6b      	ldr	r3, [pc, #428]	; (8002f4c <main+0x4f4>)
 8002da0:	4a6d      	ldr	r2, [pc, #436]	; (8002f58 <main+0x500>)
 8002da2:	601a      	str	r2, [r3, #0]
			  		  		pet_update = 1;
 8002da4:	2301      	movs	r3, #1
 8002da6:	77bb      	strb	r3, [r7, #30]
 8002da8:	e0f5      	b.n	8002f96 <main+0x53e>
			  		  }
			  else if (petStats == sleep2 && sec %2 == 1){
 8002daa:	4b68      	ldr	r3, [pc, #416]	; (8002f4c <main+0x4f4>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a6a      	ldr	r2, [pc, #424]	; (8002f58 <main+0x500>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	f040 80f0 	bne.w	8002f96 <main+0x53e>
 8002db6:	4b67      	ldr	r3, [pc, #412]	; (8002f54 <main+0x4fc>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	bfb8      	it	lt
 8002dc2:	425b      	neglt	r3, r3
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	f040 80e6 	bne.w	8002f96 <main+0x53e>
			  		  		petStats = sleep1;
 8002dca:	4b60      	ldr	r3, [pc, #384]	; (8002f4c <main+0x4f4>)
 8002dcc:	4a60      	ldr	r2, [pc, #384]	; (8002f50 <main+0x4f8>)
 8002dce:	601a      	str	r2, [r3, #0]
			  		  		pet_update = 1;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	77bb      	strb	r3, [r7, #30]
 8002dd4:	e0df      	b.n	8002f96 <main+0x53e>
			  		  }
		  }
		  //Other Buttons In Other Screen
		  else if (mode==3){//Statistics
 8002dd6:	7ffb      	ldrb	r3, [r7, #31]
 8002dd8:	2b03      	cmp	r3, #3
 8002dda:	d10a      	bne.n	8002df2 <main+0x39a>
			  if(Check_touchkey(&stats_home,&Coordinate)) {mode_new = 0; break;}
 8002ddc:	4959      	ldr	r1, [pc, #356]	; (8002f44 <main+0x4ec>)
 8002dde:	485f      	ldr	r0, [pc, #380]	; (8002f5c <main+0x504>)
 8002de0:	f7fe f84c 	bl	8000e7c <Check_touchkey>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 80d5 	beq.w	8002f96 <main+0x53e>
 8002dec:	2300      	movs	r3, #0
 8002dee:	74fb      	strb	r3, [r7, #19]
 8002df0:	e0d1      	b.n	8002f96 <main+0x53e>
		  }else if (mode==4){//Configuration
 8002df2:	7ffb      	ldrb	r3, [r7, #31]
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d11a      	bne.n	8002e2e <main+0x3d6>
			  if(Check_touchkey(&config_home,&Coordinate)) {mode_new = 0; break;}
 8002df8:	4952      	ldr	r1, [pc, #328]	; (8002f44 <main+0x4ec>)
 8002dfa:	4859      	ldr	r0, [pc, #356]	; (8002f60 <main+0x508>)
 8002dfc:	f7fe f83e 	bl	8000e7c <Check_touchkey>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d002      	beq.n	8002e0c <main+0x3b4>
 8002e06:	2300      	movs	r3, #0
 8002e08:	74fb      	strb	r3, [r7, #19]
 8002e0a:	e0c4      	b.n	8002f96 <main+0x53e>
			  if(Check_touchkey(&config_set_time,&Coordinate)) {mode_new = 5; USART_READ_FLAG = 1; esp8266_get_time_flag = 0; break;}
 8002e0c:	494d      	ldr	r1, [pc, #308]	; (8002f44 <main+0x4ec>)
 8002e0e:	4855      	ldr	r0, [pc, #340]	; (8002f64 <main+0x50c>)
 8002e10:	f7fe f834 	bl	8000e7c <Check_touchkey>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 80bd 	beq.w	8002f96 <main+0x53e>
 8002e1c:	2305      	movs	r3, #5
 8002e1e:	74fb      	strb	r3, [r7, #19]
 8002e20:	4b51      	ldr	r3, [pc, #324]	; (8002f68 <main+0x510>)
 8002e22:	2201      	movs	r2, #1
 8002e24:	701a      	strb	r2, [r3, #0]
 8002e26:	4b51      	ldr	r3, [pc, #324]	; (8002f6c <main+0x514>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]
 8002e2c:	e0b3      	b.n	8002f96 <main+0x53e>
		  }else if (mode==5){
 8002e2e:	7ffb      	ldrb	r3, [r7, #31]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d110      	bne.n	8002e56 <main+0x3fe>
			  if(Check_touchkey(&time_set_back,&Coordinate)) {mode_new = 4; USART_READ_FLAG = 0; esp8266_get_time_flag = -1;break;}
 8002e34:	4943      	ldr	r1, [pc, #268]	; (8002f44 <main+0x4ec>)
 8002e36:	484e      	ldr	r0, [pc, #312]	; (8002f70 <main+0x518>)
 8002e38:	f7fe f820 	bl	8000e7c <Check_touchkey>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f000 80a9 	beq.w	8002f96 <main+0x53e>
 8002e44:	2304      	movs	r3, #4
 8002e46:	74fb      	strb	r3, [r7, #19]
 8002e48:	4b47      	ldr	r3, [pc, #284]	; (8002f68 <main+0x510>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	701a      	strb	r2, [r3, #0]
 8002e4e:	4b47      	ldr	r3, [pc, #284]	; (8002f6c <main+0x514>)
 8002e50:	22ff      	movs	r2, #255	; 0xff
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	e09f      	b.n	8002f96 <main+0x53e>
		  }
		  else if (mode==6){
 8002e56:	7ffb      	ldrb	r3, [r7, #31]
 8002e58:	2b06      	cmp	r3, #6
 8002e5a:	f040 809c 	bne.w	8002f96 <main+0x53e>
			  if (Check_touchkey(&stats_home, &Coordinate)) {
 8002e5e:	4939      	ldr	r1, [pc, #228]	; (8002f44 <main+0x4ec>)
 8002e60:	483e      	ldr	r0, [pc, #248]	; (8002f5c <main+0x504>)
 8002e62:	f7fe f80b 	bl	8000e7c <Check_touchkey>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <main+0x41a>
			  					mode_new = 0;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	74fb      	strb	r3, [r7, #19]
			  					break;
 8002e70:	e091      	b.n	8002f96 <main+0x53e>
			  				}
			  				if (Check_touchkey(&plus_hour, &Coordinate)) {
 8002e72:	4934      	ldr	r1, [pc, #208]	; (8002f44 <main+0x4ec>)
 8002e74:	483f      	ldr	r0, [pc, #252]	; (8002f74 <main+0x51c>)
 8002e76:	f7fe f801 	bl	8000e7c <Check_touchkey>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d009      	beq.n	8002e94 <main+0x43c>
			  					exertime += 3600;
 8002e80:	4b3d      	ldr	r3, [pc, #244]	; (8002f78 <main+0x520>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f503 6361 	add.w	r3, r3, #3600	; 0xe10
 8002e88:	4a3b      	ldr	r2, [pc, #236]	; (8002f78 <main+0x520>)
 8002e8a:	6013      	str	r3, [r2, #0]
			  					HAL_Delay(100);
 8002e8c:	2064      	movs	r0, #100	; 0x64
 8002e8e:	f004 f87f 	bl	8006f90 <HAL_Delay>
			  					break;
 8002e92:	e080      	b.n	8002f96 <main+0x53e>
			  				} else if (Check_touchkey(&minus_hour, &Coordinate)) {
 8002e94:	492b      	ldr	r1, [pc, #172]	; (8002f44 <main+0x4ec>)
 8002e96:	4839      	ldr	r0, [pc, #228]	; (8002f7c <main+0x524>)
 8002e98:	f7fd fff0 	bl	8000e7c <Check_touchkey>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d012      	beq.n	8002ec8 <main+0x470>
			  					if (exertime > 3600) {
 8002ea2:	4b35      	ldr	r3, [pc, #212]	; (8002f78 <main+0x520>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8002eaa:	d906      	bls.n	8002eba <main+0x462>
			  						exertime -= 3600;
 8002eac:	4b32      	ldr	r3, [pc, #200]	; (8002f78 <main+0x520>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8002eb4:	4a30      	ldr	r2, [pc, #192]	; (8002f78 <main+0x520>)
 8002eb6:	6013      	str	r3, [r2, #0]
 8002eb8:	e002      	b.n	8002ec0 <main+0x468>
			  					} else {
			  						exertime = 0;
 8002eba:	4b2f      	ldr	r3, [pc, #188]	; (8002f78 <main+0x520>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
			  					}
			  					HAL_Delay(100);
 8002ec0:	2064      	movs	r0, #100	; 0x64
 8002ec2:	f004 f865 	bl	8006f90 <HAL_Delay>
			  					break;
 8002ec6:	e066      	b.n	8002f96 <main+0x53e>
			  				} else if (Check_touchkey(&plus_min, &Coordinate)) {
 8002ec8:	491e      	ldr	r1, [pc, #120]	; (8002f44 <main+0x4ec>)
 8002eca:	482d      	ldr	r0, [pc, #180]	; (8002f80 <main+0x528>)
 8002ecc:	f7fd ffd6 	bl	8000e7c <Check_touchkey>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d008      	beq.n	8002ee8 <main+0x490>
			  					exertime += 60;
 8002ed6:	4b28      	ldr	r3, [pc, #160]	; (8002f78 <main+0x520>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	333c      	adds	r3, #60	; 0x3c
 8002edc:	4a26      	ldr	r2, [pc, #152]	; (8002f78 <main+0x520>)
 8002ede:	6013      	str	r3, [r2, #0]
			  					HAL_Delay(100);
 8002ee0:	2064      	movs	r0, #100	; 0x64
 8002ee2:	f004 f855 	bl	8006f90 <HAL_Delay>
			  					break;
 8002ee6:	e056      	b.n	8002f96 <main+0x53e>
			  				} else if (Check_touchkey(&minus_min, &Coordinate)) {
 8002ee8:	4916      	ldr	r1, [pc, #88]	; (8002f44 <main+0x4ec>)
 8002eea:	4826      	ldr	r0, [pc, #152]	; (8002f84 <main+0x52c>)
 8002eec:	f7fd ffc6 	bl	8000e7c <Check_touchkey>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d010      	beq.n	8002f18 <main+0x4c0>
			  					if (exertime > 60) {
 8002ef6:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <main+0x520>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2b3c      	cmp	r3, #60	; 0x3c
 8002efc:	d905      	bls.n	8002f0a <main+0x4b2>
			  						exertime -= 60;
 8002efe:	4b1e      	ldr	r3, [pc, #120]	; (8002f78 <main+0x520>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	3b3c      	subs	r3, #60	; 0x3c
 8002f04:	4a1c      	ldr	r2, [pc, #112]	; (8002f78 <main+0x520>)
 8002f06:	6013      	str	r3, [r2, #0]
 8002f08:	e002      	b.n	8002f10 <main+0x4b8>
			  					} else {
			  						exertime = 0;
 8002f0a:	4b1b      	ldr	r3, [pc, #108]	; (8002f78 <main+0x520>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
			  					}
			  					HAL_Delay(100);
 8002f10:	2064      	movs	r0, #100	; 0x64
 8002f12:	f004 f83d 	bl	8006f90 <HAL_Delay>
			  					break;
 8002f16:	e03e      	b.n	8002f96 <main+0x53e>
			  				} else if (Check_touchkey(&set_set, &Coordinate)) {
 8002f18:	490a      	ldr	r1, [pc, #40]	; (8002f44 <main+0x4ec>)
 8002f1a:	481b      	ldr	r0, [pc, #108]	; (8002f88 <main+0x530>)
 8002f1c:	f7fd ffae 	bl	8000e7c <Check_touchkey>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d037      	beq.n	8002f96 <main+0x53e>
			  					exertimer = RTC_raw() + exertime;
 8002f26:	f002 fd95 	bl	8005a54 <RTC_raw>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	4b12      	ldr	r3, [pc, #72]	; (8002f78 <main+0x520>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4413      	add	r3, r2
 8002f32:	4a16      	ldr	r2, [pc, #88]	; (8002f8c <main+0x534>)
 8002f34:	6013      	str	r3, [r2, #0]
			  					EXER_TIMER_SET_FLAG = 1;
 8002f36:	4b16      	ldr	r3, [pc, #88]	; (8002f90 <main+0x538>)
 8002f38:	2201      	movs	r2, #1
 8002f3a:	701a      	strb	r2, [r3, #0]
			  					HAL_Delay(100);
 8002f3c:	2064      	movs	r0, #100	; 0x64
 8002f3e:	f004 f827 	bl	8006f90 <HAL_Delay>
			  					break;
 8002f42:	e028      	b.n	8002f96 <main+0x53e>
 8002f44:	20000364 	.word	0x20000364
 8002f48:	0800d1ec 	.word	0x0800d1ec
 8002f4c:	2000000c 	.word	0x2000000c
 8002f50:	08037600 	.word	0x08037600
 8002f54:	20000388 	.word	0x20000388
 8002f58:	0803e688 	.word	0x0803e688
 8002f5c:	0800d1ac 	.word	0x0800d1ac
 8002f60:	0800d1cc 	.word	0x0800d1cc
 8002f64:	0800d1bc 	.word	0x0800d1bc
 8002f68:	2000038c 	.word	0x2000038c
 8002f6c:	20000000 	.word	0x20000000
 8002f70:	0800d1dc 	.word	0x0800d1dc
 8002f74:	0800d1fc 	.word	0x0800d1fc
 8002f78:	20000380 	.word	0x20000380
 8002f7c:	0800d21c 	.word	0x0800d21c
 8002f80:	0800d20c 	.word	0x0800d20c
 8002f84:	0800d22c 	.word	0x0800d22c
 8002f88:	0800d23c 	.word	0x0800d23c
 8002f8c:	20000384 	.word	0x20000384
 8002f90:	2000038e 	.word	0x2000038e
			  if(Check_touchkey(&home_pet,&Coordinate)) {pet_update = 1;	if (petStats != sleep1 && petStats != sleep2  && petStats != sleep_water) {petStats = happy1;}; break;}
 8002f94:	bf00      	nop


	  } while (0);

	  //Reset Coordinates
	  XPT2046_Reset_TouchPoint(&Coordinate);
 8002f96:	484b      	ldr	r0, [pc, #300]	; (80030c4 <main+0x66c>)
 8002f98:	f003 ff63 	bl	8006e62 <XPT2046_Reset_TouchPoint>

	  if(next<= RTC_raw()){ //Overriding Touchscreen Behaviour
 8002f9c:	f002 fd5a 	bl	8005a54 <RTC_raw>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	4b49      	ldr	r3, [pc, #292]	; (80030c8 <main+0x670>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d316      	bcc.n	8002fd8 <main+0x580>
		  if(mode != 1) {
 8002faa:	7ffb      	ldrb	r3, [r7, #31]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d013      	beq.n	8002fd8 <main+0x580>
			  if(!ALARM_TIMES_UP_RENDER_FLAG){
 8002fb0:	4b46      	ldr	r3, [pc, #280]	; (80030cc <main+0x674>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10d      	bne.n	8002fd4 <main+0x57c>
				  Beep_set(63999, 1124, 562);//2 Hz
 8002fb8:	f240 2232 	movw	r2, #562	; 0x232
 8002fbc:	f240 4164 	movw	r1, #1124	; 0x464
 8002fc0:	f64f 10ff 	movw	r0, #63999	; 0xf9ff
 8002fc4:	f7fe fc6e 	bl	80018a4 <Beep_set>
				  Beep_start();
 8002fc8:	f7fe fc58 	bl	800187c <Beep_start>
				  pet_update = 1;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	77bb      	strb	r3, [r7, #30]
				  mode_new = 0;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	74fb      	strb	r3, [r7, #19]
			  }
			  alarm_times_up();
 8002fd4:	f7fe fbc0 	bl	8001758 <alarm_times_up>
		  }
	  }

	  if(mode != mode_new){
 8002fd8:	7cfb      	ldrb	r3, [r7, #19]
 8002fda:	7ffa      	ldrb	r2, [r7, #31]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d003      	beq.n	8002fe8 <main+0x590>
		  mode = mode_new;
 8002fe0:	7cfb      	ldrb	r3, [r7, #19]
 8002fe2:	77fb      	strb	r3, [r7, #31]
		  render_done = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	74bb      	strb	r3, [r7, #18]
	  }

	  //Render Pet Image If Updated
	  if(pet_update){
 8002fe8:	7fbb      	ldrb	r3, [r7, #30]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d008      	beq.n	8003000 <main+0x5a8>
		  UI_Home_Display_Pet(60,70,petStats);
 8002fee:	4b38      	ldr	r3, [pc, #224]	; (80030d0 <main+0x678>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	2146      	movs	r1, #70	; 0x46
 8002ff6:	203c      	movs	r0, #60	; 0x3c
 8002ff8:	f7fe f8fe 	bl	80011f8 <UI_Home_Display_Pet>
		  pet_update = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	77bb      	strb	r3, [r7, #30]
	  }

	  //Flag Enables Every 30 Seconds
	  if(DHT11_SCHEDULE_FLAG){
 8003000:	4b34      	ldr	r3, [pc, #208]	; (80030d4 <main+0x67c>)
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00a      	beq.n	800301e <main+0x5c6>
		  DHT11_ReadData(&DHT11_data);
 8003008:	4833      	ldr	r0, [pc, #204]	; (80030d8 <main+0x680>)
 800300a:	f7fe fd6a 	bl	8001ae2 <DHT11_ReadData>
		  DHT11_SCHEDULE_FLAG = 0;
 800300e:	4b31      	ldr	r3, [pc, #196]	; (80030d4 <main+0x67c>)
 8003010:	2200      	movs	r2, #0
 8003012:	701a      	strb	r2, [r3, #0]
		  if(mode==0) UI_Home_Display_DHT11();
 8003014:	7ffb      	ldrb	r3, [r7, #31]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <main+0x5c6>
 800301a:	f7fe f8ff 	bl	800121c <UI_Home_Display_DHT11>
	  }



	  //Read Buffer when flag on
	  if(USART_READ_FLAG && mode==5){
 800301e:	4b2f      	ldr	r3, [pc, #188]	; (80030dc <main+0x684>)
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d044      	beq.n	80030b0 <main+0x658>
 8003026:	7ffb      	ldrb	r3, [r7, #31]
 8003028:	2b05      	cmp	r3, #5
 800302a:	d141      	bne.n	80030b0 <main+0x658>

		  esp8266_get_time(); //Do The Get Time Procedures
 800302c:	f7fe fef8 	bl	8001e20 <esp8266_get_time>

		  if (esp8266_get_time_flag == 9){// Reading Done
 8003030:	4b2b      	ldr	r3, [pc, #172]	; (80030e0 <main+0x688>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b09      	cmp	r3, #9
 8003036:	d13b      	bne.n	80030b0 <main+0x658>
			  char* t = USART_DATE_BUFFER;
 8003038:	4b2a      	ldr	r3, [pc, #168]	; (80030e4 <main+0x68c>)
 800303a:	617b      	str	r3, [r7, #20]
			  uint16_t dt[6];//yearmonth, day, hour, min, sec
			  sscanf(t, "%04d%02d%02d%02d%02d%02d", &dt[0], &dt[1],&dt[2],&dt[3],&dt[4],&dt[5]);
 800303c:	1d3b      	adds	r3, r7, #4
 800303e:	1c99      	adds	r1, r3, #2
 8003040:	1d3a      	adds	r2, r7, #4
 8003042:	1d3b      	adds	r3, r7, #4
 8003044:	330a      	adds	r3, #10
 8003046:	9303      	str	r3, [sp, #12]
 8003048:	1d3b      	adds	r3, r7, #4
 800304a:	3308      	adds	r3, #8
 800304c:	9302      	str	r3, [sp, #8]
 800304e:	1d3b      	adds	r3, r7, #4
 8003050:	3306      	adds	r3, #6
 8003052:	9301      	str	r3, [sp, #4]
 8003054:	1d3b      	adds	r3, r7, #4
 8003056:	3304      	adds	r3, #4
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	460b      	mov	r3, r1
 800305c:	4922      	ldr	r1, [pc, #136]	; (80030e8 <main+0x690>)
 800305e:	6978      	ldr	r0, [r7, #20]
 8003060:	f007 fd76 	bl	800ab50 <siscanf>


			  //Update RTC Success
			  if(RTC_Set(dt[0],dt[1],dt[2],dt[3],dt[4],dt[5])==0){
 8003064:	88b8      	ldrh	r0, [r7, #4]
 8003066:	88fb      	ldrh	r3, [r7, #6]
 8003068:	b259      	sxtb	r1, r3
 800306a:	893b      	ldrh	r3, [r7, #8]
 800306c:	b2dc      	uxtb	r4, r3
 800306e:	897b      	ldrh	r3, [r7, #10]
 8003070:	b2dd      	uxtb	r5, r3
 8003072:	89bb      	ldrh	r3, [r7, #12]
 8003074:	b2db      	uxtb	r3, r3
 8003076:	89fa      	ldrh	r2, [r7, #14]
 8003078:	b2d2      	uxtb	r2, r2
 800307a:	9201      	str	r2, [sp, #4]
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	462b      	mov	r3, r5
 8003080:	4622      	mov	r2, r4
 8003082:	f002 fab5 	bl	80055f0 <RTC_Set>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d111      	bne.n	80030b0 <main+0x658>

				  //Update Flag And UI
				  USART_READ_FLAG = 0;
 800308c:	4b13      	ldr	r3, [pc, #76]	; (80030dc <main+0x684>)
 800308e:	2200      	movs	r2, #0
 8003090:	701a      	strb	r2, [r3, #0]
				  LCD_Clear(0, 100, 250,150);
 8003092:	2396      	movs	r3, #150	; 0x96
 8003094:	22fa      	movs	r2, #250	; 0xfa
 8003096:	2164      	movs	r1, #100	; 0x64
 8003098:	2000      	movs	r0, #0
 800309a:	f7ff f913 	bl	80022c4 <LCD_Clear>
				  LCD_DrawString(30, 100, "Done...");
 800309e:	4a13      	ldr	r2, [pc, #76]	; (80030ec <main+0x694>)
 80030a0:	2164      	movs	r1, #100	; 0x64
 80030a2:	201e      	movs	r0, #30
 80030a4:	f7ff fa06 	bl	80024b4 <LCD_DrawString>
				  alarm_update_last();
 80030a8:	f7fe fb4a 	bl	8001740 <alarm_update_last>
				  alarm_update_next();
 80030ac:	f7fe fb0a 	bl	80016c4 <alarm_update_next>
		  }

	  }

	  //Render LCD If Enter New Mode
	  Render(&mode_new, &render_done,petStats);
 80030b0:	4b07      	ldr	r3, [pc, #28]	; (80030d0 <main+0x678>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	f107 0112 	add.w	r1, r7, #18
 80030b8:	f107 0313 	add.w	r3, r7, #19
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fd ff07 	bl	8000ed0 <Render>
	  XPT2046_Get_TouchedPoint(&Coordinate,
 80030c2:	e52c      	b.n	8002b1e <main+0xc6>
 80030c4:	20000364 	.word	0x20000364
 80030c8:	20000378 	.word	0x20000378
 80030cc:	2000038d 	.word	0x2000038d
 80030d0:	2000000c 	.word	0x2000000c
 80030d4:	20000010 	.word	0x20000010
 80030d8:	2000035c 	.word	0x2000035c
 80030dc:	2000038c 	.word	0x2000038c
 80030e0:	20000000 	.word	0x20000000
 80030e4:	20000390 	.word	0x20000390
 80030e8:	0800cac4 	.word	0x0800cac4
 80030ec:	0800cae0 	.word	0x0800cae0

080030f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b096      	sub	sp, #88	; 0x58
 80030f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80030fa:	2228      	movs	r2, #40	; 0x28
 80030fc:	2100      	movs	r1, #0
 80030fe:	4618      	mov	r0, r3
 8003100:	f007 fd1e 	bl	800ab40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003104:	f107 031c 	add.w	r3, r7, #28
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003114:	1d3b      	adds	r3, r7, #4
 8003116:	2200      	movs	r2, #0
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	605a      	str	r2, [r3, #4]
 800311c:	609a      	str	r2, [r3, #8]
 800311e:	60da      	str	r2, [r3, #12]
 8003120:	611a      	str	r2, [r3, #16]
 8003122:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8003124:	2305      	movs	r3, #5
 8003126:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003128:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800312c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800312e:	2300      	movs	r3, #0
 8003130:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003132:	2301      	movs	r3, #1
 8003134:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003136:	2301      	movs	r3, #1
 8003138:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800313a:	2302      	movs	r3, #2
 800313c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800313e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003142:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003144:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003148:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800314a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800314e:	4618      	mov	r0, r3
 8003150:	f005 f808 	bl	8008164 <HAL_RCC_OscConfig>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800315a:	f000 fba3 	bl	80038a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800315e:	230f      	movs	r3, #15
 8003160:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003162:	2302      	movs	r3, #2
 8003164:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003166:	2300      	movs	r3, #0
 8003168:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800316a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800316e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003170:	2300      	movs	r3, #0
 8003172:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003174:	f107 031c 	add.w	r3, r7, #28
 8003178:	2102      	movs	r1, #2
 800317a:	4618      	mov	r0, r3
 800317c:	f005 fa56 	bl	800862c <HAL_RCC_ClockConfig>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003186:	f000 fb8d 	bl	80038a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 800318a:	2303      	movs	r3, #3
 800318c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800318e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003192:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003194:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003198:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800319a:	1d3b      	adds	r3, r7, #4
 800319c:	4618      	mov	r0, r3
 800319e:	f005 fc01 	bl	80089a4 <HAL_RCCEx_PeriphCLKConfig>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80031a8:	f000 fb7c 	bl	80038a4 <Error_Handler>
  }
}
 80031ac:	bf00      	nop
 80031ae:	3758      	adds	r7, #88	; 0x58
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031ba:	1d3b      	adds	r3, r7, #4
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80031c4:	4b18      	ldr	r3, [pc, #96]	; (8003228 <MX_ADC1_Init+0x74>)
 80031c6:	4a19      	ldr	r2, [pc, #100]	; (800322c <MX_ADC1_Init+0x78>)
 80031c8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80031ca:	4b17      	ldr	r3, [pc, #92]	; (8003228 <MX_ADC1_Init+0x74>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80031d0:	4b15      	ldr	r3, [pc, #84]	; (8003228 <MX_ADC1_Init+0x74>)
 80031d2:	2201      	movs	r2, #1
 80031d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80031d6:	4b14      	ldr	r3, [pc, #80]	; (8003228 <MX_ADC1_Init+0x74>)
 80031d8:	2200      	movs	r2, #0
 80031da:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80031dc:	4b12      	ldr	r3, [pc, #72]	; (8003228 <MX_ADC1_Init+0x74>)
 80031de:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80031e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80031e4:	4b10      	ldr	r3, [pc, #64]	; (8003228 <MX_ADC1_Init+0x74>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80031ea:	4b0f      	ldr	r3, [pc, #60]	; (8003228 <MX_ADC1_Init+0x74>)
 80031ec:	2201      	movs	r2, #1
 80031ee:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80031f0:	480d      	ldr	r0, [pc, #52]	; (8003228 <MX_ADC1_Init+0x74>)
 80031f2:	f003 fef1 	bl	8006fd8 <HAL_ADC_Init>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80031fc:	f000 fb52 	bl	80038a4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003200:	230c      	movs	r3, #12
 8003202:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003204:	2301      	movs	r3, #1
 8003206:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8003208:	2305      	movs	r3, #5
 800320a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800320c:	1d3b      	adds	r3, r7, #4
 800320e:	4619      	mov	r1, r3
 8003210:	4805      	ldr	r0, [pc, #20]	; (8003228 <MX_ADC1_Init+0x74>)
 8003212:	f004 f97f 	bl	8007514 <HAL_ADC_ConfigChannel>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800321c:	f000 fb42 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003220:	bf00      	nop
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}
 8003228:	20000154 	.word	0x20000154
 800322c:	40012400 	.word	0x40012400

08003230 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b094      	sub	sp, #80	; 0x50
 8003234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003236:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	605a      	str	r2, [r3, #4]
 8003240:	609a      	str	r2, [r3, #8]
 8003242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003244:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003248:	2200      	movs	r2, #0
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800324e:	f107 031c 	add.w	r3, r7, #28
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	605a      	str	r2, [r3, #4]
 8003258:	609a      	str	r2, [r3, #8]
 800325a:	60da      	str	r2, [r3, #12]
 800325c:	611a      	str	r2, [r3, #16]
 800325e:	615a      	str	r2, [r3, #20]
 8003260:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003262:	463b      	mov	r3, r7
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
 8003270:	615a      	str	r2, [r3, #20]
 8003272:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003274:	4b3f      	ldr	r3, [pc, #252]	; (8003374 <MX_TIM1_Init+0x144>)
 8003276:	4a40      	ldr	r2, [pc, #256]	; (8003378 <MX_TIM1_Init+0x148>)
 8003278:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63999;
 800327a:	4b3e      	ldr	r3, [pc, #248]	; (8003374 <MX_TIM1_Init+0x144>)
 800327c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8003280:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003282:	4b3c      	ldr	r3, [pc, #240]	; (8003374 <MX_TIM1_Init+0x144>)
 8003284:	2200      	movs	r2, #0
 8003286:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1124;
 8003288:	4b3a      	ldr	r3, [pc, #232]	; (8003374 <MX_TIM1_Init+0x144>)
 800328a:	f240 4264 	movw	r2, #1124	; 0x464
 800328e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003290:	4b38      	ldr	r3, [pc, #224]	; (8003374 <MX_TIM1_Init+0x144>)
 8003292:	2200      	movs	r2, #0
 8003294:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003296:	4b37      	ldr	r3, [pc, #220]	; (8003374 <MX_TIM1_Init+0x144>)
 8003298:	2200      	movs	r2, #0
 800329a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800329c:	4b35      	ldr	r3, [pc, #212]	; (8003374 <MX_TIM1_Init+0x144>)
 800329e:	2200      	movs	r2, #0
 80032a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80032a2:	4834      	ldr	r0, [pc, #208]	; (8003374 <MX_TIM1_Init+0x144>)
 80032a4:	f005 fea8 	bl	8008ff8 <HAL_TIM_Base_Init>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80032ae:	f000 faf9 	bl	80038a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032b6:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80032b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032bc:	4619      	mov	r1, r3
 80032be:	482d      	ldr	r0, [pc, #180]	; (8003374 <MX_TIM1_Init+0x144>)
 80032c0:	f006 f9dc 	bl	800967c <HAL_TIM_ConfigClockSource>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80032ca:	f000 faeb 	bl	80038a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80032ce:	4829      	ldr	r0, [pc, #164]	; (8003374 <MX_TIM1_Init+0x144>)
 80032d0:	f005 ff45 	bl	800915e <HAL_TIM_PWM_Init>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80032da:	f000 fae3 	bl	80038a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032e2:	2300      	movs	r3, #0
 80032e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80032ea:	4619      	mov	r1, r3
 80032ec:	4821      	ldr	r0, [pc, #132]	; (8003374 <MX_TIM1_Init+0x144>)
 80032ee:	f006 fe3e 	bl	8009f6e <HAL_TIMEx_MasterConfigSynchronization>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80032f8:	f000 fad4 	bl	80038a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032fc:	2360      	movs	r3, #96	; 0x60
 80032fe:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 500;
 8003300:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003304:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003306:	2300      	movs	r3, #0
 8003308:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800330a:	2300      	movs	r3, #0
 800330c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800330e:	2300      	movs	r3, #0
 8003310:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003312:	2300      	movs	r3, #0
 8003314:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800331a:	f107 031c 	add.w	r3, r7, #28
 800331e:	2200      	movs	r2, #0
 8003320:	4619      	mov	r1, r3
 8003322:	4814      	ldr	r0, [pc, #80]	; (8003374 <MX_TIM1_Init+0x144>)
 8003324:	f006 f8e4 	bl	80094f0 <HAL_TIM_PWM_ConfigChannel>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 800332e:	f000 fab9 	bl	80038a4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003332:	2300      	movs	r3, #0
 8003334:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003336:	2300      	movs	r3, #0
 8003338:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800333a:	2300      	movs	r3, #0
 800333c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800333e:	2300      	movs	r3, #0
 8003340:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003342:	2300      	movs	r3, #0
 8003344:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003346:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800334a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800334c:	2300      	movs	r3, #0
 800334e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003350:	463b      	mov	r3, r7
 8003352:	4619      	mov	r1, r3
 8003354:	4807      	ldr	r0, [pc, #28]	; (8003374 <MX_TIM1_Init+0x144>)
 8003356:	f006 fdb2 	bl	8009ebe <HAL_TIMEx_ConfigBreakDeadTime>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8003360:	f000 faa0 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003364:	4803      	ldr	r0, [pc, #12]	; (8003374 <MX_TIM1_Init+0x144>)
 8003366:	f002 fcb9 	bl	8005cdc <HAL_TIM_MspPostInit>

}
 800336a:	bf00      	nop
 800336c:	3750      	adds	r7, #80	; 0x50
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20000198 	.word	0x20000198
 8003378:	40012c00 	.word	0x40012c00

0800337c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003382:	f107 0308 	add.w	r3, r7, #8
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	605a      	str	r2, [r3, #4]
 800338c:	609a      	str	r2, [r3, #8]
 800338e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003390:	463b      	mov	r3, r7
 8003392:	2200      	movs	r2, #0
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003398:	4b1d      	ldr	r3, [pc, #116]	; (8003410 <MX_TIM2_Init+0x94>)
 800339a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800339e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80033a0:	4b1b      	ldr	r3, [pc, #108]	; (8003410 <MX_TIM2_Init+0x94>)
 80033a2:	2247      	movs	r2, #71	; 0x47
 80033a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033a6:	4b1a      	ldr	r3, [pc, #104]	; (8003410 <MX_TIM2_Init+0x94>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80033ac:	4b18      	ldr	r3, [pc, #96]	; (8003410 <MX_TIM2_Init+0x94>)
 80033ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033b4:	4b16      	ldr	r3, [pc, #88]	; (8003410 <MX_TIM2_Init+0x94>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033ba:	4b15      	ldr	r3, [pc, #84]	; (8003410 <MX_TIM2_Init+0x94>)
 80033bc:	2200      	movs	r2, #0
 80033be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80033c0:	4813      	ldr	r0, [pc, #76]	; (8003410 <MX_TIM2_Init+0x94>)
 80033c2:	f005 fe19 	bl	8008ff8 <HAL_TIM_Base_Init>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80033cc:	f000 fa6a 	bl	80038a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80033d6:	f107 0308 	add.w	r3, r7, #8
 80033da:	4619      	mov	r1, r3
 80033dc:	480c      	ldr	r0, [pc, #48]	; (8003410 <MX_TIM2_Init+0x94>)
 80033de:	f006 f94d 	bl	800967c <HAL_TIM_ConfigClockSource>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80033e8:	f000 fa5c 	bl	80038a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033ec:	2300      	movs	r3, #0
 80033ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033f0:	2300      	movs	r3, #0
 80033f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033f4:	463b      	mov	r3, r7
 80033f6:	4619      	mov	r1, r3
 80033f8:	4805      	ldr	r0, [pc, #20]	; (8003410 <MX_TIM2_Init+0x94>)
 80033fa:	f006 fdb8 	bl	8009f6e <HAL_TIMEx_MasterConfigSynchronization>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003404:	f000 fa4e 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003408:	bf00      	nop
 800340a:	3718      	adds	r7, #24
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	200001d8 	.word	0x200001d8

08003414 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800341a:	f107 0308 	add.w	r3, r7, #8
 800341e:	2200      	movs	r2, #0
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	605a      	str	r2, [r3, #4]
 8003424:	609a      	str	r2, [r3, #8]
 8003426:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003428:	463b      	mov	r3, r7
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003430:	4b1d      	ldr	r3, [pc, #116]	; (80034a8 <MX_TIM3_Init+0x94>)
 8003432:	4a1e      	ldr	r2, [pc, #120]	; (80034ac <MX_TIM3_Init+0x98>)
 8003434:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 8003436:	4b1c      	ldr	r3, [pc, #112]	; (80034a8 <MX_TIM3_Init+0x94>)
 8003438:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800343c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800343e:	4b1a      	ldr	r3, [pc, #104]	; (80034a8 <MX_TIM3_Init+0x94>)
 8003440:	2200      	movs	r2, #0
 8003442:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 33749;
 8003444:	4b18      	ldr	r3, [pc, #96]	; (80034a8 <MX_TIM3_Init+0x94>)
 8003446:	f248 32d5 	movw	r2, #33749	; 0x83d5
 800344a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800344c:	4b16      	ldr	r3, [pc, #88]	; (80034a8 <MX_TIM3_Init+0x94>)
 800344e:	2200      	movs	r2, #0
 8003450:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003452:	4b15      	ldr	r3, [pc, #84]	; (80034a8 <MX_TIM3_Init+0x94>)
 8003454:	2280      	movs	r2, #128	; 0x80
 8003456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003458:	4813      	ldr	r0, [pc, #76]	; (80034a8 <MX_TIM3_Init+0x94>)
 800345a:	f005 fdcd 	bl	8008ff8 <HAL_TIM_Base_Init>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003464:	f000 fa1e 	bl	80038a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003468:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800346c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800346e:	f107 0308 	add.w	r3, r7, #8
 8003472:	4619      	mov	r1, r3
 8003474:	480c      	ldr	r0, [pc, #48]	; (80034a8 <MX_TIM3_Init+0x94>)
 8003476:	f006 f901 	bl	800967c <HAL_TIM_ConfigClockSource>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003480:	f000 fa10 	bl	80038a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003484:	2300      	movs	r3, #0
 8003486:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003488:	2380      	movs	r3, #128	; 0x80
 800348a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800348c:	463b      	mov	r3, r7
 800348e:	4619      	mov	r1, r3
 8003490:	4805      	ldr	r0, [pc, #20]	; (80034a8 <MX_TIM3_Init+0x94>)
 8003492:	f006 fd6c 	bl	8009f6e <HAL_TIMEx_MasterConfigSynchronization>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800349c:	f000 fa02 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80034a0:	bf00      	nop
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	20000218 	.word	0x20000218
 80034ac:	40000400 	.word	0x40000400

080034b0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034b6:	f107 0308 	add.w	r3, r7, #8
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
 80034be:	605a      	str	r2, [r3, #4]
 80034c0:	609a      	str	r2, [r3, #8]
 80034c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034c4:	463b      	mov	r3, r7
 80034c6:	2200      	movs	r2, #0
 80034c8:	601a      	str	r2, [r3, #0]
 80034ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80034cc:	4b1d      	ldr	r3, [pc, #116]	; (8003544 <MX_TIM5_Init+0x94>)
 80034ce:	4a1e      	ldr	r2, [pc, #120]	; (8003548 <MX_TIM5_Init+0x98>)
 80034d0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 63999;
 80034d2:	4b1c      	ldr	r3, [pc, #112]	; (8003544 <MX_TIM5_Init+0x94>)
 80034d4:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80034d8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034da:	4b1a      	ldr	r3, [pc, #104]	; (8003544 <MX_TIM5_Init+0x94>)
 80034dc:	2200      	movs	r2, #0
 80034de:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 33749;
 80034e0:	4b18      	ldr	r3, [pc, #96]	; (8003544 <MX_TIM5_Init+0x94>)
 80034e2:	f248 32d5 	movw	r2, #33749	; 0x83d5
 80034e6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034e8:	4b16      	ldr	r3, [pc, #88]	; (8003544 <MX_TIM5_Init+0x94>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80034ee:	4b15      	ldr	r3, [pc, #84]	; (8003544 <MX_TIM5_Init+0x94>)
 80034f0:	2280      	movs	r2, #128	; 0x80
 80034f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80034f4:	4813      	ldr	r0, [pc, #76]	; (8003544 <MX_TIM5_Init+0x94>)
 80034f6:	f005 fd7f 	bl	8008ff8 <HAL_TIM_Base_Init>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003500:	f000 f9d0 	bl	80038a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003504:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003508:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800350a:	f107 0308 	add.w	r3, r7, #8
 800350e:	4619      	mov	r1, r3
 8003510:	480c      	ldr	r0, [pc, #48]	; (8003544 <MX_TIM5_Init+0x94>)
 8003512:	f006 f8b3 	bl	800967c <HAL_TIM_ConfigClockSource>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800351c:	f000 f9c2 	bl	80038a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003520:	2300      	movs	r3, #0
 8003522:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003524:	2300      	movs	r3, #0
 8003526:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003528:	463b      	mov	r3, r7
 800352a:	4619      	mov	r1, r3
 800352c:	4805      	ldr	r0, [pc, #20]	; (8003544 <MX_TIM5_Init+0x94>)
 800352e:	f006 fd1e 	bl	8009f6e <HAL_TIMEx_MasterConfigSynchronization>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003538:	f000 f9b4 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800353c:	bf00      	nop
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	20000258 	.word	0x20000258
 8003548:	40000c00 	.word	0x40000c00

0800354c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003550:	4b15      	ldr	r3, [pc, #84]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003552:	4a16      	ldr	r2, [pc, #88]	; (80035ac <MX_USART1_UART_Init+0x60>)
 8003554:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003556:	4b14      	ldr	r3, [pc, #80]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003558:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800355c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800355e:	4b12      	ldr	r3, [pc, #72]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003560:	2200      	movs	r2, #0
 8003562:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003564:	4b10      	ldr	r3, [pc, #64]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003566:	2200      	movs	r2, #0
 8003568:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800356a:	4b0f      	ldr	r3, [pc, #60]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 800356c:	2200      	movs	r2, #0
 800356e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003570:	4b0d      	ldr	r3, [pc, #52]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003572:	220c      	movs	r2, #12
 8003574:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003576:	4b0c      	ldr	r3, [pc, #48]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003578:	2200      	movs	r2, #0
 800357a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800357c:	4b0a      	ldr	r3, [pc, #40]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 800357e:	2200      	movs	r2, #0
 8003580:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003582:	4809      	ldr	r0, [pc, #36]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003584:	f006 fd49 	bl	800a01a <HAL_UART_Init>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800358e:	f000 f989 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1,UART_IT_RXNE);
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	4b03      	ldr	r3, [pc, #12]	; (80035a8 <MX_USART1_UART_Init+0x5c>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0220 	orr.w	r2, r2, #32
 80035a0:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000298 	.word	0x20000298
 80035ac:	40013800 	.word	0x40013800

080035b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80035b4:	4b15      	ldr	r3, [pc, #84]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035b6:	4a16      	ldr	r2, [pc, #88]	; (8003610 <MX_USART3_UART_Init+0x60>)
 80035b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80035ba:	4b14      	ldr	r3, [pc, #80]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80035c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80035c2:	4b12      	ldr	r3, [pc, #72]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80035c8:	4b10      	ldr	r3, [pc, #64]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80035ce:	4b0f      	ldr	r3, [pc, #60]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80035d4:	4b0d      	ldr	r3, [pc, #52]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035d6:	220c      	movs	r2, #12
 80035d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035da:	4b0c      	ldr	r3, [pc, #48]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035dc:	2200      	movs	r2, #0
 80035de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e0:	4b0a      	ldr	r3, [pc, #40]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80035e6:	4809      	ldr	r0, [pc, #36]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035e8:	f006 fd17 	bl	800a01a <HAL_UART_Init>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80035f2:	f000 f957 	bl	80038a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  __HAL_UART_ENABLE_IT(&huart3,UART_IT_RXNE);
 80035f6:	4b05      	ldr	r3, [pc, #20]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	4b03      	ldr	r3, [pc, #12]	; (800360c <MX_USART3_UART_Init+0x5c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f042 0220 	orr.w	r2, r2, #32
 8003604:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART3_Init 2 */

}
 8003606:	bf00      	nop
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	200002d8 	.word	0x200002d8
 8003610:	40004800 	.word	0x40004800

08003614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b08a      	sub	sp, #40	; 0x28
 8003618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361a:	f107 0318 	add.w	r3, r7, #24
 800361e:	2200      	movs	r2, #0
 8003620:	601a      	str	r2, [r3, #0]
 8003622:	605a      	str	r2, [r3, #4]
 8003624:	609a      	str	r2, [r3, #8]
 8003626:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003628:	4b65      	ldr	r3, [pc, #404]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	4a64      	ldr	r2, [pc, #400]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800362e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003632:	6193      	str	r3, [r2, #24]
 8003634:	4b62      	ldr	r3, [pc, #392]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800363c:	617b      	str	r3, [r7, #20]
 800363e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003640:	4b5f      	ldr	r3, [pc, #380]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	4a5e      	ldr	r2, [pc, #376]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 8003646:	f043 0310 	orr.w	r3, r3, #16
 800364a:	6193      	str	r3, [r2, #24]
 800364c:	4b5c      	ldr	r3, [pc, #368]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800364e:	699b      	ldr	r3, [r3, #24]
 8003650:	f003 0310 	and.w	r3, r3, #16
 8003654:	613b      	str	r3, [r7, #16]
 8003656:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003658:	4b59      	ldr	r3, [pc, #356]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	4a58      	ldr	r2, [pc, #352]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800365e:	f043 0308 	orr.w	r3, r3, #8
 8003662:	6193      	str	r3, [r2, #24]
 8003664:	4b56      	ldr	r3, [pc, #344]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003670:	4b53      	ldr	r3, [pc, #332]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	4a52      	ldr	r2, [pc, #328]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 8003676:	f043 0320 	orr.w	r3, r3, #32
 800367a:	6193      	str	r3, [r2, #24]
 800367c:	4b50      	ldr	r3, [pc, #320]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	f003 0320 	and.w	r3, r3, #32
 8003684:	60bb      	str	r3, [r7, #8]
 8003686:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003688:	4b4d      	ldr	r3, [pc, #308]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	4a4c      	ldr	r2, [pc, #304]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 800368e:	f043 0304 	orr.w	r3, r3, #4
 8003692:	6193      	str	r3, [r2, #24]
 8003694:	4b4a      	ldr	r3, [pc, #296]	; (80037c0 <MX_GPIO_Init+0x1ac>)
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	607b      	str	r3, [r7, #4]
 800369e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80036a0:	2200      	movs	r2, #0
 80036a2:	2107      	movs	r1, #7
 80036a4:	4847      	ldr	r0, [pc, #284]	; (80037c4 <MX_GPIO_Init+0x1b0>)
 80036a6:	f004 fd16 	bl	80080d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 80036aa:	2201      	movs	r2, #1
 80036ac:	2140      	movs	r1, #64	; 0x40
 80036ae:	4845      	ldr	r0, [pc, #276]	; (80037c4 <MX_GPIO_Init+0x1b0>)
 80036b0:	f004 fd11 	bl	80080d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_SET);
 80036b4:	2201      	movs	r2, #1
 80036b6:	2123      	movs	r1, #35	; 0x23
 80036b8:	4843      	ldr	r0, [pc, #268]	; (80037c8 <MX_GPIO_Init+0x1b4>)
 80036ba:	f004 fd0c 	bl	80080d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80036be:	2200      	movs	r2, #0
 80036c0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80036c4:	4841      	ldr	r0, [pc, #260]	; (80037cc <MX_GPIO_Init+0x1b8>)
 80036c6:	f004 fd06 	bl	80080d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80036ca:	2200      	movs	r2, #0
 80036cc:	f44f 7140 	mov.w	r1, #768	; 0x300
 80036d0:	483d      	ldr	r0, [pc, #244]	; (80037c8 <MX_GPIO_Init+0x1b4>)
 80036d2:	f004 fd00 	bl	80080d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 DHT11_Pin PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|DHT11_Pin|GPIO_PIN_0|GPIO_PIN_1;
 80036d6:	2347      	movs	r3, #71	; 0x47
 80036d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036da:	2301      	movs	r3, #1
 80036dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036de:	2300      	movs	r3, #0
 80036e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036e2:	2303      	movs	r3, #3
 80036e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036e6:	f107 0318 	add.w	r3, r7, #24
 80036ea:	4619      	mov	r1, r3
 80036ec:	4835      	ldr	r0, [pc, #212]	; (80037c4 <MX_GPIO_Init+0x1b0>)
 80036ee:	f004 fb43 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80036f2:	2308      	movs	r3, #8
 80036f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036f6:	2300      	movs	r3, #0
 80036f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036fa:	2301      	movs	r3, #1
 80036fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036fe:	f107 0318 	add.w	r3, r7, #24
 8003702:	4619      	mov	r1, r3
 8003704:	482f      	ldr	r0, [pc, #188]	; (80037c4 <MX_GPIO_Init+0x1b0>)
 8003706:	f004 fb37 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800370a:	2310      	movs	r3, #16
 800370c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800370e:	4b30      	ldr	r3, [pc, #192]	; (80037d0 <MX_GPIO_Init+0x1bc>)
 8003710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003712:	2301      	movs	r3, #1
 8003714:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003716:	f107 0318 	add.w	r3, r7, #24
 800371a:	4619      	mov	r1, r3
 800371c:	4829      	ldr	r0, [pc, #164]	; (80037c4 <MX_GPIO_Init+0x1b0>)
 800371e:	f004 fb2b 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : K2_Pin */
  GPIO_InitStruct.Pin = K2_Pin;
 8003722:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003726:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003728:	4b2a      	ldr	r3, [pc, #168]	; (80037d4 <MX_GPIO_Init+0x1c0>)
 800372a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800372c:	2302      	movs	r3, #2
 800372e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(K2_GPIO_Port, &GPIO_InitStruct);
 8003730:	f107 0318 	add.w	r3, r7, #24
 8003734:	4619      	mov	r1, r3
 8003736:	4828      	ldr	r0, [pc, #160]	; (80037d8 <MX_GPIO_Init+0x1c4>)
 8003738:	f004 fb1e 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB5 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_8;
 800373c:	f240 1323 	movw	r3, #291	; 0x123
 8003740:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003742:	2301      	movs	r3, #1
 8003744:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003746:	2300      	movs	r3, #0
 8003748:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800374a:	2303      	movs	r3, #3
 800374c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800374e:	f107 0318 	add.w	r3, r7, #24
 8003752:	4619      	mov	r1, r3
 8003754:	481c      	ldr	r0, [pc, #112]	; (80037c8 <MX_GPIO_Init+0x1b4>)
 8003756:	f004 fb0f 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800375a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800375e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003760:	2301      	movs	r3, #1
 8003762:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003764:	2300      	movs	r3, #0
 8003766:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003768:	2303      	movs	r3, #3
 800376a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800376c:	f107 0318 	add.w	r3, r7, #24
 8003770:	4619      	mov	r1, r3
 8003772:	4816      	ldr	r0, [pc, #88]	; (80037cc <MX_GPIO_Init+0x1b8>)
 8003774:	f004 fb00 	bl	8007d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003778:	f44f 7300 	mov.w	r3, #512	; 0x200
 800377c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800377e:	2301      	movs	r3, #1
 8003780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003782:	2300      	movs	r3, #0
 8003784:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003786:	2302      	movs	r3, #2
 8003788:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800378a:	f107 0318 	add.w	r3, r7, #24
 800378e:	4619      	mov	r1, r3
 8003790:	480d      	ldr	r0, [pc, #52]	; (80037c8 <MX_GPIO_Init+0x1b4>)
 8003792:	f004 faf1 	bl	8007d78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003796:	2200      	movs	r2, #0
 8003798:	2100      	movs	r1, #0
 800379a:	200a      	movs	r0, #10
 800379c:	f004 f9ad 	bl	8007afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80037a0:	200a      	movs	r0, #10
 80037a2:	f004 f9c6 	bl	8007b32 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80037a6:	2200      	movs	r2, #0
 80037a8:	2100      	movs	r1, #0
 80037aa:	2028      	movs	r0, #40	; 0x28
 80037ac:	f004 f9a5 	bl	8007afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80037b0:	2028      	movs	r0, #40	; 0x28
 80037b2:	f004 f9be 	bl	8007b32 <HAL_NVIC_EnableIRQ>

}
 80037b6:	bf00      	nop
 80037b8:	3728      	adds	r7, #40	; 0x28
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40021000 	.word	0x40021000
 80037c4:	40011800 	.word	0x40011800
 80037c8:	40010c00 	.word	0x40010c00
 80037cc:	40011400 	.word	0x40011400
 80037d0:	10210000 	.word	0x10210000
 80037d4:	10110000 	.word	0x10110000
 80037d8:	40011000 	.word	0x40011000

080037dc <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b088      	sub	sp, #32
 80037e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80037e2:	1d3b      	adds	r3, r7, #4
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	611a      	str	r2, [r3, #16]
 80037f0:	615a      	str	r2, [r3, #20]
 80037f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80037f4:	4b28      	ldr	r3, [pc, #160]	; (8003898 <MX_FSMC_Init+0xbc>)
 80037f6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80037fa:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80037fc:	4b26      	ldr	r3, [pc, #152]	; (8003898 <MX_FSMC_Init+0xbc>)
 80037fe:	4a27      	ldr	r2, [pc, #156]	; (800389c <MX_FSMC_Init+0xc0>)
 8003800:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003802:	4b25      	ldr	r3, [pc, #148]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003804:	2200      	movs	r2, #0
 8003806:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8003808:	4b23      	ldr	r3, [pc, #140]	; (8003898 <MX_FSMC_Init+0xbc>)
 800380a:	2200      	movs	r2, #0
 800380c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800380e:	4b22      	ldr	r3, [pc, #136]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003810:	2200      	movs	r2, #0
 8003812:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003814:	4b20      	ldr	r3, [pc, #128]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003816:	2210      	movs	r2, #16
 8003818:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800381a:	4b1f      	ldr	r3, [pc, #124]	; (8003898 <MX_FSMC_Init+0xbc>)
 800381c:	2200      	movs	r2, #0
 800381e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003820:	4b1d      	ldr	r3, [pc, #116]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003822:	2200      	movs	r2, #0
 8003824:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8003826:	4b1c      	ldr	r3, [pc, #112]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003828:	2200      	movs	r2, #0
 800382a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800382c:	4b1a      	ldr	r3, [pc, #104]	; (8003898 <MX_FSMC_Init+0xbc>)
 800382e:	2200      	movs	r2, #0
 8003830:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8003832:	4b19      	ldr	r3, [pc, #100]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003834:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003838:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800383a:	4b17      	ldr	r3, [pc, #92]	; (8003898 <MX_FSMC_Init+0xbc>)
 800383c:	2200      	movs	r2, #0
 800383e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003840:	4b15      	ldr	r3, [pc, #84]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003842:	2200      	movs	r2, #0
 8003844:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003846:	4b14      	ldr	r3, [pc, #80]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003848:	2200      	movs	r2, #0
 800384a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800384c:	4b12      	ldr	r3, [pc, #72]	; (8003898 <MX_FSMC_Init+0xbc>)
 800384e:	2200      	movs	r2, #0
 8003850:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8003852:	230f      	movs	r3, #15
 8003854:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8003856:	230f      	movs	r3, #15
 8003858:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 800385a:	23ff      	movs	r3, #255	; 0xff
 800385c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800385e:	230f      	movs	r3, #15
 8003860:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8003862:	2310      	movs	r3, #16
 8003864:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8003866:	2311      	movs	r3, #17
 8003868:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800386a:	2300      	movs	r3, #0
 800386c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800386e:	1d3b      	adds	r3, r7, #4
 8003870:	2200      	movs	r2, #0
 8003872:	4619      	mov	r1, r3
 8003874:	4808      	ldr	r0, [pc, #32]	; (8003898 <MX_FSMC_Init+0xbc>)
 8003876:	f005 fb7b 	bl	8008f70 <HAL_SRAM_Init>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8003880:	f000 f810 	bl	80038a4 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8003884:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <MX_FSMC_Init+0xc4>)
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	4a05      	ldr	r2, [pc, #20]	; (80038a0 <MX_FSMC_Init+0xc4>)
 800388a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800388e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8003890:	bf00      	nop
 8003892:	3720      	adds	r7, #32
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	20000318 	.word	0x20000318
 800389c:	a0000104 	.word	0xa0000104
 80038a0:	40010000 	.word	0x40010000

080038a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80038a8:	bf00      	nop
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <_putchar>:
#if defined(PRINTF_SUPPORT_FLOAT)
#include <float.h>
#endif

void _putchar(char character)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	71fb      	strb	r3, [r7, #7]
	///
    HAL_UART_Transmit(&huart3 ,(uint8_t*)&character, 1, HAL_MAX_DELAY);
 80038ba:	1df9      	adds	r1, r7, #7
 80038bc:	f04f 33ff 	mov.w	r3, #4294967295
 80038c0:	2201      	movs	r2, #1
 80038c2:	4803      	ldr	r0, [pc, #12]	; (80038d0 <_putchar+0x20>)
 80038c4:	f006 fbf6 	bl	800a0b4 <HAL_UART_Transmit>
    // send char to console etc.
}
 80038c8:	bf00      	nop
 80038ca:	3708      	adds	r7, #8
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	200002d8 	.word	0x200002d8

080038d4 <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60b9      	str	r1, [r7, #8]
 80038dc:	607a      	str	r2, [r7, #4]
 80038de:	603b      	str	r3, [r7, #0]
 80038e0:	4603      	mov	r3, r0
 80038e2:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d204      	bcs.n	80038f6 <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 80038ec:	68ba      	ldr	r2, [r7, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4413      	add	r3, r2
 80038f2:	7bfa      	ldrb	r2, [r7, #15]
 80038f4:	701a      	strb	r2, [r3, #0]
  }
}
 80038f6:	bf00      	nop
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bc80      	pop	{r7}
 80038fe:	4770      	bx	lr

08003900 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	60b9      	str	r1, [r7, #8]
 8003908:	607a      	str	r2, [r7, #4]
 800390a:	603b      	str	r3, [r7, #0]
 800390c:	4603      	mov	r3, r0
 800390e:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8003910:	bf00      	nop
 8003912:	3714      	adds	r7, #20
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr

0800391a <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b084      	sub	sp, #16
 800391e:	af00      	add	r7, sp, #0
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
 8003924:	603b      	str	r3, [r7, #0]
 8003926:	4603      	mov	r3, r0
 8003928:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 800392a:	7bfb      	ldrb	r3, [r7, #15]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <_out_char+0x1e>
    _putchar(character);
 8003930:	7bfb      	ldrb	r3, [r7, #15]
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff ffbc 	bl	80038b0 <_putchar>
  }
}
 8003938:	bf00      	nop
 800393a:	3710      	adds	r7, #16
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	60fb      	str	r3, [r7, #12]
 800394e:	e002      	b.n	8003956 <_strnlen_s+0x16>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	3301      	adds	r3, #1
 8003954:	60fb      	str	r3, [r7, #12]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	781b      	ldrb	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d004      	beq.n	8003968 <_strnlen_s+0x28>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	1e5a      	subs	r2, r3, #1
 8003962:	603a      	str	r2, [r7, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1f3      	bne.n	8003950 <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003968:	68fa      	ldr	r2, [r7, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	1ad3      	subs	r3, r2, r3
}
 800396e:	4618      	mov	r0, r3
 8003970:	3714      	adds	r7, #20
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr

08003978 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	4603      	mov	r3, r0
 8003980:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 8003982:	79fb      	ldrb	r3, [r7, #7]
 8003984:	2b2f      	cmp	r3, #47	; 0x2f
 8003986:	d904      	bls.n	8003992 <_is_digit+0x1a>
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	2b39      	cmp	r3, #57	; 0x39
 800398c:	d801      	bhi.n	8003992 <_is_digit+0x1a>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <_is_digit+0x1c>
 8003992:	2300      	movs	r3, #0
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	b2db      	uxtb	r3, r3
}
 800399a:	4618      	mov	r0, r3
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr

080039a4 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 80039b0:	e00e      	b.n	80039d0 <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4613      	mov	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	4618      	mov	r0, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	1c59      	adds	r1, r3, #1
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6011      	str	r1, [r2, #0]
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	4403      	add	r3, r0
 80039cc:	3b30      	subs	r3, #48	; 0x30
 80039ce:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff ffce 	bl	8003978 <_is_digit>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1e7      	bne.n	80039b2 <_atoi+0xe>
  }
  return i;
 80039e2:	68fb      	ldr	r3, [r7, #12]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 80039ec:	b590      	push	{r4, r7, lr}
 80039ee:	b087      	sub	sp, #28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
 80039f8:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80039fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d125      	bne.n	8003a54 <_out_rev+0x68>
 8003a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d120      	bne.n	8003a54 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 8003a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a14:	617b      	str	r3, [r7, #20]
 8003a16:	e00a      	b.n	8003a2e <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	1c53      	adds	r3, r2, #1
 8003a1c:	607b      	str	r3, [r7, #4]
 8003a1e:	68fc      	ldr	r4, [r7, #12]
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	68b9      	ldr	r1, [r7, #8]
 8003a24:	2020      	movs	r0, #32
 8003a26:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	617b      	str	r3, [r7, #20]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d3f0      	bcc.n	8003a18 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 8003a36:	e00d      	b.n	8003a54 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 8003a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a42:	4413      	add	r3, r2
 8003a44:	7818      	ldrb	r0, [r3, #0]
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	1c53      	adds	r3, r2, #1
 8003a4a:	607b      	str	r3, [r7, #4]
 8003a4c:	68fc      	ldr	r4, [r7, #12]
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	68b9      	ldr	r1, [r7, #8]
 8003a52:	47a0      	blx	r4
  while (len) {
 8003a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ee      	bne.n	8003a38 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00e      	beq.n	8003a82 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8003a64:	e007      	b.n	8003a76 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	1c53      	adds	r3, r2, #1
 8003a6a:	607b      	str	r3, [r7, #4]
 8003a6c:	68fc      	ldr	r4, [r7, #12]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	68b9      	ldr	r1, [r7, #8]
 8003a72:	2020      	movs	r0, #32
 8003a74:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d8f1      	bhi.n	8003a66 <_out_rev+0x7a>
    }
  }

  return idx;
 8003a82:	687b      	ldr	r3, [r7, #4]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	371c      	adds	r7, #28
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd90      	pop	{r4, r7, pc}

08003a8c <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b088      	sub	sp, #32
 8003a90:	af04      	add	r7, sp, #16
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a9c:	f003 0302 	and.w	r3, r3, #2
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d136      	bne.n	8003b12 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d018      	beq.n	8003adc <_ntoa_format+0x50>
 8003aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d013      	beq.n	8003adc <_ntoa_format+0x50>
 8003ab4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d104      	bne.n	8003ac6 <_ntoa_format+0x3a>
 8003abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abe:	f003 030c 	and.w	r3, r3, #12
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00a      	beq.n	8003adc <_ntoa_format+0x50>
      width--;
 8003ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003acc:	e006      	b.n	8003adc <_ntoa_format+0x50>
      buf[len++] = '0';
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	61fa      	str	r2, [r7, #28]
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	2230      	movs	r2, #48	; 0x30
 8003ada:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003adc:	69fa      	ldr	r2, [r7, #28]
 8003ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d20a      	bcs.n	8003afa <_ntoa_format+0x6e>
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	2b1f      	cmp	r3, #31
 8003ae8:	d9f1      	bls.n	8003ace <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003aea:	e006      	b.n	8003afa <_ntoa_format+0x6e>
      buf[len++] = '0';
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	1c5a      	adds	r2, r3, #1
 8003af0:	61fa      	str	r2, [r7, #28]
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4413      	add	r3, r2
 8003af6:	2230      	movs	r2, #48	; 0x30
 8003af8:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d006      	beq.n	8003b12 <_ntoa_format+0x86>
 8003b04:	69fa      	ldr	r2, [r7, #28]
 8003b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d202      	bcs.n	8003b12 <_ntoa_format+0x86>
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	2b1f      	cmp	r3, #31
 8003b10:	d9ec      	bls.n	8003aec <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8003b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b14:	f003 0310 	and.w	r3, r3, #16
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d058      	beq.n	8003bce <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8003b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d116      	bne.n	8003b54 <_ntoa_format+0xc8>
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d013      	beq.n	8003b54 <_ntoa_format+0xc8>
 8003b2c:	69fa      	ldr	r2, [r7, #28]
 8003b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d003      	beq.n	8003b3c <_ntoa_format+0xb0>
 8003b34:	69fa      	ldr	r2, [r7, #28]
 8003b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d10b      	bne.n	8003b54 <_ntoa_format+0xc8>
      len--;
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d005      	beq.n	8003b54 <_ntoa_format+0xc8>
 8003b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4a:	2b10      	cmp	r3, #16
 8003b4c:	d102      	bne.n	8003b54 <_ntoa_format+0xc8>
        len--;
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	3b01      	subs	r3, #1
 8003b52:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b56:	2b10      	cmp	r3, #16
 8003b58:	d10f      	bne.n	8003b7a <_ntoa_format+0xee>
 8003b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b5c:	f003 0320 	and.w	r3, r3, #32
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10a      	bne.n	8003b7a <_ntoa_format+0xee>
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	2b1f      	cmp	r3, #31
 8003b68:	d807      	bhi.n	8003b7a <_ntoa_format+0xee>
      buf[len++] = 'x';
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	1c5a      	adds	r2, r3, #1
 8003b6e:	61fa      	str	r2, [r7, #28]
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4413      	add	r3, r2
 8003b74:	2278      	movs	r2, #120	; 0x78
 8003b76:	701a      	strb	r2, [r3, #0]
 8003b78:	e01f      	b.n	8003bba <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	2b10      	cmp	r3, #16
 8003b7e:	d10f      	bne.n	8003ba0 <_ntoa_format+0x114>
 8003b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00a      	beq.n	8003ba0 <_ntoa_format+0x114>
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	2b1f      	cmp	r3, #31
 8003b8e:	d807      	bhi.n	8003ba0 <_ntoa_format+0x114>
      buf[len++] = 'X';
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	1c5a      	adds	r2, r3, #1
 8003b94:	61fa      	str	r2, [r7, #28]
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	4413      	add	r3, r2
 8003b9a:	2258      	movs	r2, #88	; 0x58
 8003b9c:	701a      	strb	r2, [r3, #0]
 8003b9e:	e00c      	b.n	8003bba <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d109      	bne.n	8003bba <_ntoa_format+0x12e>
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	2b1f      	cmp	r3, #31
 8003baa:	d806      	bhi.n	8003bba <_ntoa_format+0x12e>
      buf[len++] = 'b';
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	61fa      	str	r2, [r7, #28]
 8003bb2:	69ba      	ldr	r2, [r7, #24]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	2262      	movs	r2, #98	; 0x62
 8003bb8:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	2b1f      	cmp	r3, #31
 8003bbe:	d806      	bhi.n	8003bce <_ntoa_format+0x142>
      buf[len++] = '0';
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	61fa      	str	r2, [r7, #28]
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4413      	add	r3, r2
 8003bca:	2230      	movs	r2, #48	; 0x30
 8003bcc:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	2b1f      	cmp	r3, #31
 8003bd2:	d824      	bhi.n	8003c1e <_ntoa_format+0x192>
    if (negative) {
 8003bd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d007      	beq.n	8003bec <_ntoa_format+0x160>
      buf[len++] = '-';
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	1c5a      	adds	r2, r3, #1
 8003be0:	61fa      	str	r2, [r7, #28]
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4413      	add	r3, r2
 8003be6:	222d      	movs	r2, #45	; 0x2d
 8003be8:	701a      	strb	r2, [r3, #0]
 8003bea:	e018      	b.n	8003c1e <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 8003bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	61fa      	str	r2, [r7, #28]
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4413      	add	r3, r2
 8003c00:	222b      	movs	r2, #43	; 0x2b
 8003c02:	701a      	strb	r2, [r3, #0]
 8003c04:	e00b      	b.n	8003c1e <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 8003c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d006      	beq.n	8003c1e <_ntoa_format+0x192>
      buf[len++] = ' ';
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	61fa      	str	r2, [r7, #28]
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	4413      	add	r3, r2
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c20:	9303      	str	r3, [sp, #12]
 8003c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c24:	9302      	str	r3, [sp, #8]
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	9301      	str	r3, [sp, #4]
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	9300      	str	r3, [sp, #0]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	68b9      	ldr	r1, [r7, #8]
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f7ff fed9 	bl	80039ec <_out_rev>
 8003c3a:	4603      	mov	r3, r0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b096      	sub	sp, #88	; 0x58
 8003c48:	af08      	add	r7, sp, #32
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003c56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d103      	bne.n	8003c64 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 8003c5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c5e:	f023 0310 	bic.w	r3, r3, #16
 8003c62:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003c64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d002      	beq.n	8003c74 <_ntoa_long+0x30>
 8003c6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d032      	beq.n	8003cda <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8003c74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c78:	fbb3 f2f2 	udiv	r2, r3, r2
 8003c7c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003c7e:	fb01 f202 	mul.w	r2, r1, r2
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003c88:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c8c:	2b09      	cmp	r3, #9
 8003c8e:	d804      	bhi.n	8003c9a <_ntoa_long+0x56>
 8003c90:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c94:	3330      	adds	r3, #48	; 0x30
 8003c96:	b2da      	uxtb	r2, r3
 8003c98:	e00d      	b.n	8003cb6 <_ntoa_long+0x72>
 8003c9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c9c:	f003 0320 	and.w	r3, r3, #32
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <_ntoa_long+0x64>
 8003ca4:	2241      	movs	r2, #65	; 0x41
 8003ca6:	e000      	b.n	8003caa <_ntoa_long+0x66>
 8003ca8:	2261      	movs	r2, #97	; 0x61
 8003caa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cae:	4413      	add	r3, r2
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	3b0a      	subs	r3, #10
 8003cb4:	b2da      	uxtb	r2, r3
 8003cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cb8:	1c59      	adds	r1, r3, #1
 8003cba:	6379      	str	r1, [r7, #52]	; 0x34
 8003cbc:	3338      	adds	r3, #56	; 0x38
 8003cbe:	443b      	add	r3, r7
 8003cc0:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003cc4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003cc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ccc:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003cce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d002      	beq.n	8003cda <_ntoa_long+0x96>
 8003cd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cd6:	2b1f      	cmp	r3, #31
 8003cd8:	d9cc      	bls.n	8003c74 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003cda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cdc:	9306      	str	r3, [sp, #24]
 8003cde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ce0:	9305      	str	r3, [sp, #20]
 8003ce2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ce4:	9304      	str	r3, [sp, #16]
 8003ce6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ce8:	9303      	str	r3, [sp, #12]
 8003cea:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003cee:	9302      	str	r3, [sp, #8]
 8003cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cf2:	9301      	str	r3, [sp, #4]
 8003cf4:	f107 0310 	add.w	r3, r7, #16
 8003cf8:	9300      	str	r3, [sp, #0]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	68b9      	ldr	r1, [r7, #8]
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f7ff fec3 	bl	8003a8c <_ntoa_format>
 8003d06:	4603      	mov	r3, r0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3738      	adds	r7, #56	; 0x38
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b096      	sub	sp, #88	; 0x58
 8003d14:	af08      	add	r7, sp, #32
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003d22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003d26:	4313      	orrs	r3, r2
 8003d28:	d103      	bne.n	8003d32 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 8003d2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d2c:	f023 0310 	bic.w	r3, r3, #16
 8003d30:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003d32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d003      	beq.n	8003d44 <_ntoa_long_long+0x34>
 8003d3c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003d40:	4313      	orrs	r3, r2
 8003d42:	d037      	beq.n	8003db4 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8003d44:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003d4c:	f7fc ff12 	bl	8000b74 <__aeabi_uldivmod>
 8003d50:	4613      	mov	r3, r2
 8003d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003d56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d5a:	2b09      	cmp	r3, #9
 8003d5c:	d804      	bhi.n	8003d68 <_ntoa_long_long+0x58>
 8003d5e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d62:	3330      	adds	r3, #48	; 0x30
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	e00d      	b.n	8003d84 <_ntoa_long_long+0x74>
 8003d68:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <_ntoa_long_long+0x66>
 8003d72:	2241      	movs	r2, #65	; 0x41
 8003d74:	e000      	b.n	8003d78 <_ntoa_long_long+0x68>
 8003d76:	2261      	movs	r2, #97	; 0x61
 8003d78:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d7c:	4413      	add	r3, r2
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	3b0a      	subs	r3, #10
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d86:	1c59      	adds	r1, r3, #1
 8003d88:	6379      	str	r1, [r7, #52]	; 0x34
 8003d8a:	3338      	adds	r3, #56	; 0x38
 8003d8c:	443b      	add	r3, r7
 8003d8e:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003d92:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003d96:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003d9a:	f7fc feeb 	bl	8000b74 <__aeabi_uldivmod>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	460b      	mov	r3, r1
 8003da2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003da6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003daa:	4313      	orrs	r3, r2
 8003dac:	d002      	beq.n	8003db4 <_ntoa_long_long+0xa4>
 8003dae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003db0:	2b1f      	cmp	r3, #31
 8003db2:	d9c7      	bls.n	8003d44 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003db4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003db6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003db8:	9206      	str	r2, [sp, #24]
 8003dba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003dbc:	9205      	str	r2, [sp, #20]
 8003dbe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003dc0:	9204      	str	r2, [sp, #16]
 8003dc2:	9303      	str	r3, [sp, #12]
 8003dc4:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003dc8:	9302      	str	r3, [sp, #8]
 8003dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	f107 0310 	add.w	r3, r7, #16
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	68b9      	ldr	r1, [r7, #8]
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f7ff fe56 	bl	8003a8c <_ntoa_format>
 8003de0:	4603      	mov	r3, r0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3738      	adds	r7, #56	; 0x38
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	0000      	movs	r0, r0
 8003dec:	0000      	movs	r0, r0
	...

08003df0 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003df0:	b590      	push	{r4, r7, lr}
 8003df2:	b09d      	sub	sp, #116	; 0x74
 8003df4:	af06      	add	r7, sp, #24
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
 8003dfc:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	657b      	str	r3, [r7, #84]	; 0x54
  double diff = 0.0;
 8003e02:	f04f 0200 	mov.w	r2, #0
 8003e06:	f04f 0300 	mov.w	r3, #0
 8003e0a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 8003e0e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003e12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e16:	f7fc fe33 	bl	8000a80 <__aeabi_dcmpeq>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10f      	bne.n	8003e40 <_ftoa+0x50>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 8003e20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e22:	9303      	str	r3, [sp, #12]
 8003e24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e26:	9302      	str	r3, [sp, #8]
 8003e28:	2303      	movs	r3, #3
 8003e2a:	9301      	str	r3, [sp, #4]
 8003e2c:	4b82      	ldr	r3, [pc, #520]	; (8004038 <_ftoa+0x248>)
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	68b9      	ldr	r1, [r7, #8]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	f7ff fdd8 	bl	80039ec <_out_rev>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	e224      	b.n	800428a <_ftoa+0x49a>
  if (value < -DBL_MAX)
 8003e40:	f04f 32ff 	mov.w	r2, #4294967295
 8003e44:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003e48:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e4c:	f7fc fe22 	bl	8000a94 <__aeabi_dcmplt>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00f      	beq.n	8003e76 <_ftoa+0x86>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003e56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e58:	9303      	str	r3, [sp, #12]
 8003e5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e5c:	9302      	str	r3, [sp, #8]
 8003e5e:	2304      	movs	r3, #4
 8003e60:	9301      	str	r3, [sp, #4]
 8003e62:	4b76      	ldr	r3, [pc, #472]	; (800403c <_ftoa+0x24c>)
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	68b9      	ldr	r1, [r7, #8]
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f7ff fdbd 	bl	80039ec <_out_rev>
 8003e72:	4603      	mov	r3, r0
 8003e74:	e209      	b.n	800428a <_ftoa+0x49a>
  if (value > DBL_MAX)
 8003e76:	f04f 32ff 	mov.w	r2, #4294967295
 8003e7a:	4b71      	ldr	r3, [pc, #452]	; (8004040 <_ftoa+0x250>)
 8003e7c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003e80:	f7fc fe26 	bl	8000ad0 <__aeabi_dcmpgt>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d01d      	beq.n	8003ec6 <_ftoa+0xd6>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003e8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e8c:	f003 0304 	and.w	r3, r3, #4
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <_ftoa+0xa8>
 8003e94:	4b6b      	ldr	r3, [pc, #428]	; (8004044 <_ftoa+0x254>)
 8003e96:	e000      	b.n	8003e9a <_ftoa+0xaa>
 8003e98:	4b6b      	ldr	r3, [pc, #428]	; (8004048 <_ftoa+0x258>)
 8003e9a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003e9c:	f002 0204 	and.w	r2, r2, #4
 8003ea0:	2a00      	cmp	r2, #0
 8003ea2:	d001      	beq.n	8003ea8 <_ftoa+0xb8>
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	e000      	b.n	8003eaa <_ftoa+0xba>
 8003ea8:	2203      	movs	r2, #3
 8003eaa:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003eac:	9103      	str	r1, [sp, #12]
 8003eae:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8003eb0:	9102      	str	r1, [sp, #8]
 8003eb2:	9201      	str	r2, [sp, #4]
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	68b9      	ldr	r1, [r7, #8]
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f7ff fd95 	bl	80039ec <_out_rev>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	e1e1      	b.n	800428a <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003ec6:	a358      	add	r3, pc, #352	; (adr r3, 8004028 <_ftoa+0x238>)
 8003ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ecc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003ed0:	f7fc fdfe 	bl	8000ad0 <__aeabi_dcmpgt>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d109      	bne.n	8003eee <_ftoa+0xfe>
 8003eda:	a355      	add	r3, pc, #340	; (adr r3, 8004030 <_ftoa+0x240>)
 8003edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003ee4:	f7fc fdd6 	bl	8000a94 <__aeabi_dcmplt>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d011      	beq.n	8003f12 <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003eee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003ef0:	9304      	str	r3, [sp, #16]
 8003ef2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ef4:	9303      	str	r3, [sp, #12]
 8003ef6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003ef8:	9302      	str	r3, [sp, #8]
 8003efa:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003efe:	e9cd 2300 	strd	r2, r3, [sp]
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	68b9      	ldr	r1, [r7, #8]
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 f9c9 	bl	80042a0 <_etoa>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	e1bb      	b.n	800428a <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 8003f12:	2300      	movs	r3, #0
 8003f14:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  if (value < 0) {
 8003f18:	f04f 0200 	mov.w	r2, #0
 8003f1c:	f04f 0300 	mov.w	r3, #0
 8003f20:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003f24:	f7fc fdb6 	bl	8000a94 <__aeabi_dcmplt>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00e      	beq.n	8003f4c <_ftoa+0x15c>
    negative = true;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    value = 0 - value;
 8003f34:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8003f38:	f04f 0000 	mov.w	r0, #0
 8003f3c:	f04f 0100 	mov.w	r1, #0
 8003f40:	f7fc f97e 	bl	8000240 <__aeabi_dsub>
 8003f44:	4602      	mov	r2, r0
 8003f46:	460b      	mov	r3, r1
 8003f48:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003f4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d10d      	bne.n	8003f72 <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003f56:	2306      	movs	r3, #6
 8003f58:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003f5a:	e00a      	b.n	8003f72 <_ftoa+0x182>
    buf[len++] = '0';
 8003f5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f5e:	1c5a      	adds	r2, r3, #1
 8003f60:	657a      	str	r2, [r7, #84]	; 0x54
 8003f62:	3358      	adds	r3, #88	; 0x58
 8003f64:	443b      	add	r3, r7
 8003f66:	2230      	movs	r2, #48	; 0x30
 8003f68:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8003f6c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003f72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f74:	2b1f      	cmp	r3, #31
 8003f76:	d802      	bhi.n	8003f7e <_ftoa+0x18e>
 8003f78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f7a:	2b09      	cmp	r3, #9
 8003f7c:	d8ee      	bhi.n	8003f5c <_ftoa+0x16c>
  }

  int whole = (int)value;
 8003f7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003f82:	f7fc fdaf 	bl	8000ae4 <__aeabi_d2iz>
 8003f86:	4603      	mov	r3, r0
 8003f88:	64fb      	str	r3, [r7, #76]	; 0x4c
  double tmp = (value - whole) * pow10[prec];
 8003f8a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003f8c:	f7fc faa6 	bl	80004dc <__aeabi_i2d>
 8003f90:	4602      	mov	r2, r0
 8003f92:	460b      	mov	r3, r1
 8003f94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003f98:	f7fc f952 	bl	8000240 <__aeabi_dsub>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4a29      	ldr	r2, [pc, #164]	; (800404c <_ftoa+0x25c>)
 8003fa6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	4413      	add	r3, r2
 8003fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb0:	f7fc fafe 	bl	80005b0 <__aeabi_dmul>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  unsigned long frac = (unsigned long)tmp;
 8003fbc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003fc0:	f7fc fdb8 	bl	8000b34 <__aeabi_d2uiz>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	64bb      	str	r3, [r7, #72]	; 0x48
  diff = tmp - frac;
 8003fc8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003fca:	f7fc fa77 	bl	80004bc <__aeabi_ui2d>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003fd6:	f7fc f933 	bl	8000240 <__aeabi_dsub>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	460b      	mov	r3, r1
 8003fde:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38

  if (diff > 0.5) {
 8003fe2:	f04f 0200 	mov.w	r2, #0
 8003fe6:	4b1a      	ldr	r3, [pc, #104]	; (8004050 <_ftoa+0x260>)
 8003fe8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003fec:	f7fc fd70 	bl	8000ad0 <__aeabi_dcmpgt>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d02e      	beq.n	8004054 <_ftoa+0x264>
    ++frac;
 8003ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	64bb      	str	r3, [r7, #72]	; 0x48
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 8003ffc:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003ffe:	f7fc fa5d 	bl	80004bc <__aeabi_ui2d>
 8004002:	4a12      	ldr	r2, [pc, #72]	; (800404c <_ftoa+0x25c>)
 8004004:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	4413      	add	r3, r2
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	f7fc fd55 	bl	8000abc <__aeabi_dcmpge>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d032      	beq.n	800407e <_ftoa+0x28e>
      frac = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	64bb      	str	r3, [r7, #72]	; 0x48
      ++whole;
 800401c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800401e:	3301      	adds	r3, #1
 8004020:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004022:	e02c      	b.n	800407e <_ftoa+0x28e>
 8004024:	f3af 8000 	nop.w
 8004028:	00000000 	.word	0x00000000
 800402c:	41cdcd65 	.word	0x41cdcd65
 8004030:	00000000 	.word	0x00000000
 8004034:	c1cdcd65 	.word	0xc1cdcd65
 8004038:	0800cae8 	.word	0x0800cae8
 800403c:	0800caec 	.word	0x0800caec
 8004040:	7fefffff 	.word	0x7fefffff
 8004044:	0800caf4 	.word	0x0800caf4
 8004048:	0800cafc 	.word	0x0800cafc
 800404c:	0800d250 	.word	0x0800d250
 8004050:	3fe00000 	.word	0x3fe00000
    }
  }
  else if (diff < 0.5) {
 8004054:	f04f 0200 	mov.w	r2, #0
 8004058:	4b8e      	ldr	r3, [pc, #568]	; (8004294 <_ftoa+0x4a4>)
 800405a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800405e:	f7fc fd19 	bl	8000a94 <__aeabi_dcmplt>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10a      	bne.n	800407e <_ftoa+0x28e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 8004068:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800406a:	2b00      	cmp	r3, #0
 800406c:	d004      	beq.n	8004078 <_ftoa+0x288>
 800406e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d002      	beq.n	800407e <_ftoa+0x28e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8004078:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800407a:	3301      	adds	r3, #1
 800407c:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (prec == 0U) {
 800407e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004080:	2b00      	cmp	r3, #0
 8004082:	d133      	bne.n	80040ec <_ftoa+0x2fc>
    diff = value - (double)whole;
 8004084:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8004086:	f7fc fa29 	bl	80004dc <__aeabi_i2d>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004092:	f7fc f8d5 	bl	8000240 <__aeabi_dsub>
 8004096:	4602      	mov	r2, r0
 8004098:	460b      	mov	r3, r1
 800409a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800409e:	2301      	movs	r3, #1
 80040a0:	461c      	mov	r4, r3
 80040a2:	f04f 0200 	mov.w	r2, #0
 80040a6:	4b7b      	ldr	r3, [pc, #492]	; (8004294 <_ftoa+0x4a4>)
 80040a8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80040ac:	f7fc fcf2 	bl	8000a94 <__aeabi_dcmplt>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d101      	bne.n	80040ba <_ftoa+0x2ca>
 80040b6:	2300      	movs	r3, #0
 80040b8:	461c      	mov	r4, r3
 80040ba:	b2e3      	uxtb	r3, r4
 80040bc:	f083 0301 	eor.w	r3, r3, #1
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d109      	bne.n	80040da <_ftoa+0x2ea>
 80040c6:	f04f 0200 	mov.w	r2, #0
 80040ca:	4b72      	ldr	r3, [pc, #456]	; (8004294 <_ftoa+0x4a4>)
 80040cc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80040d0:	f7fc fcfe 	bl	8000ad0 <__aeabi_dcmpgt>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d04c      	beq.n	8004174 <_ftoa+0x384>
 80040da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040dc:	f003 0301 	and.w	r3, r3, #1
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d069      	beq.n	80041b8 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 80040e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040e6:	3301      	adds	r3, #1
 80040e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040ea:	e065      	b.n	80041b8 <_ftoa+0x3c8>
    }
  }
  else {
    unsigned int count = prec;
 80040ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040ee:	647b      	str	r3, [r7, #68]	; 0x44
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80040f0:	e01f      	b.n	8004132 <_ftoa+0x342>
      --count;
 80040f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040f4:	3b01      	subs	r3, #1
 80040f6:	647b      	str	r3, [r7, #68]	; 0x44
      buf[len++] = (char)(48U + (frac % 10U));
 80040f8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80040fa:	4b67      	ldr	r3, [pc, #412]	; (8004298 <_ftoa+0x4a8>)
 80040fc:	fba3 2301 	umull	r2, r3, r3, r1
 8004100:	08da      	lsrs	r2, r3, #3
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	1aca      	subs	r2, r1, r3
 800410c:	b2d2      	uxtb	r2, r2
 800410e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004110:	1c59      	adds	r1, r3, #1
 8004112:	6579      	str	r1, [r7, #84]	; 0x54
 8004114:	3230      	adds	r2, #48	; 0x30
 8004116:	b2d2      	uxtb	r2, r2
 8004118:	3358      	adds	r3, #88	; 0x58
 800411a:	443b      	add	r3, r7
 800411c:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 8004120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004122:	4a5d      	ldr	r2, [pc, #372]	; (8004298 <_ftoa+0x4a8>)
 8004124:	fba2 2303 	umull	r2, r3, r2, r3
 8004128:	08db      	lsrs	r3, r3, #3
 800412a:	64bb      	str	r3, [r7, #72]	; 0x48
 800412c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004132:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004134:	2b1f      	cmp	r3, #31
 8004136:	d9dc      	bls.n	80040f2 <_ftoa+0x302>
 8004138:	e009      	b.n	800414e <_ftoa+0x35e>
        break;
 800413a:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800413c:	e007      	b.n	800414e <_ftoa+0x35e>
      buf[len++] = '0';
 800413e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004140:	1c5a      	adds	r2, r3, #1
 8004142:	657a      	str	r2, [r7, #84]	; 0x54
 8004144:	3358      	adds	r3, #88	; 0x58
 8004146:	443b      	add	r3, r7
 8004148:	2230      	movs	r2, #48	; 0x30
 800414a:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 800414e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004150:	2b1f      	cmp	r3, #31
 8004152:	d804      	bhi.n	800415e <_ftoa+0x36e>
 8004154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004156:	1e5a      	subs	r2, r3, #1
 8004158:	647a      	str	r2, [r7, #68]	; 0x44
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1ef      	bne.n	800413e <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 800415e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004160:	2b1f      	cmp	r3, #31
 8004162:	d829      	bhi.n	80041b8 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 8004164:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	657a      	str	r2, [r7, #84]	; 0x54
 800416a:	3358      	adds	r3, #88	; 0x58
 800416c:	443b      	add	r3, r7
 800416e:	222e      	movs	r2, #46	; 0x2e
 8004170:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004174:	e020      	b.n	80041b8 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 8004176:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004178:	4b48      	ldr	r3, [pc, #288]	; (800429c <_ftoa+0x4ac>)
 800417a:	fb83 1302 	smull	r1, r3, r3, r2
 800417e:	1099      	asrs	r1, r3, #2
 8004180:	17d3      	asrs	r3, r2, #31
 8004182:	1ac9      	subs	r1, r1, r3
 8004184:	460b      	mov	r3, r1
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	1ad1      	subs	r1, r2, r3
 800418e:	b2ca      	uxtb	r2, r1
 8004190:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004192:	1c59      	adds	r1, r3, #1
 8004194:	6579      	str	r1, [r7, #84]	; 0x54
 8004196:	3230      	adds	r2, #48	; 0x30
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	3358      	adds	r3, #88	; 0x58
 800419c:	443b      	add	r3, r7
 800419e:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 80041a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041a4:	4a3d      	ldr	r2, [pc, #244]	; (800429c <_ftoa+0x4ac>)
 80041a6:	fb82 1203 	smull	r1, r2, r2, r3
 80041aa:	1092      	asrs	r2, r2, #2
 80041ac:	17db      	asrs	r3, r3, #31
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80041b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041ba:	2b1f      	cmp	r3, #31
 80041bc:	d9db      	bls.n	8004176 <_ftoa+0x386>
 80041be:	e000      	b.n	80041c2 <_ftoa+0x3d2>
      break;
 80041c0:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 80041c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d123      	bne.n	8004214 <_ftoa+0x424>
 80041cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d01e      	beq.n	8004214 <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 80041d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d014      	beq.n	8004206 <_ftoa+0x416>
 80041dc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d104      	bne.n	80041ee <_ftoa+0x3fe>
 80041e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041e6:	f003 030c 	and.w	r3, r3, #12
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00b      	beq.n	8004206 <_ftoa+0x416>
      width--;
 80041ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041f0:	3b01      	subs	r3, #1
 80041f2:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80041f4:	e007      	b.n	8004206 <_ftoa+0x416>
      buf[len++] = '0';
 80041f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041f8:	1c5a      	adds	r2, r3, #1
 80041fa:	657a      	str	r2, [r7, #84]	; 0x54
 80041fc:	3358      	adds	r3, #88	; 0x58
 80041fe:	443b      	add	r3, r7
 8004200:	2230      	movs	r2, #48	; 0x30
 8004202:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8004206:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004208:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800420a:	429a      	cmp	r2, r3
 800420c:	d202      	bcs.n	8004214 <_ftoa+0x424>
 800420e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004210:	2b1f      	cmp	r3, #31
 8004212:	d9f0      	bls.n	80041f6 <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8004214:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004216:	2b1f      	cmp	r3, #31
 8004218:	d827      	bhi.n	800426a <_ftoa+0x47a>
    if (negative) {
 800421a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800421e:	2b00      	cmp	r3, #0
 8004220:	d008      	beq.n	8004234 <_ftoa+0x444>
      buf[len++] = '-';
 8004222:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004224:	1c5a      	adds	r2, r3, #1
 8004226:	657a      	str	r2, [r7, #84]	; 0x54
 8004228:	3358      	adds	r3, #88	; 0x58
 800422a:	443b      	add	r3, r7
 800422c:	222d      	movs	r2, #45	; 0x2d
 800422e:	f803 2c48 	strb.w	r2, [r3, #-72]
 8004232:	e01a      	b.n	800426a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 8004234:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004236:	f003 0304 	and.w	r3, r3, #4
 800423a:	2b00      	cmp	r3, #0
 800423c:	d008      	beq.n	8004250 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 800423e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	657a      	str	r2, [r7, #84]	; 0x54
 8004244:	3358      	adds	r3, #88	; 0x58
 8004246:	443b      	add	r3, r7
 8004248:	222b      	movs	r2, #43	; 0x2b
 800424a:	f803 2c48 	strb.w	r2, [r3, #-72]
 800424e:	e00c      	b.n	800426a <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8004250:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004252:	f003 0308 	and.w	r3, r3, #8
 8004256:	2b00      	cmp	r3, #0
 8004258:	d007      	beq.n	800426a <_ftoa+0x47a>
      buf[len++] = ' ';
 800425a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800425c:	1c5a      	adds	r2, r3, #1
 800425e:	657a      	str	r2, [r7, #84]	; 0x54
 8004260:	3358      	adds	r3, #88	; 0x58
 8004262:	443b      	add	r3, r7
 8004264:	2220      	movs	r2, #32
 8004266:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800426a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800426c:	9303      	str	r3, [sp, #12]
 800426e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004270:	9302      	str	r3, [sp, #8]
 8004272:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004274:	9301      	str	r3, [sp, #4]
 8004276:	f107 0310 	add.w	r3, r7, #16
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	68b9      	ldr	r1, [r7, #8]
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f7ff fbb2 	bl	80039ec <_out_rev>
 8004288:	4603      	mov	r3, r0
}
 800428a:	4618      	mov	r0, r3
 800428c:	375c      	adds	r7, #92	; 0x5c
 800428e:	46bd      	mov	sp, r7
 8004290:	bd90      	pop	{r4, r7, pc}
 8004292:	bf00      	nop
 8004294:	3fe00000 	.word	0x3fe00000
 8004298:	cccccccd 	.word	0xcccccccd
 800429c:	66666667 	.word	0x66666667

080042a0 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80042a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042a4:	b09d      	sub	sp, #116	; 0x74
 80042a6:	af06      	add	r7, sp, #24
 80042a8:	61f8      	str	r0, [r7, #28]
 80042aa:	61b9      	str	r1, [r7, #24]
 80042ac:	617a      	str	r2, [r7, #20]
 80042ae:	613b      	str	r3, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 80042b0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80042b4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80042b8:	f7fc fbe2 	bl	8000a80 <__aeabi_dcmpeq>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d014      	beq.n	80042ec <_etoa+0x4c>
 80042c2:	f04f 32ff 	mov.w	r2, #4294967295
 80042c6:	4bc4      	ldr	r3, [pc, #784]	; (80045d8 <_etoa+0x338>)
 80042c8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80042cc:	f7fc fc00 	bl	8000ad0 <__aeabi_dcmpgt>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10a      	bne.n	80042ec <_etoa+0x4c>
 80042d6:	f04f 32ff 	mov.w	r2, #4294967295
 80042da:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 80042de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80042e2:	f7fc fbd7 	bl	8000a94 <__aeabi_dcmplt>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d014      	beq.n	8004316 <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80042ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80042f0:	9304      	str	r3, [sp, #16]
 80042f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80042f6:	9303      	str	r3, [sp, #12]
 80042f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80042fc:	9302      	str	r3, [sp, #8]
 80042fe:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004302:	e9cd 2300 	strd	r2, r3, [sp]
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	69b9      	ldr	r1, [r7, #24]
 800430c:	69f8      	ldr	r0, [r7, #28]
 800430e:	f7ff fd6f 	bl	8003df0 <_ftoa>
 8004312:	4603      	mov	r3, r0
 8004314:	e247      	b.n	80047a6 <_etoa+0x506>
  }

  // determine the sign
  const bool negative = value < 0;
 8004316:	2301      	movs	r3, #1
 8004318:	461e      	mov	r6, r3
 800431a:	f04f 0200 	mov.w	r2, #0
 800431e:	f04f 0300 	mov.w	r3, #0
 8004322:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004326:	f7fc fbb5 	bl	8000a94 <__aeabi_dcmplt>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <_etoa+0x94>
 8004330:	2300      	movs	r3, #0
 8004332:	461e      	mov	r6, r3
 8004334:	f887 604b 	strb.w	r6, [r7, #75]	; 0x4b
  if (negative) {
 8004338:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00b      	beq.n	8004358 <_etoa+0xb8>
    value = -value;
 8004340:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004344:	603b      	str	r3, [r7, #0]
 8004346:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800434a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800434e:	607b      	str	r3, [r7, #4]
 8004350:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004354:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8004358:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800435c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004360:	2b00      	cmp	r3, #0
 8004362:	d102      	bne.n	800436a <_etoa+0xca>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8004364:	2306      	movs	r3, #6
 8004366:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 800436a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800436e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8004372:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004376:	f04f 0200 	mov.w	r2, #0
 800437a:	f04f 0300 	mov.w	r3, #0
 800437e:	0d0a      	lsrs	r2, r1, #20
 8004380:	2300      	movs	r3, #0
 8004382:	4613      	mov	r3, r2
 8004384:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004388:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800438c:	647b      	str	r3, [r7, #68]	; 0x44
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 800438e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004392:	4690      	mov	r8, r2
 8004394:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8004398:	4644      	mov	r4, r8
 800439a:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 800439e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80043a2:	e9c7 4508 	strd	r4, r5, [r7, #32]
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 80043a6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80043a8:	f7fc f898 	bl	80004dc <__aeabi_i2d>
 80043ac:	a37e      	add	r3, pc, #504	; (adr r3, 80045a8 <_etoa+0x308>)
 80043ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b2:	f7fc f8fd 	bl	80005b0 <__aeabi_dmul>
 80043b6:	4602      	mov	r2, r0
 80043b8:	460b      	mov	r3, r1
 80043ba:	4610      	mov	r0, r2
 80043bc:	4619      	mov	r1, r3
 80043be:	a37c      	add	r3, pc, #496	; (adr r3, 80045b0 <_etoa+0x310>)
 80043c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c4:	f7fb ff3e 	bl	8000244 <__adddf3>
 80043c8:	4602      	mov	r2, r0
 80043ca:	460b      	mov	r3, r1
 80043cc:	4614      	mov	r4, r2
 80043ce:	461d      	mov	r5, r3
 80043d0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80043d4:	f04f 0200 	mov.w	r2, #0
 80043d8:	4b80      	ldr	r3, [pc, #512]	; (80045dc <_etoa+0x33c>)
 80043da:	f7fb ff31 	bl	8000240 <__aeabi_dsub>
 80043de:	4602      	mov	r2, r0
 80043e0:	460b      	mov	r3, r1
 80043e2:	4610      	mov	r0, r2
 80043e4:	4619      	mov	r1, r3
 80043e6:	a374      	add	r3, pc, #464	; (adr r3, 80045b8 <_etoa+0x318>)
 80043e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ec:	f7fc f8e0 	bl	80005b0 <__aeabi_dmul>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4620      	mov	r0, r4
 80043f6:	4629      	mov	r1, r5
 80043f8:	f7fb ff24 	bl	8000244 <__adddf3>
 80043fc:	4602      	mov	r2, r0
 80043fe:	460b      	mov	r3, r1
 8004400:	4610      	mov	r0, r2
 8004402:	4619      	mov	r1, r3
 8004404:	f7fc fb6e 	bl	8000ae4 <__aeabi_d2iz>
 8004408:	4603      	mov	r3, r0
 800440a:	657b      	str	r3, [r7, #84]	; 0x54
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 800440c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800440e:	f7fc f865 	bl	80004dc <__aeabi_i2d>
 8004412:	a36b      	add	r3, pc, #428	; (adr r3, 80045c0 <_etoa+0x320>)
 8004414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004418:	f7fc f8ca 	bl	80005b0 <__aeabi_dmul>
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	4610      	mov	r0, r2
 8004422:	4619      	mov	r1, r3
 8004424:	f04f 0200 	mov.w	r2, #0
 8004428:	4b6d      	ldr	r3, [pc, #436]	; (80045e0 <_etoa+0x340>)
 800442a:	f7fb ff0b 	bl	8000244 <__adddf3>
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	4610      	mov	r0, r2
 8004434:	4619      	mov	r1, r3
 8004436:	f7fc fb55 	bl	8000ae4 <__aeabi_d2iz>
 800443a:	4603      	mov	r3, r0
 800443c:	647b      	str	r3, [r7, #68]	; 0x44
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 800443e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004440:	f7fc f84c 	bl	80004dc <__aeabi_i2d>
 8004444:	a360      	add	r3, pc, #384	; (adr r3, 80045c8 <_etoa+0x328>)
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	f7fc f8b1 	bl	80005b0 <__aeabi_dmul>
 800444e:	4602      	mov	r2, r0
 8004450:	460b      	mov	r3, r1
 8004452:	4614      	mov	r4, r2
 8004454:	461d      	mov	r5, r3
 8004456:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004458:	f7fc f840 	bl	80004dc <__aeabi_i2d>
 800445c:	a35c      	add	r3, pc, #368	; (adr r3, 80045d0 <_etoa+0x330>)
 800445e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004462:	f7fc f8a5 	bl	80005b0 <__aeabi_dmul>
 8004466:	4602      	mov	r2, r0
 8004468:	460b      	mov	r3, r1
 800446a:	4620      	mov	r0, r4
 800446c:	4629      	mov	r1, r5
 800446e:	f7fb fee7 	bl	8000240 <__aeabi_dsub>
 8004472:	4602      	mov	r2, r0
 8004474:	460b      	mov	r3, r1
 8004476:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  const double z2 = z * z;
 800447a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800447e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004482:	f7fc f895 	bl	80005b0 <__aeabi_dmul>
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 800448e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004490:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8004494:	17da      	asrs	r2, r3, #31
 8004496:	469a      	mov	sl, r3
 8004498:	4693      	mov	fp, r2
 800449a:	f04f 0200 	mov.w	r2, #0
 800449e:	f04f 0300 	mov.w	r3, #0
 80044a2:	ea4f 530a 	mov.w	r3, sl, lsl #20
 80044a6:	2200      	movs	r2, #0
 80044a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80044ac:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80044b0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	f7fb fec4 	bl	8000244 <__adddf3>
 80044bc:	4602      	mov	r2, r0
 80044be:	460b      	mov	r3, r1
 80044c0:	4690      	mov	r8, r2
 80044c2:	4699      	mov	r9, r3
 80044c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80044c8:	f04f 0000 	mov.w	r0, #0
 80044cc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80044d0:	f7fb feb6 	bl	8000240 <__aeabi_dsub>
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	4692      	mov	sl, r2
 80044da:	469b      	mov	fp, r3
 80044dc:	f04f 0200 	mov.w	r2, #0
 80044e0:	4b40      	ldr	r3, [pc, #256]	; (80045e4 <_etoa+0x344>)
 80044e2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80044e6:	f7fc f98d 	bl	8000804 <__aeabi_ddiv>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	4610      	mov	r0, r2
 80044f0:	4619      	mov	r1, r3
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	4b3c      	ldr	r3, [pc, #240]	; (80045e8 <_etoa+0x348>)
 80044f8:	f7fb fea4 	bl	8000244 <__adddf3>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004504:	f7fc f97e 	bl	8000804 <__aeabi_ddiv>
 8004508:	4602      	mov	r2, r0
 800450a:	460b      	mov	r3, r1
 800450c:	4610      	mov	r0, r2
 800450e:	4619      	mov	r1, r3
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	4b35      	ldr	r3, [pc, #212]	; (80045ec <_etoa+0x34c>)
 8004516:	f7fb fe95 	bl	8000244 <__adddf3>
 800451a:	4602      	mov	r2, r0
 800451c:	460b      	mov	r3, r1
 800451e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004522:	f7fc f96f 	bl	8000804 <__aeabi_ddiv>
 8004526:	4602      	mov	r2, r0
 8004528:	460b      	mov	r3, r1
 800452a:	4650      	mov	r0, sl
 800452c:	4659      	mov	r1, fp
 800452e:	f7fb fe89 	bl	8000244 <__adddf3>
 8004532:	4602      	mov	r2, r0
 8004534:	460b      	mov	r3, r1
 8004536:	4640      	mov	r0, r8
 8004538:	4649      	mov	r1, r9
 800453a:	f7fc f963 	bl	8000804 <__aeabi_ddiv>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	4610      	mov	r0, r2
 8004544:	4619      	mov	r1, r3
 8004546:	f04f 0200 	mov.w	r2, #0
 800454a:	4b29      	ldr	r3, [pc, #164]	; (80045f0 <_etoa+0x350>)
 800454c:	f7fb fe7a 	bl	8000244 <__adddf3>
 8004550:	4602      	mov	r2, r0
 8004552:	460b      	mov	r3, r1
 8004554:	4620      	mov	r0, r4
 8004556:	4629      	mov	r1, r5
 8004558:	f7fc f82a 	bl	80005b0 <__aeabi_dmul>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	e9c7 2308 	strd	r2, r3, [r7, #32]
  // correct for rounding errors
  if (value < conv.F) {
 8004564:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004568:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800456c:	f7fc fa92 	bl	8000a94 <__aeabi_dcmplt>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00d      	beq.n	8004592 <_etoa+0x2f2>
    expval--;
 8004576:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004578:	3b01      	subs	r3, #1
 800457a:	657b      	str	r3, [r7, #84]	; 0x54
    conv.F /= 10;
 800457c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	4b18      	ldr	r3, [pc, #96]	; (80045e8 <_etoa+0x348>)
 8004586:	f7fc f93d 	bl	8000804 <__aeabi_ddiv>
 800458a:	4602      	mov	r2, r0
 800458c:	460b      	mov	r3, r1
 800458e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8004592:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004594:	2b63      	cmp	r3, #99	; 0x63
 8004596:	dc2d      	bgt.n	80045f4 <_etoa+0x354>
 8004598:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800459a:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800459e:	db29      	blt.n	80045f4 <_etoa+0x354>
 80045a0:	2304      	movs	r3, #4
 80045a2:	e028      	b.n	80045f6 <_etoa+0x356>
 80045a4:	f3af 8000 	nop.w
 80045a8:	509f79fb 	.word	0x509f79fb
 80045ac:	3fd34413 	.word	0x3fd34413
 80045b0:	8b60c8b3 	.word	0x8b60c8b3
 80045b4:	3fc68a28 	.word	0x3fc68a28
 80045b8:	636f4361 	.word	0x636f4361
 80045bc:	3fd287a7 	.word	0x3fd287a7
 80045c0:	0979a371 	.word	0x0979a371
 80045c4:	400a934f 	.word	0x400a934f
 80045c8:	bbb55516 	.word	0xbbb55516
 80045cc:	40026bb1 	.word	0x40026bb1
 80045d0:	fefa39ef 	.word	0xfefa39ef
 80045d4:	3fe62e42 	.word	0x3fe62e42
 80045d8:	7fefffff 	.word	0x7fefffff
 80045dc:	3ff80000 	.word	0x3ff80000
 80045e0:	3fe00000 	.word	0x3fe00000
 80045e4:	402c0000 	.word	0x402c0000
 80045e8:	40240000 	.word	0x40240000
 80045ec:	40180000 	.word	0x40180000
 80045f0:	3ff00000 	.word	0x3ff00000
 80045f4:	2305      	movs	r3, #5
 80045f6:	653b      	str	r3, [r7, #80]	; 0x50

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 80045f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004600:	2b00      	cmp	r3, #0
 8004602:	d03d      	beq.n	8004680 <_etoa+0x3e0>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8004604:	a36a      	add	r3, pc, #424	; (adr r3, 80047b0 <_etoa+0x510>)
 8004606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800460e:	f7fc fa55 	bl	8000abc <__aeabi_dcmpge>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d024      	beq.n	8004662 <_etoa+0x3c2>
 8004618:	a367      	add	r3, pc, #412	; (adr r3, 80047b8 <_etoa+0x518>)
 800461a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004622:	f7fc fa37 	bl	8000a94 <__aeabi_dcmplt>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d01a      	beq.n	8004662 <_etoa+0x3c2>
      if ((int)prec > expval) {
 800462c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004630:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004632:	429a      	cmp	r2, r3
 8004634:	da07      	bge.n	8004646 <_etoa+0x3a6>
        prec = (unsigned)((int)prec - expval - 1);
 8004636:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800463a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	3b01      	subs	r3, #1
 8004640:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004644:	e002      	b.n	800464c <_etoa+0x3ac>
      }
      else {
        prec = 0;
 8004646:	2300      	movs	r3, #0
 8004648:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 800464c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004650:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004654:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 8004658:	2300      	movs	r3, #0
 800465a:	653b      	str	r3, [r7, #80]	; 0x50
      expval   = 0;
 800465c:	2300      	movs	r3, #0
 800465e:	657b      	str	r3, [r7, #84]	; 0x54
 8004660:	e00e      	b.n	8004680 <_etoa+0x3e0>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8004662:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00a      	beq.n	8004680 <_etoa+0x3e0>
 800466a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800466e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004672:	2b00      	cmp	r3, #0
 8004674:	d004      	beq.n	8004680 <_etoa+0x3e0>
        --prec;
 8004676:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800467a:	3b01      	subs	r3, #1
 800467c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8004680:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004684:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (width > minwidth) {
 8004686:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800468a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800468c:	429a      	cmp	r2, r3
 800468e:	d904      	bls.n	800469a <_etoa+0x3fa>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8004690:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004692:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004698:	e001      	b.n	800469e <_etoa+0x3fe>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 800469a:	2300      	movs	r3, #0
 800469c:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 800469e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d004      	beq.n	80046b4 <_etoa+0x414>
 80046aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d001      	beq.n	80046b4 <_etoa+0x414>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 80046b0:	2300      	movs	r3, #0
 80046b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  }

  // rescale the float value
  if (expval) {
 80046b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d009      	beq.n	80046ce <_etoa+0x42e>
    value /= conv.F;
 80046ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80046be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80046c2:	f7fc f89f 	bl	8000804 <__aeabi_ddiv>
 80046c6:	4602      	mov	r2, r0
 80046c8:	460b      	mov	r3, r1
 80046ca:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
  }

  // output the floating part
  const size_t start_idx = idx;
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 80046d2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d008      	beq.n	80046ec <_etoa+0x44c>
 80046da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80046de:	60bb      	str	r3, [r7, #8]
 80046e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80046e8:	60fb      	str	r3, [r7, #12]
 80046ea:	e003      	b.n	80046f4 <_etoa+0x454>
 80046ec:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 80046f0:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80046f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046fc:	9304      	str	r3, [sp, #16]
 80046fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004700:	9303      	str	r3, [sp, #12]
 8004702:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004706:	9302      	str	r3, [sp, #8]
 8004708:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800470c:	e9cd 3400 	strd	r3, r4, [sp]
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	69b9      	ldr	r1, [r7, #24]
 8004716:	69f8      	ldr	r0, [r7, #28]
 8004718:	f7ff fb6a 	bl	8003df0 <_ftoa>
 800471c:	6178      	str	r0, [r7, #20]

  // output the exponent part
  if (minwidth) {
 800471e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004720:	2b00      	cmp	r3, #0
 8004722:	d03f      	beq.n	80047a4 <_etoa+0x504>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8004724:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004728:	f003 0320 	and.w	r3, r3, #32
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <_etoa+0x494>
 8004730:	2045      	movs	r0, #69	; 0x45
 8004732:	e000      	b.n	8004736 <_etoa+0x496>
 8004734:	2065      	movs	r0, #101	; 0x65
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	1c53      	adds	r3, r2, #1
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	69fc      	ldr	r4, [r7, #28]
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	69b9      	ldr	r1, [r7, #24]
 8004742:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8004744:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004746:	2b00      	cmp	r3, #0
 8004748:	bfb8      	it	lt
 800474a:	425b      	neglt	r3, r3
 800474c:	4618      	mov	r0, r3
 800474e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004750:	0fdb      	lsrs	r3, r3, #31
 8004752:	b2db      	uxtb	r3, r3
 8004754:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004756:	3a01      	subs	r2, #1
 8004758:	2105      	movs	r1, #5
 800475a:	9105      	str	r1, [sp, #20]
 800475c:	9204      	str	r2, [sp, #16]
 800475e:	2200      	movs	r2, #0
 8004760:	9203      	str	r2, [sp, #12]
 8004762:	220a      	movs	r2, #10
 8004764:	9202      	str	r2, [sp, #8]
 8004766:	9301      	str	r3, [sp, #4]
 8004768:	9000      	str	r0, [sp, #0]
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	69b9      	ldr	r1, [r7, #24]
 8004770:	69f8      	ldr	r0, [r7, #28]
 8004772:	f7ff fa67 	bl	8003c44 <_ntoa_long>
 8004776:	6178      	str	r0, [r7, #20]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8004778:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800477c:	f003 0302 	and.w	r3, r3, #2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00f      	beq.n	80047a4 <_etoa+0x504>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8004784:	e007      	b.n	8004796 <_etoa+0x4f6>
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	1c53      	adds	r3, r2, #1
 800478a:	617b      	str	r3, [r7, #20]
 800478c:	69fc      	ldr	r4, [r7, #28]
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	69b9      	ldr	r1, [r7, #24]
 8004792:	2020      	movs	r0, #32
 8004794:	47a0      	blx	r4
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d8f0      	bhi.n	8004786 <_etoa+0x4e6>
    }
  }
  return idx;
 80047a4:	697b      	ldr	r3, [r7, #20]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	375c      	adds	r7, #92	; 0x5c
 80047aa:	46bd      	mov	sp, r7
 80047ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047b0:	eb1c432d 	.word	0xeb1c432d
 80047b4:	3f1a36e2 	.word	0x3f1a36e2
 80047b8:	00000000 	.word	0x00000000
 80047bc:	412e8480 	.word	0x412e8480

080047c0 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 80047c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047c4:	b0a3      	sub	sp, #140	; 0x8c
 80047c6:	af0a      	add	r7, sp, #40	; 0x28
 80047c8:	6178      	str	r0, [r7, #20]
 80047ca:	6139      	str	r1, [r7, #16]
 80047cc:	60fa      	str	r2, [r7, #12]
 80047ce:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f040 84ba 	bne.w	8005150 <_vsnprintf+0x990>
    // use null output function
    out = _out_null;
 80047dc:	4ba3      	ldr	r3, [pc, #652]	; (8004a6c <_vsnprintf+0x2ac>)
 80047de:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 80047e0:	f000 bcb6 	b.w	8005150 <_vsnprintf+0x990>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	2b25      	cmp	r3, #37	; 0x25
 80047ea:	d00d      	beq.n	8004808 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	7818      	ldrb	r0, [r3, #0]
 80047f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047f2:	1c53      	adds	r3, r2, #1
 80047f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047f6:	697c      	ldr	r4, [r7, #20]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6939      	ldr	r1, [r7, #16]
 80047fc:	47a0      	blx	r4
      format++;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	3301      	adds	r3, #1
 8004802:	60bb      	str	r3, [r7, #8]
      continue;
 8004804:	f000 bca4 	b.w	8005150 <_vsnprintf+0x990>
    }
    else {
      // yes, evaluate it
      format++;
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	3301      	adds	r3, #1
 800480c:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	3b20      	subs	r3, #32
 8004818:	2b10      	cmp	r3, #16
 800481a:	d857      	bhi.n	80048cc <_vsnprintf+0x10c>
 800481c:	a201      	add	r2, pc, #4	; (adr r2, 8004824 <_vsnprintf+0x64>)
 800481e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004822:	bf00      	nop
 8004824:	080048a5 	.word	0x080048a5
 8004828:	080048cd 	.word	0x080048cd
 800482c:	080048cd 	.word	0x080048cd
 8004830:	080048b9 	.word	0x080048b9
 8004834:	080048cd 	.word	0x080048cd
 8004838:	080048cd 	.word	0x080048cd
 800483c:	080048cd 	.word	0x080048cd
 8004840:	080048cd 	.word	0x080048cd
 8004844:	080048cd 	.word	0x080048cd
 8004848:	080048cd 	.word	0x080048cd
 800484c:	080048cd 	.word	0x080048cd
 8004850:	08004891 	.word	0x08004891
 8004854:	080048cd 	.word	0x080048cd
 8004858:	0800487d 	.word	0x0800487d
 800485c:	080048cd 	.word	0x080048cd
 8004860:	080048cd 	.word	0x080048cd
 8004864:	08004869 	.word	0x08004869
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004868:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800486a:	f043 0301 	orr.w	r3, r3, #1
 800486e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	3301      	adds	r3, #1
 8004874:	60bb      	str	r3, [r7, #8]
 8004876:	2301      	movs	r3, #1
 8004878:	653b      	str	r3, [r7, #80]	; 0x50
 800487a:	e02a      	b.n	80048d2 <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 800487c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800487e:	f043 0302 	orr.w	r3, r3, #2
 8004882:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	3301      	adds	r3, #1
 8004888:	60bb      	str	r3, [r7, #8]
 800488a:	2301      	movs	r3, #1
 800488c:	653b      	str	r3, [r7, #80]	; 0x50
 800488e:	e020      	b.n	80048d2 <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004890:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004892:	f043 0304 	orr.w	r3, r3, #4
 8004896:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	3301      	adds	r3, #1
 800489c:	60bb      	str	r3, [r7, #8]
 800489e:	2301      	movs	r3, #1
 80048a0:	653b      	str	r3, [r7, #80]	; 0x50
 80048a2:	e016      	b.n	80048d2 <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 80048a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048a6:	f043 0308 	orr.w	r3, r3, #8
 80048aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	3301      	adds	r3, #1
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	2301      	movs	r3, #1
 80048b4:	653b      	str	r3, [r7, #80]	; 0x50
 80048b6:	e00c      	b.n	80048d2 <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 80048b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048ba:	f043 0310 	orr.w	r3, r3, #16
 80048be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	3301      	adds	r3, #1
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	2301      	movs	r3, #1
 80048c8:	653b      	str	r3, [r7, #80]	; 0x50
 80048ca:	e002      	b.n	80048d2 <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 80048cc:	2300      	movs	r3, #0
 80048ce:	653b      	str	r3, [r7, #80]	; 0x50
 80048d0:	bf00      	nop
      }
    } while (n);
 80048d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d19c      	bne.n	8004812 <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7ff f849 	bl	8003978 <_is_digit>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d006      	beq.n	80048fa <_vsnprintf+0x13a>
      width = _atoi(&format);
 80048ec:	f107 0308 	add.w	r3, r7, #8
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7ff f857 	bl	80039a4 <_atoi>
 80048f6:	65b8      	str	r0, [r7, #88]	; 0x58
 80048f8:	e01a      	b.n	8004930 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	2b2a      	cmp	r3, #42	; 0x2a
 8004900:	d116      	bne.n	8004930 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 8004902:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004906:	1d1a      	adds	r2, r3, #4
 8004908:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 8004910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004912:	2b00      	cmp	r3, #0
 8004914:	da07      	bge.n	8004926 <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 8004916:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004918:	f043 0302 	orr.w	r3, r3, #2
 800491c:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 800491e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004920:	425b      	negs	r3, r3
 8004922:	65bb      	str	r3, [r7, #88]	; 0x58
 8004924:	e001      	b.n	800492a <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 8004926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004928:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	3301      	adds	r3, #1
 800492e:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	2b2e      	cmp	r3, #46	; 0x2e
 800493a:	d127      	bne.n	800498c <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 800493c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800493e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004942:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	3301      	adds	r3, #1
 8004948:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f7ff f812 	bl	8003978 <_is_digit>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d006      	beq.n	8004968 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 800495a:	f107 0308 	add.w	r3, r7, #8
 800495e:	4618      	mov	r0, r3
 8004960:	f7ff f820 	bl	80039a4 <_atoi>
 8004964:	6578      	str	r0, [r7, #84]	; 0x54
 8004966:	e011      	b.n	800498c <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	2b2a      	cmp	r3, #42	; 0x2a
 800496e:	d10d      	bne.n	800498c <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8004970:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004974:	1d1a      	adds	r2, r3, #4
 8004976:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 800497e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004980:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004984:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	3301      	adds	r3, #1
 800498a:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	3b68      	subs	r3, #104	; 0x68
 8004992:	2b12      	cmp	r3, #18
 8004994:	d866      	bhi.n	8004a64 <_vsnprintf+0x2a4>
 8004996:	a201      	add	r2, pc, #4	; (adr r2, 800499c <_vsnprintf+0x1dc>)
 8004998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800499c:	08004a0f 	.word	0x08004a0f
 80049a0:	08004a65 	.word	0x08004a65
 80049a4:	08004a45 	.word	0x08004a45
 80049a8:	08004a65 	.word	0x08004a65
 80049ac:	080049e9 	.word	0x080049e9
 80049b0:	08004a65 	.word	0x08004a65
 80049b4:	08004a65 	.word	0x08004a65
 80049b8:	08004a65 	.word	0x08004a65
 80049bc:	08004a65 	.word	0x08004a65
 80049c0:	08004a65 	.word	0x08004a65
 80049c4:	08004a65 	.word	0x08004a65
 80049c8:	08004a65 	.word	0x08004a65
 80049cc:	08004a35 	.word	0x08004a35
 80049d0:	08004a65 	.word	0x08004a65
 80049d4:	08004a65 	.word	0x08004a65
 80049d8:	08004a65 	.word	0x08004a65
 80049dc:	08004a65 	.word	0x08004a65
 80049e0:	08004a65 	.word	0x08004a65
 80049e4:	08004a55 	.word	0x08004a55
      case 'l' :
        flags |= FLAGS_LONG;
 80049e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049ee:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	3301      	adds	r3, #1
 80049f4:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	2b6c      	cmp	r3, #108	; 0x6c
 80049fc:	d134      	bne.n	8004a68 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 80049fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a04:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004a0c:	e02c      	b.n	8004a68 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 8004a0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a14:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	2b68      	cmp	r3, #104	; 0x68
 8004a22:	d125      	bne.n	8004a70 <_vsnprintf+0x2b0>
          flags |= FLAGS_CHAR;
 8004a24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a2a:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	60bb      	str	r3, [r7, #8]
        }
        break;
 8004a32:	e01d      	b.n	8004a70 <_vsnprintf+0x2b0>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004a34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a3a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	3301      	adds	r3, #1
 8004a40:	60bb      	str	r3, [r7, #8]
        break;
 8004a42:	e016      	b.n	8004a72 <_vsnprintf+0x2b2>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004a44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a4a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	3301      	adds	r3, #1
 8004a50:	60bb      	str	r3, [r7, #8]
        break;
 8004a52:	e00e      	b.n	8004a72 <_vsnprintf+0x2b2>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 8004a54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a5a:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	60bb      	str	r3, [r7, #8]
        break;
 8004a62:	e006      	b.n	8004a72 <_vsnprintf+0x2b2>
      default :
        break;
 8004a64:	bf00      	nop
 8004a66:	e004      	b.n	8004a72 <_vsnprintf+0x2b2>
        break;
 8004a68:	bf00      	nop
 8004a6a:	e002      	b.n	8004a72 <_vsnprintf+0x2b2>
 8004a6c:	08003901 	.word	0x08003901
        break;
 8004a70:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	3b25      	subs	r3, #37	; 0x25
 8004a78:	2b53      	cmp	r3, #83	; 0x53
 8004a7a:	f200 835c 	bhi.w	8005136 <_vsnprintf+0x976>
 8004a7e:	a201      	add	r2, pc, #4	; (adr r2, 8004a84 <_vsnprintf+0x2c4>)
 8004a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a84:	0800511f 	.word	0x0800511f
 8004a88:	08005137 	.word	0x08005137
 8004a8c:	08005137 	.word	0x08005137
 8004a90:	08005137 	.word	0x08005137
 8004a94:	08005137 	.word	0x08005137
 8004a98:	08005137 	.word	0x08005137
 8004a9c:	08005137 	.word	0x08005137
 8004aa0:	08005137 	.word	0x08005137
 8004aa4:	08005137 	.word	0x08005137
 8004aa8:	08005137 	.word	0x08005137
 8004aac:	08005137 	.word	0x08005137
 8004ab0:	08005137 	.word	0x08005137
 8004ab4:	08005137 	.word	0x08005137
 8004ab8:	08005137 	.word	0x08005137
 8004abc:	08005137 	.word	0x08005137
 8004ac0:	08005137 	.word	0x08005137
 8004ac4:	08005137 	.word	0x08005137
 8004ac8:	08005137 	.word	0x08005137
 8004acc:	08005137 	.word	0x08005137
 8004ad0:	08005137 	.word	0x08005137
 8004ad4:	08005137 	.word	0x08005137
 8004ad8:	08005137 	.word	0x08005137
 8004adc:	08005137 	.word	0x08005137
 8004ae0:	08005137 	.word	0x08005137
 8004ae4:	08005137 	.word	0x08005137
 8004ae8:	08005137 	.word	0x08005137
 8004aec:	08005137 	.word	0x08005137
 8004af0:	08005137 	.word	0x08005137
 8004af4:	08005137 	.word	0x08005137
 8004af8:	08005137 	.word	0x08005137
 8004afc:	08005137 	.word	0x08005137
 8004b00:	08005137 	.word	0x08005137
 8004b04:	08004ed7 	.word	0x08004ed7
 8004b08:	08004e8b 	.word	0x08004e8b
 8004b0c:	08004ed7 	.word	0x08004ed7
 8004b10:	08005137 	.word	0x08005137
 8004b14:	08005137 	.word	0x08005137
 8004b18:	08005137 	.word	0x08005137
 8004b1c:	08005137 	.word	0x08005137
 8004b20:	08005137 	.word	0x08005137
 8004b24:	08005137 	.word	0x08005137
 8004b28:	08005137 	.word	0x08005137
 8004b2c:	08005137 	.word	0x08005137
 8004b30:	08005137 	.word	0x08005137
 8004b34:	08005137 	.word	0x08005137
 8004b38:	08005137 	.word	0x08005137
 8004b3c:	08005137 	.word	0x08005137
 8004b40:	08005137 	.word	0x08005137
 8004b44:	08005137 	.word	0x08005137
 8004b48:	08005137 	.word	0x08005137
 8004b4c:	08005137 	.word	0x08005137
 8004b50:	08004bd5 	.word	0x08004bd5
 8004b54:	08005137 	.word	0x08005137
 8004b58:	08005137 	.word	0x08005137
 8004b5c:	08005137 	.word	0x08005137
 8004b60:	08005137 	.word	0x08005137
 8004b64:	08005137 	.word	0x08005137
 8004b68:	08005137 	.word	0x08005137
 8004b6c:	08005137 	.word	0x08005137
 8004b70:	08005137 	.word	0x08005137
 8004b74:	08005137 	.word	0x08005137
 8004b78:	08004bd5 	.word	0x08004bd5
 8004b7c:	08004f43 	.word	0x08004f43
 8004b80:	08004bd5 	.word	0x08004bd5
 8004b84:	08004ed7 	.word	0x08004ed7
 8004b88:	08004e8b 	.word	0x08004e8b
 8004b8c:	08004ed7 	.word	0x08004ed7
 8004b90:	08005137 	.word	0x08005137
 8004b94:	08004bd5 	.word	0x08004bd5
 8004b98:	08005137 	.word	0x08005137
 8004b9c:	08005137 	.word	0x08005137
 8004ba0:	08005137 	.word	0x08005137
 8004ba4:	08005137 	.word	0x08005137
 8004ba8:	08005137 	.word	0x08005137
 8004bac:	08004bd5 	.word	0x08004bd5
 8004bb0:	08005083 	.word	0x08005083
 8004bb4:	08005137 	.word	0x08005137
 8004bb8:	08005137 	.word	0x08005137
 8004bbc:	08004fbb 	.word	0x08004fbb
 8004bc0:	08005137 	.word	0x08005137
 8004bc4:	08004bd5 	.word	0x08004bd5
 8004bc8:	08005137 	.word	0x08005137
 8004bcc:	08005137 	.word	0x08005137
 8004bd0:	08004bd5 	.word	0x08004bd5
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	2b78      	cmp	r3, #120	; 0x78
 8004bda:	d003      	beq.n	8004be4 <_vsnprintf+0x424>
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	2b58      	cmp	r3, #88	; 0x58
 8004be2:	d102      	bne.n	8004bea <_vsnprintf+0x42a>
          base = 16U;
 8004be4:	2310      	movs	r3, #16
 8004be6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004be8:	e013      	b.n	8004c12 <_vsnprintf+0x452>
        }
        else if (*format == 'o') {
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	2b6f      	cmp	r3, #111	; 0x6f
 8004bf0:	d102      	bne.n	8004bf8 <_vsnprintf+0x438>
          base =  8U;
 8004bf2:	2308      	movs	r3, #8
 8004bf4:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bf6:	e00c      	b.n	8004c12 <_vsnprintf+0x452>
        }
        else if (*format == 'b') {
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	2b62      	cmp	r3, #98	; 0x62
 8004bfe:	d102      	bne.n	8004c06 <_vsnprintf+0x446>
          base =  2U;
 8004c00:	2302      	movs	r3, #2
 8004c02:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c04:	e005      	b.n	8004c12 <_vsnprintf+0x452>
        }
        else {
          base = 10U;
 8004c06:	230a      	movs	r3, #10
 8004c08:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8004c0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c0c:	f023 0310 	bic.w	r3, r3, #16
 8004c10:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	2b58      	cmp	r3, #88	; 0x58
 8004c18:	d103      	bne.n	8004c22 <_vsnprintf+0x462>
          flags |= FLAGS_UPPERCASE;
 8004c1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c1c:	f043 0320 	orr.w	r3, r3, #32
 8004c20:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2b69      	cmp	r3, #105	; 0x69
 8004c28:	d007      	beq.n	8004c3a <_vsnprintf+0x47a>
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	2b64      	cmp	r3, #100	; 0x64
 8004c30:	d003      	beq.n	8004c3a <_vsnprintf+0x47a>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8004c32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c34:	f023 030c 	bic.w	r3, r3, #12
 8004c38:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8004c3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d003      	beq.n	8004c4c <_vsnprintf+0x48c>
          flags &= ~FLAGS_ZEROPAD;
 8004c44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c46:	f023 0301 	bic.w	r3, r3, #1
 8004c4a:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	781b      	ldrb	r3, [r3, #0]
 8004c50:	2b69      	cmp	r3, #105	; 0x69
 8004c52:	d004      	beq.n	8004c5e <_vsnprintf+0x49e>
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	2b64      	cmp	r3, #100	; 0x64
 8004c5a:	f040 8098 	bne.w	8004d8e <_vsnprintf+0x5ce>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004c5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d031      	beq.n	8004ccc <_vsnprintf+0x50c>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8004c68:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c6c:	3307      	adds	r3, #7
 8004c6e:	f023 0307 	bic.w	r3, r3, #7
 8004c72:	f103 0208 	add.w	r2, r3, #8
 8004c76:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004c82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	da06      	bge.n	8004c98 <_vsnprintf+0x4d8>
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	f1d2 0800 	rsbs	r8, r2, #0
 8004c90:	eb61 0903 	sbc.w	r9, r1, r3
 8004c94:	4642      	mov	r2, r8
 8004c96:	464b      	mov	r3, r9
 8004c98:	69f9      	ldr	r1, [r7, #28]
 8004c9a:	0fc9      	lsrs	r1, r1, #31
 8004c9c:	b2c9      	uxtb	r1, r1
 8004c9e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004ca0:	2400      	movs	r4, #0
 8004ca2:	4682      	mov	sl, r0
 8004ca4:	46a3      	mov	fp, r4
 8004ca6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004ca8:	9008      	str	r0, [sp, #32]
 8004caa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004cac:	9007      	str	r0, [sp, #28]
 8004cae:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8004cb0:	9006      	str	r0, [sp, #24]
 8004cb2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004cb6:	9102      	str	r1, [sp, #8]
 8004cb8:	e9cd 2300 	strd	r2, r3, [sp]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cc0:	6939      	ldr	r1, [r7, #16]
 8004cc2:	6978      	ldr	r0, [r7, #20]
 8004cc4:	f7ff f824 	bl	8003d10 <_ntoa_long_long>
 8004cc8:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004cca:	e0da      	b.n	8004e82 <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004ccc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d020      	beq.n	8004d18 <_vsnprintf+0x558>
            const long value = va_arg(va, long);
 8004cd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004cda:	1d1a      	adds	r2, r3, #4
 8004cdc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	bfb8      	it	lt
 8004cea:	425b      	neglt	r3, r3
 8004cec:	4619      	mov	r1, r3
 8004cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf0:	0fdb      	lsrs	r3, r3, #31
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004cf6:	9205      	str	r2, [sp, #20]
 8004cf8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cfa:	9204      	str	r2, [sp, #16]
 8004cfc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004cfe:	9203      	str	r2, [sp, #12]
 8004d00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d02:	9202      	str	r2, [sp, #8]
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	9100      	str	r1, [sp, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d0c:	6939      	ldr	r1, [r7, #16]
 8004d0e:	6978      	ldr	r0, [r7, #20]
 8004d10:	f7fe ff98 	bl	8003c44 <_ntoa_long>
 8004d14:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004d16:	e0b4      	b.n	8004e82 <_vsnprintf+0x6c2>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 8004d18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d007      	beq.n	8004d32 <_vsnprintf+0x572>
 8004d22:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d26:	1d1a      	adds	r2, r3, #4
 8004d28:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	e012      	b.n	8004d58 <_vsnprintf+0x598>
 8004d32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d007      	beq.n	8004d4c <_vsnprintf+0x58c>
 8004d3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d40:	1d1a      	adds	r2, r3, #4
 8004d42:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	b21b      	sxth	r3, r3
 8004d4a:	e005      	b.n	8004d58 <_vsnprintf+0x598>
 8004d4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d50:	1d1a      	adds	r2, r3, #4
 8004d52:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	bfb8      	it	lt
 8004d60:	425b      	neglt	r3, r3
 8004d62:	4619      	mov	r1, r3
 8004d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d66:	0fdb      	lsrs	r3, r3, #31
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d6c:	9205      	str	r2, [sp, #20]
 8004d6e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d70:	9204      	str	r2, [sp, #16]
 8004d72:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004d74:	9203      	str	r2, [sp, #12]
 8004d76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d78:	9202      	str	r2, [sp, #8]
 8004d7a:	9301      	str	r3, [sp, #4]
 8004d7c:	9100      	str	r1, [sp, #0]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d82:	6939      	ldr	r1, [r7, #16]
 8004d84:	6978      	ldr	r0, [r7, #20]
 8004d86:	f7fe ff5d 	bl	8003c44 <_ntoa_long>
 8004d8a:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004d8c:	e079      	b.n	8004e82 <_vsnprintf+0x6c2>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004d8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d022      	beq.n	8004dde <_vsnprintf+0x61e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004d98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004d9c:	3307      	adds	r3, #7
 8004d9e:	f023 0307 	bic.w	r3, r3, #7
 8004da2:	f103 0208 	add.w	r2, r3, #8
 8004da6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004db0:	2000      	movs	r0, #0
 8004db2:	460d      	mov	r5, r1
 8004db4:	4606      	mov	r6, r0
 8004db6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004db8:	9108      	str	r1, [sp, #32]
 8004dba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004dbc:	9107      	str	r1, [sp, #28]
 8004dbe:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004dc0:	9106      	str	r1, [sp, #24]
 8004dc2:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8004dc6:	2100      	movs	r1, #0
 8004dc8:	9102      	str	r1, [sp, #8]
 8004dca:	e9cd 2300 	strd	r2, r3, [sp]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004dd2:	6939      	ldr	r1, [r7, #16]
 8004dd4:	6978      	ldr	r0, [r7, #20]
 8004dd6:	f7fe ff9b 	bl	8003d10 <_ntoa_long_long>
 8004dda:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004ddc:	e051      	b.n	8004e82 <_vsnprintf+0x6c2>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004dde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d018      	beq.n	8004e1a <_vsnprintf+0x65a>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8004de8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004dec:	1d1a      	adds	r2, r3, #4
 8004dee:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004df6:	9205      	str	r2, [sp, #20]
 8004df8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004dfa:	9204      	str	r2, [sp, #16]
 8004dfc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004dfe:	9203      	str	r2, [sp, #12]
 8004e00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e02:	9202      	str	r2, [sp, #8]
 8004e04:	2200      	movs	r2, #0
 8004e06:	9201      	str	r2, [sp, #4]
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e0e:	6939      	ldr	r1, [r7, #16]
 8004e10:	6978      	ldr	r0, [r7, #20]
 8004e12:	f7fe ff17 	bl	8003c44 <_ntoa_long>
 8004e16:	64f8      	str	r0, [r7, #76]	; 0x4c
 8004e18:	e033      	b.n	8004e82 <_vsnprintf+0x6c2>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8004e1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d007      	beq.n	8004e34 <_vsnprintf+0x674>
 8004e24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e28:	1d1a      	adds	r2, r3, #4
 8004e2a:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	e012      	b.n	8004e5a <_vsnprintf+0x69a>
 8004e34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d007      	beq.n	8004e4e <_vsnprintf+0x68e>
 8004e3e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e42:	1d1a      	adds	r2, r3, #4
 8004e44:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	e005      	b.n	8004e5a <_vsnprintf+0x69a>
 8004e4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e52:	1d1a      	adds	r2, r3, #4
 8004e54:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004e5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e5e:	9305      	str	r3, [sp, #20]
 8004e60:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e62:	9304      	str	r3, [sp, #16]
 8004e64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e66:	9303      	str	r3, [sp, #12]
 8004e68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e6a:	9302      	str	r3, [sp, #8]
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	9301      	str	r3, [sp, #4]
 8004e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e72:	9300      	str	r3, [sp, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e78:	6939      	ldr	r1, [r7, #16]
 8004e7a:	6978      	ldr	r0, [r7, #20]
 8004e7c:	f7fe fee2 	bl	8003c44 <_ntoa_long>
 8004e80:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	3301      	adds	r3, #1
 8004e86:	60bb      	str	r3, [r7, #8]
        break;
 8004e88:	e162      	b.n	8005150 <_vsnprintf+0x990>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2b46      	cmp	r3, #70	; 0x46
 8004e90:	d103      	bne.n	8004e9a <_vsnprintf+0x6da>
 8004e92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e94:	f043 0320 	orr.w	r3, r3, #32
 8004e98:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004e9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004e9e:	3307      	adds	r3, #7
 8004ea0:	f023 0307 	bic.w	r3, r3, #7
 8004ea4:	f103 0208 	add.w	r2, r3, #8
 8004ea8:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004eb2:	9104      	str	r1, [sp, #16]
 8004eb4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004eb6:	9103      	str	r1, [sp, #12]
 8004eb8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004eba:	9102      	str	r1, [sp, #8]
 8004ebc:	e9cd 2300 	strd	r2, r3, [sp]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ec4:	6939      	ldr	r1, [r7, #16]
 8004ec6:	6978      	ldr	r0, [r7, #20]
 8004ec8:	f7fe ff92 	bl	8003df0 <_ftoa>
 8004ecc:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	60bb      	str	r3, [r7, #8]
        break;
 8004ed4:	e13c      	b.n	8005150 <_vsnprintf+0x990>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	2b67      	cmp	r3, #103	; 0x67
 8004edc:	d003      	beq.n	8004ee6 <_vsnprintf+0x726>
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b47      	cmp	r3, #71	; 0x47
 8004ee4:	d103      	bne.n	8004eee <_vsnprintf+0x72e>
 8004ee6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ee8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004eec:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	2b45      	cmp	r3, #69	; 0x45
 8004ef4:	d003      	beq.n	8004efe <_vsnprintf+0x73e>
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	2b47      	cmp	r3, #71	; 0x47
 8004efc:	d103      	bne.n	8004f06 <_vsnprintf+0x746>
 8004efe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f00:	f043 0320 	orr.w	r3, r3, #32
 8004f04:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004f06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f0a:	3307      	adds	r3, #7
 8004f0c:	f023 0307 	bic.w	r3, r3, #7
 8004f10:	f103 0208 	add.w	r2, r3, #8
 8004f14:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004f1e:	9104      	str	r1, [sp, #16]
 8004f20:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004f22:	9103      	str	r1, [sp, #12]
 8004f24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004f26:	9102      	str	r1, [sp, #8]
 8004f28:	e9cd 2300 	strd	r2, r3, [sp]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f30:	6939      	ldr	r1, [r7, #16]
 8004f32:	6978      	ldr	r0, [r7, #20]
 8004f34:	f7ff f9b4 	bl	80042a0 <_etoa>
 8004f38:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	60bb      	str	r3, [r7, #8]
        break;
 8004f40:	e106      	b.n	8005150 <_vsnprintf+0x990>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004f42:	2301      	movs	r3, #1
 8004f44:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004f46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10e      	bne.n	8004f6e <_vsnprintf+0x7ae>
          while (l++ < width) {
 8004f50:	e007      	b.n	8004f62 <_vsnprintf+0x7a2>
            out(' ', buffer, idx++, maxlen);
 8004f52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f54:	1c53      	adds	r3, r2, #1
 8004f56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f58:	697c      	ldr	r4, [r7, #20]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6939      	ldr	r1, [r7, #16]
 8004f5e:	2020      	movs	r0, #32
 8004f60:	47a0      	blx	r4
          while (l++ < width) {
 8004f62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	647a      	str	r2, [r7, #68]	; 0x44
 8004f68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d8f1      	bhi.n	8004f52 <_vsnprintf+0x792>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004f6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f72:	1d1a      	adds	r2, r3, #4
 8004f74:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	b2d8      	uxtb	r0, r3
 8004f7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f7e:	1c53      	adds	r3, r2, #1
 8004f80:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f82:	697c      	ldr	r4, [r7, #20]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6939      	ldr	r1, [r7, #16]
 8004f88:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 8004f8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f8c:	f003 0302 	and.w	r3, r3, #2
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00e      	beq.n	8004fb2 <_vsnprintf+0x7f2>
          while (l++ < width) {
 8004f94:	e007      	b.n	8004fa6 <_vsnprintf+0x7e6>
            out(' ', buffer, idx++, maxlen);
 8004f96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f98:	1c53      	adds	r3, r2, #1
 8004f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f9c:	697c      	ldr	r4, [r7, #20]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6939      	ldr	r1, [r7, #16]
 8004fa2:	2020      	movs	r0, #32
 8004fa4:	47a0      	blx	r4
          while (l++ < width) {
 8004fa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	647a      	str	r2, [r7, #68]	; 0x44
 8004fac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d8f1      	bhi.n	8004f96 <_vsnprintf+0x7d6>
          }
        }
        format++;
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	60bb      	str	r3, [r7, #8]
        break;
 8004fb8:	e0ca      	b.n	8005150 <_vsnprintf+0x990>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 8004fba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004fbe:	1d1a      	adds	r2, r3, #4
 8004fc0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8004fc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <_vsnprintf+0x812>
 8004fce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fd0:	e001      	b.n	8004fd6 <_vsnprintf+0x816>
 8004fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004fda:	f7fe fcb1 	bl	8003940 <_strnlen_s>
 8004fde:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 8004fe0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d005      	beq.n	8004ff6 <_vsnprintf+0x836>
          l = (l < precision ? l : precision);
 8004fea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	bf28      	it	cs
 8004ff2:	4613      	movcs	r3, r2
 8004ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 8004ff6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d11a      	bne.n	8005036 <_vsnprintf+0x876>
          while (l++ < width) {
 8005000:	e007      	b.n	8005012 <_vsnprintf+0x852>
            out(' ', buffer, idx++, maxlen);
 8005002:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005004:	1c53      	adds	r3, r2, #1
 8005006:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005008:	697c      	ldr	r4, [r7, #20]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6939      	ldr	r1, [r7, #16]
 800500e:	2020      	movs	r0, #32
 8005010:	47a0      	blx	r4
          while (l++ < width) {
 8005012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005018:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800501a:	429a      	cmp	r2, r3
 800501c:	d8f1      	bhi.n	8005002 <_vsnprintf+0x842>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 800501e:	e00a      	b.n	8005036 <_vsnprintf+0x876>
          out(*(p++), buffer, idx++, maxlen);
 8005020:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005022:	1c5a      	adds	r2, r3, #1
 8005024:	643a      	str	r2, [r7, #64]	; 0x40
 8005026:	7818      	ldrb	r0, [r3, #0]
 8005028:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800502a:	1c53      	adds	r3, r2, #1
 800502c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800502e:	697c      	ldr	r4, [r7, #20]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6939      	ldr	r1, [r7, #16]
 8005034:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8005036:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d009      	beq.n	8005052 <_vsnprintf+0x892>
 800503e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005044:	2b00      	cmp	r3, #0
 8005046:	d0eb      	beq.n	8005020 <_vsnprintf+0x860>
 8005048:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800504a:	1e5a      	subs	r2, r3, #1
 800504c:	657a      	str	r2, [r7, #84]	; 0x54
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1e6      	bne.n	8005020 <_vsnprintf+0x860>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8005052:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00e      	beq.n	800507a <_vsnprintf+0x8ba>
          while (l++ < width) {
 800505c:	e007      	b.n	800506e <_vsnprintf+0x8ae>
            out(' ', buffer, idx++, maxlen);
 800505e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005060:	1c53      	adds	r3, r2, #1
 8005062:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005064:	697c      	ldr	r4, [r7, #20]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6939      	ldr	r1, [r7, #16]
 800506a:	2020      	movs	r0, #32
 800506c:	47a0      	blx	r4
          while (l++ < width) {
 800506e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005074:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005076:	429a      	cmp	r2, r3
 8005078:	d8f1      	bhi.n	800505e <_vsnprintf+0x89e>
          }
        }
        format++;
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	3301      	adds	r3, #1
 800507e:	60bb      	str	r3, [r7, #8]
        break;
 8005080:	e066      	b.n	8005150 <_vsnprintf+0x990>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8005082:	2308      	movs	r3, #8
 8005084:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8005086:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005088:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800508c:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 800508e:	2300      	movs	r3, #0
 8005090:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8005094:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005098:	2b00      	cmp	r3, #0
 800509a:	d023      	beq.n	80050e4 <_vsnprintf+0x924>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800509c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050a0:	1d1a      	adds	r2, r3, #4
 80050a2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	2300      	movs	r3, #0
 80050ac:	603a      	str	r2, [r7, #0]
 80050ae:	607b      	str	r3, [r7, #4]
 80050b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050b2:	9308      	str	r3, [sp, #32]
 80050b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050b6:	9307      	str	r3, [sp, #28]
 80050b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050ba:	9306      	str	r3, [sp, #24]
 80050bc:	f04f 0210 	mov.w	r2, #16
 80050c0:	f04f 0300 	mov.w	r3, #0
 80050c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80050c8:	2300      	movs	r3, #0
 80050ca:	9302      	str	r3, [sp, #8]
 80050cc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80050d0:	e9cd 3400 	strd	r3, r4, [sp]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050d8:	6939      	ldr	r1, [r7, #16]
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7fe fe18 	bl	8003d10 <_ntoa_long_long>
 80050e0:	64f8      	str	r0, [r7, #76]	; 0x4c
 80050e2:	e018      	b.n	8005116 <_vsnprintf+0x956>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 80050e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80050e8:	1d1a      	adds	r2, r3, #4
 80050ea:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	461a      	mov	r2, r3
 80050f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050f4:	9305      	str	r3, [sp, #20]
 80050f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050f8:	9304      	str	r3, [sp, #16]
 80050fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050fc:	9303      	str	r3, [sp, #12]
 80050fe:	2310      	movs	r3, #16
 8005100:	9302      	str	r3, [sp, #8]
 8005102:	2300      	movs	r3, #0
 8005104:	9301      	str	r3, [sp, #4]
 8005106:	9200      	str	r2, [sp, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800510c:	6939      	ldr	r1, [r7, #16]
 800510e:	6978      	ldr	r0, [r7, #20]
 8005110:	f7fe fd98 	bl	8003c44 <_ntoa_long>
 8005114:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	3301      	adds	r3, #1
 800511a:	60bb      	str	r3, [r7, #8]
        break;
 800511c:	e018      	b.n	8005150 <_vsnprintf+0x990>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 800511e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005120:	1c53      	adds	r3, r2, #1
 8005122:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005124:	697c      	ldr	r4, [r7, #20]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6939      	ldr	r1, [r7, #16]
 800512a:	2025      	movs	r0, #37	; 0x25
 800512c:	47a0      	blx	r4
        format++;
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	3301      	adds	r3, #1
 8005132:	60bb      	str	r3, [r7, #8]
        break;
 8005134:	e00c      	b.n	8005150 <_vsnprintf+0x990>

      default :
        out(*format, buffer, idx++, maxlen);
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	7818      	ldrb	r0, [r3, #0]
 800513a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800513c:	1c53      	adds	r3, r2, #1
 800513e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005140:	697c      	ldr	r4, [r7, #20]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6939      	ldr	r1, [r7, #16]
 8005146:	47a0      	blx	r4
        format++;
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	3301      	adds	r3, #1
 800514c:	60bb      	str	r3, [r7, #8]
        break;
 800514e:	bf00      	nop
  while (*format)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	f47f ab45 	bne.w	80047e4 <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800515a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	429a      	cmp	r2, r3
 8005160:	d302      	bcc.n	8005168 <_vsnprintf+0x9a8>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	1e5a      	subs	r2, r3, #1
 8005166:	e000      	b.n	800516a <_vsnprintf+0x9aa>
 8005168:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800516a:	697c      	ldr	r4, [r7, #20]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6939      	ldr	r1, [r7, #16]
 8005170:	2000      	movs	r0, #0
 8005172:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8005174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8005176:	4618      	mov	r0, r3
 8005178:	3764      	adds	r7, #100	; 0x64
 800517a:	46bd      	mov	sp, r7
 800517c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005180 <printf_>:


///

int printf_(const char* format, ...)
{
 8005180:	b40f      	push	{r0, r1, r2, r3}
 8005182:	b580      	push	{r7, lr}
 8005184:	b086      	sub	sp, #24
 8005186:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 8005188:	f107 031c 	add.w	r3, r7, #28
 800518c:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 800518e:	1d39      	adds	r1, r7, #4
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	f04f 32ff 	mov.w	r2, #4294967295
 800519a:	4806      	ldr	r0, [pc, #24]	; (80051b4 <printf_+0x34>)
 800519c:	f7ff fb10 	bl	80047c0 <_vsnprintf>
 80051a0:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 80051a2:	68fb      	ldr	r3, [r7, #12]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3710      	adds	r7, #16
 80051a8:	46bd      	mov	sp, r7
 80051aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80051ae:	b004      	add	sp, #16
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	0800391b 	.word	0x0800391b

080051b8 <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 80051b8:	b40e      	push	{r1, r2, r3}
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b087      	sub	sp, #28
 80051be:	af02      	add	r7, sp, #8
 80051c0:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 80051c2:	f107 0320 	add.w	r3, r7, #32
 80051c6:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	f04f 32ff 	mov.w	r2, #4294967295
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	4805      	ldr	r0, [pc, #20]	; (80051ec <sprintf_+0x34>)
 80051d6:	f7ff faf3 	bl	80047c0 <_vsnprintf>
 80051da:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 80051dc:	68fb      	ldr	r3, [r7, #12]
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80051e8:	b003      	add	sp, #12
 80051ea:	4770      	bx	lr
 80051ec:	080038d5 	.word	0x080038d5

080051f0 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80051f0:	b480      	push	{r7}
 80051f2:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 80051f4:	4b0c      	ldr	r3, [pc, #48]	; (8005228 <Ringbuf_init+0x38>)
 80051f6:	4a0d      	ldr	r2, [pc, #52]	; (800522c <Ringbuf_init+0x3c>)
 80051f8:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80051fa:	4b0d      	ldr	r3, [pc, #52]	; (8005230 <Ringbuf_init+0x40>)
 80051fc:	4a0d      	ldr	r2, [pc, #52]	; (8005234 <Ringbuf_init+0x44>)
 80051fe:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8005200:	4b0d      	ldr	r3, [pc, #52]	; (8005238 <Ringbuf_init+0x48>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	695a      	ldr	r2, [r3, #20]
 8005206:	4b0c      	ldr	r3, [pc, #48]	; (8005238 <Ringbuf_init+0x48>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f042 0201 	orr.w	r2, r2, #1
 800520e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8005210:	4b09      	ldr	r3, [pc, #36]	; (8005238 <Ringbuf_init+0x48>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	4b08      	ldr	r3, [pc, #32]	; (8005238 <Ringbuf_init+0x48>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0220 	orr.w	r2, r2, #32
 800521e:	60da      	str	r2, [r3, #12]
}
 8005220:	bf00      	nop
 8005222:	46bd      	mov	sp, r7
 8005224:	bc80      	pop	{r7}
 8005226:	4770      	bx	lr
 8005228:	20000bb4 	.word	0x20000bb4
 800522c:	200003a4 	.word	0x200003a4
 8005230:	20000bb8 	.word	0x20000bb8
 8005234:	200007ac 	.word	0x200007ac
 8005238:	200002d8 	.word	0x200002d8

0800523c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	4603      	mov	r3, r0
 8005244:	6039      	str	r1, [r7, #0]
 8005246:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800524e:	3301      	adds	r3, #1
 8005250:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005254:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	429a      	cmp	r2, r3
 8005260:	d009      	beq.n	8005276 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	79f9      	ldrb	r1, [r7, #7]
 800526c:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 8005276:	bf00      	nop
 8005278:	3714      	adds	r7, #20
 800527a:	46bd      	mov	sp, r7
 800527c:	bc80      	pop	{r7}
 800527e:	4770      	bx	lr

08005280 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8005286:	4b13      	ldr	r3, [pc, #76]	; (80052d4 <Uart_read+0x54>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800528e:	4b11      	ldr	r3, [pc, #68]	; (80052d4 <Uart_read+0x54>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005296:	429a      	cmp	r2, r3
 8005298:	d102      	bne.n	80052a0 <Uart_read+0x20>
  {
    return -1;
 800529a:	f04f 33ff 	mov.w	r3, #4294967295
 800529e:	e013      	b.n	80052c8 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 80052a0:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <Uart_read+0x54>)
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	4b0b      	ldr	r3, [pc, #44]	; (80052d4 <Uart_read+0x54>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80052ac:	5cd3      	ldrb	r3, [r2, r3]
 80052ae:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 80052b0:	4b08      	ldr	r3, [pc, #32]	; (80052d4 <Uart_read+0x54>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80052b8:	1c5a      	adds	r2, r3, #1
 80052ba:	4b06      	ldr	r3, [pc, #24]	; (80052d4 <Uart_read+0x54>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80052c2:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    return c;
 80052c6:	79fb      	ldrb	r3, [r7, #7]
  }
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bc80      	pop	{r7}
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	20000bb4 	.word	0x20000bb4

080052d8 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 80052d8:	b480      	push	{r7}
 80052da:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 80052dc:	4b0a      	ldr	r3, [pc, #40]	; (8005308 <IsDataAvailable+0x30>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	4b08      	ldr	r3, [pc, #32]	; (8005308 <IsDataAvailable+0x30>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 80052fe:	4618      	mov	r0, r3
 8005300:	46bd      	mov	sp, r7
 8005302:	bc80      	pop	{r7}
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	20000bb4 	.word	0x20000bb4

0800530c <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 800530c:	b480      	push	{r7}
 800530e:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8005310:	4b0b      	ldr	r3, [pc, #44]	; (8005340 <Uart_peek+0x34>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005318:	4b09      	ldr	r3, [pc, #36]	; (8005340 <Uart_peek+0x34>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005320:	429a      	cmp	r2, r3
 8005322:	d102      	bne.n	800532a <Uart_peek+0x1e>
  {
    return -1;
 8005324:	f04f 33ff 	mov.w	r3, #4294967295
 8005328:	e006      	b.n	8005338 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 800532a:	4b05      	ldr	r3, [pc, #20]	; (8005340 <Uart_peek+0x34>)
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	4b04      	ldr	r3, [pc, #16]	; (8005340 <Uart_peek+0x34>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005336:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8005338:	4618      	mov	r0, r3
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr
 8005340:	20000bb4 	.word	0x20000bb4

08005344 <Get_after>:

/* must be used after wait_for function
 * get the entered number of characters after the entered string
 */
int Get_after (char *string, uint8_t numberofchars, char *buffertosave)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	460b      	mov	r3, r1
 800534e:	607a      	str	r2, [r7, #4]
 8005350:	72fb      	strb	r3, [r7, #11]
	for (int indx=0; indx<numberofchars; indx++)
 8005352:	2300      	movs	r3, #0
 8005354:	617b      	str	r3, [r7, #20]
 8005356:	e01e      	b.n	8005396 <Get_after+0x52>
	{
		timeout_rb = TIMEOUT_DEF;
 8005358:	4b13      	ldr	r3, [pc, #76]	; (80053a8 <Get_after+0x64>)
 800535a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800535e:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout_rb);  // wait until some data is available
 8005360:	bf00      	nop
 8005362:	f7ff ffb9 	bl	80052d8 <IsDataAvailable>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d103      	bne.n	8005374 <Get_after+0x30>
 800536c:	4b0e      	ldr	r3, [pc, #56]	; (80053a8 <Get_after+0x64>)
 800536e:	881b      	ldrh	r3, [r3, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1f6      	bne.n	8005362 <Get_after+0x1e>
		if (timeout_rb == 0) return 0;  // if data isn't available within time, then return 0
 8005374:	4b0c      	ldr	r3, [pc, #48]	; (80053a8 <Get_after+0x64>)
 8005376:	881b      	ldrh	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <Get_after+0x3c>
 800537c:	2300      	movs	r3, #0
 800537e:	e00f      	b.n	80053a0 <Get_after+0x5c>
		buffertosave[indx] = Uart_read();  // save the data into the buffer... increments the tail
 8005380:	f7ff ff7e 	bl	8005280 <Uart_read>
 8005384:	4601      	mov	r1, r0
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	4413      	add	r3, r2
 800538c:	b2ca      	uxtb	r2, r1
 800538e:	701a      	strb	r2, [r3, #0]
	for (int indx=0; indx<numberofchars; indx++)
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	3301      	adds	r3, #1
 8005394:	617b      	str	r3, [r7, #20]
 8005396:	7afb      	ldrb	r3, [r7, #11]
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	429a      	cmp	r2, r3
 800539c:	dbdc      	blt.n	8005358 <Get_after+0x14>
	}
	return 1;
 800539e:	2301      	movs	r3, #1
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3718      	adds	r7, #24
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	200003a0 	.word	0x200003a0

080053ac <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b084      	sub	sp, #16
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
	int so_far =0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7fa ff35 	bl	8000228 <strlen>
 80053be:	4603      	mov	r3, r0
 80053c0:	60bb      	str	r3, [r7, #8]

again:
	timeout_rb = TIMEOUT_DEF;
 80053c2:	4b3c      	ldr	r3, [pc, #240]	; (80054b4 <Wait_for+0x108>)
 80053c4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80053c8:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout_rb);  // let's wait for the data to show up
 80053ca:	bf00      	nop
 80053cc:	f7ff ff84 	bl	80052d8 <IsDataAvailable>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d103      	bne.n	80053de <Wait_for+0x32>
 80053d6:	4b37      	ldr	r3, [pc, #220]	; (80054b4 <Wait_for+0x108>)
 80053d8:	881b      	ldrh	r3, [r3, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1f6      	bne.n	80053cc <Wait_for+0x20>
	if (timeout_rb == 0) return 0;
 80053de:	4b35      	ldr	r3, [pc, #212]	; (80054b4 <Wait_for+0x108>)
 80053e0:	881b      	ldrh	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d119      	bne.n	800541a <Wait_for+0x6e>
 80053e6:	2300      	movs	r3, #0
 80053e8:	e060      	b.n	80054ac <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 80053ea:	4b33      	ldr	r3, [pc, #204]	; (80054b8 <Wait_for+0x10c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80053f2:	4b31      	ldr	r3, [pc, #196]	; (80054b8 <Wait_for+0x10c>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d00b      	beq.n	8005416 <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 80053fe:	4b2e      	ldr	r3, [pc, #184]	; (80054b8 <Wait_for+0x10c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005406:	1c5a      	adds	r2, r3, #1
 8005408:	4b2b      	ldr	r3, [pc, #172]	; (80054b8 <Wait_for+0x10c>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005410:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8005414:	e001      	b.n	800541a <Wait_for+0x6e>
		}

		else
		{
			return 0;
 8005416:	2300      	movs	r3, #0
 8005418:	e048      	b.n	80054ac <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 800541a:	f7ff ff77 	bl	800530c <Uart_peek>
 800541e:	4601      	mov	r1, r0
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	4413      	add	r3, r2
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	4299      	cmp	r1, r3
 800542a:	d1de      	bne.n	80053ea <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 800542c:	e027      	b.n	800547e <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	3301      	adds	r3, #1
 8005432:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8005434:	4b20      	ldr	r3, [pc, #128]	; (80054b8 <Wait_for+0x10c>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800543c:	1c5a      	adds	r2, r3, #1
 800543e:	4b1e      	ldr	r3, [pc, #120]	; (80054b8 <Wait_for+0x10c>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8005446:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
		if (so_far == len) return 1;
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	429a      	cmp	r2, r3
 8005450:	d101      	bne.n	8005456 <Wait_for+0xaa>
 8005452:	2301      	movs	r3, #1
 8005454:	e02a      	b.n	80054ac <Wait_for+0x100>
		timeout_rb = TIMEOUT_DEF;
 8005456:	4b17      	ldr	r3, [pc, #92]	; (80054b4 <Wait_for+0x108>)
 8005458:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800545c:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout_rb);
 800545e:	bf00      	nop
 8005460:	f7ff ff3a 	bl	80052d8 <IsDataAvailable>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d103      	bne.n	8005472 <Wait_for+0xc6>
 800546a:	4b12      	ldr	r3, [pc, #72]	; (80054b4 <Wait_for+0x108>)
 800546c:	881b      	ldrh	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1f6      	bne.n	8005460 <Wait_for+0xb4>
		if (timeout_rb == 0) return 0;
 8005472:	4b10      	ldr	r3, [pc, #64]	; (80054b4 <Wait_for+0x108>)
 8005474:	881b      	ldrh	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d101      	bne.n	800547e <Wait_for+0xd2>
 800547a:	2300      	movs	r3, #0
 800547c:	e016      	b.n	80054ac <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 800547e:	f7ff ff45 	bl	800530c <Uart_peek>
 8005482:	4601      	mov	r1, r0
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	4413      	add	r3, r2
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	4299      	cmp	r1, r3
 800548e:	d0ce      	beq.n	800542e <Wait_for+0x82>
	}

	if (so_far != len)
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	429a      	cmp	r2, r3
 8005496:	d002      	beq.n	800549e <Wait_for+0xf2>
	{
		so_far = 0;
 8005498:	2300      	movs	r3, #0
 800549a:	60fb      	str	r3, [r7, #12]
		goto again;
 800549c:	e791      	b.n	80053c2 <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d101      	bne.n	80054aa <Wait_for+0xfe>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <Wait_for+0x100>
	else return 0;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}
 80054b4:	200003a0 	.word	0x200003a0
 80054b8:	20000bb4 	.word	0x20000bb4

080054bc <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b086      	sub	sp, #24
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f003 0320 	and.w	r3, r3, #32
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d017      	beq.n	800550e <Uart_isr+0x52>
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	f003 0320 	and.w	r3, r3, #32
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d012      	beq.n	800550e <Uart_isr+0x52>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80054f6:	4b20      	ldr	r3, [pc, #128]	; (8005578 <Uart_isr+0xbc>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	7bfb      	ldrb	r3, [r7, #15]
 80054fc:	4611      	mov	r1, r2
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff fe9c 	bl	800523c <store_char>

        extern UART_HandleTypeDef DebugUartHandle;
        WRITE_REG ( DebugUartHandle.Instance->DR,c);
 8005504:	4b1d      	ldr	r3, [pc, #116]	; (800557c <Uart_isr+0xc0>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	7bfa      	ldrb	r2, [r7, #15]
 800550a:	605a      	str	r2, [r3, #4]
        return;
 800550c:	e031      	b.n	8005572 <Uart_isr+0xb6>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005514:	2b00      	cmp	r3, #0
 8005516:	d02c      	beq.n	8005572 <Uart_isr+0xb6>
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800551e:	2b00      	cmp	r3, #0
 8005520:	d027      	beq.n	8005572 <Uart_isr+0xb6>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8005522:	4b17      	ldr	r3, [pc, #92]	; (8005580 <Uart_isr+0xc4>)
 8005524:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8005528:	4b15      	ldr	r3, [pc, #84]	; (8005580 <Uart_isr+0xc4>)
 800552a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800552e:	429a      	cmp	r2, r3
 8005530:	d108      	bne.n	8005544 <Uart_isr+0x88>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005540:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8005542:	e015      	b.n	8005570 <Uart_isr+0xb4>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8005544:	4b0e      	ldr	r3, [pc, #56]	; (8005580 <Uart_isr+0xc4>)
 8005546:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800554a:	4a0d      	ldr	r2, [pc, #52]	; (8005580 <Uart_isr+0xc4>)
 800554c:	5cd3      	ldrb	r3, [r2, r3]
 800554e:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8005550:	4b0b      	ldr	r3, [pc, #44]	; (8005580 <Uart_isr+0xc4>)
 8005552:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8005556:	3301      	adds	r3, #1
 8005558:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800555c:	4a08      	ldr	r2, [pc, #32]	; (8005580 <Uart_isr+0xc4>)
 800555e:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	7bba      	ldrb	r2, [r7, #14]
 800556e:	605a      	str	r2, [r3, #4]
    	return;
 8005570:	bf00      	nop
    }
}
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	20000bb4 	.word	0x20000bb4
 800557c:	200000d0 	.word	0x200000d0
 8005580:	200007ac 	.word	0x200007ac

08005584 <RTC_Init>:
uint8_t rmon,rday,rhour,rmin,rsec,rweek;
uint8_t const table_week[12]={0,3,3,6,1,4,6,2,5,0,3,5};
uint8_t const mon_table[12]={31,28,31,30,31,30,31,31,30,31,30,31};

void RTC_Init(RTC_HandleTypeDef* hrtc)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af02      	add	r7, sp, #8
 800558a:	6078      	str	r0, [r7, #4]
	hrtc->Instance = RTC;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a17      	ldr	r2, [pc, #92]	; (80055ec <RTC_Init+0x68>)
 8005590:	601a      	str	r2, [r3, #0]
	hrtc->Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f04f 32ff 	mov.w	r2, #4294967295
 8005598:	605a      	str	r2, [r3, #4]
	hrtc->Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	609a      	str	r2, [r3, #8]
	if (HAL_RTC_Init(hrtc) != HAL_OK)
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f003 fb9b 	bl	8008cdc <HAL_RTC_Init>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <RTC_Init+0x2c>
	{
		Error_Handler();
 80055ac:	f7fe f97a 	bl	80038a4 <Error_Handler>
	}
	//Check If first time connect to power source
	if(HAL_RTCEx_BKUPRead(hrtc,RTC_BKP_DR1)!=0x5050){//Deafult Value should be 0xffff
 80055b0:	2101      	movs	r1, #1
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f003 fcc0 	bl	8008f38 <HAL_RTCEx_BKUPRead>
 80055b8:	4603      	mov	r3, r0
 80055ba:	f245 0250 	movw	r2, #20560	; 0x5050
 80055be:	4293      	cmp	r3, r2
 80055c0:	d010      	beq.n	80055e4 <RTC_Init+0x60>
		HAL_RTCEx_BKUPWrite(hrtc,RTC_BKP_DR1,0x5050);
 80055c2:	f245 0250 	movw	r2, #20560	; 0x5050
 80055c6:	2101      	movs	r1, #1
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f003 fc9b 	bl	8008f04 <HAL_RTCEx_BKUPWrite>
		RTC_Set(2022,1,1,0,0,0);
 80055ce:	2300      	movs	r3, #0
 80055d0:	9301      	str	r3, [sp, #4]
 80055d2:	2300      	movs	r3, #0
 80055d4:	9300      	str	r3, [sp, #0]
 80055d6:	2300      	movs	r3, #0
 80055d8:	2201      	movs	r2, #1
 80055da:	2101      	movs	r1, #1
 80055dc:	f240 70e6 	movw	r0, #2022	; 0x7e6
 80055e0:	f000 f806 	bl	80055f0 <RTC_Set>
	}
}
 80055e4:	bf00      	nop
 80055e6:	3708      	adds	r7, #8
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	40002800 	.word	0x40002800

080055f0 <RTC_Set>:

uint8_t RTC_Set(uint16_t syear, int8_t smon, uint8_t sday,uint8_t rhour,uint8_t rmin,uint8_t rsec){
 80055f0:	b590      	push	{r4, r7, lr}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	4604      	mov	r4, r0
 80055f8:	4608      	mov	r0, r1
 80055fa:	4611      	mov	r1, r2
 80055fc:	461a      	mov	r2, r3
 80055fe:	4623      	mov	r3, r4
 8005600:	80fb      	strh	r3, [r7, #6]
 8005602:	4603      	mov	r3, r0
 8005604:	717b      	strb	r3, [r7, #5]
 8005606:	460b      	mov	r3, r1
 8005608:	713b      	strb	r3, [r7, #4]
 800560a:	4613      	mov	r3, r2
 800560c:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set Time According To Parameters (Be Done Later Using USART)
	 */
	uint16_t t;
	uint32_t seccount=0;
 800560e:	2300      	movs	r3, #0
 8005610:	60bb      	str	r3, [r7, #8]
	if(syear<2000||syear>2099)return 1;// Range: 1970-2099
 8005612:	88fb      	ldrh	r3, [r7, #6]
 8005614:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005618:	d304      	bcc.n	8005624 <RTC_Set+0x34>
 800561a:	88fb      	ldrh	r3, [r7, #6]
 800561c:	f640 0233 	movw	r2, #2099	; 0x833
 8005620:	4293      	cmp	r3, r2
 8005622:	d901      	bls.n	8005628 <RTC_Set+0x38>
 8005624:	2301      	movs	r3, #1
 8005626:	e081      	b.n	800572c <RTC_Set+0x13c>
	for(t=1970;t<syear;++t){
 8005628:	f240 73b2 	movw	r3, #1970	; 0x7b2
 800562c:	81fb      	strh	r3, [r7, #14]
 800562e:	e014      	b.n	800565a <RTC_Set+0x6a>
		if(Is_Leap_Year(t))seccount+=31622400;
 8005630:	89fb      	ldrh	r3, [r7, #14]
 8005632:	4618      	mov	r0, r3
 8005634:	f000 f9dc 	bl	80059f0 <Is_Leap_Year>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d006      	beq.n	800564c <RTC_Set+0x5c>
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f103 73f1 	add.w	r3, r3, #31588352	; 0x1e20000
 8005644:	f503 4305 	add.w	r3, r3, #34048	; 0x8500
 8005648:	60bb      	str	r3, [r7, #8]
 800564a:	e003      	b.n	8005654 <RTC_Set+0x64>
		else seccount+=31536000;
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	4b39      	ldr	r3, [pc, #228]	; (8005734 <RTC_Set+0x144>)
 8005650:	4413      	add	r3, r2
 8005652:	60bb      	str	r3, [r7, #8]
	for(t=1970;t<syear;++t){
 8005654:	89fb      	ldrh	r3, [r7, #14]
 8005656:	3301      	adds	r3, #1
 8005658:	81fb      	strh	r3, [r7, #14]
 800565a:	89fa      	ldrh	r2, [r7, #14]
 800565c:	88fb      	ldrh	r3, [r7, #6]
 800565e:	429a      	cmp	r2, r3
 8005660:	d3e6      	bcc.n	8005630 <RTC_Set+0x40>
	}
	smon-=1;
 8005662:	797b      	ldrb	r3, [r7, #5]
 8005664:	3b01      	subs	r3, #1
 8005666:	b2db      	uxtb	r3, r3
 8005668:	717b      	strb	r3, [r7, #5]
	for(t=0;t<smon;t++){
 800566a:	2300      	movs	r3, #0
 800566c:	81fb      	strh	r3, [r7, #14]
 800566e:	e01c      	b.n	80056aa <RTC_Set+0xba>
		seccount+=(uint32_t)mon_table[t]*86400;
 8005670:	89fb      	ldrh	r3, [r7, #14]
 8005672:	4a31      	ldr	r2, [pc, #196]	; (8005738 <RTC_Set+0x148>)
 8005674:	5cd3      	ldrb	r3, [r2, r3]
 8005676:	461a      	mov	r2, r3
 8005678:	4b30      	ldr	r3, [pc, #192]	; (800573c <RTC_Set+0x14c>)
 800567a:	fb02 f303 	mul.w	r3, r2, r3
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	4413      	add	r3, r2
 8005682:	60bb      	str	r3, [r7, #8]
		if(Is_Leap_Year(syear)&&t==1)seccount+=86400;
 8005684:	88fb      	ldrh	r3, [r7, #6]
 8005686:	4618      	mov	r0, r3
 8005688:	f000 f9b2 	bl	80059f0 <Is_Leap_Year>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d008      	beq.n	80056a4 <RTC_Set+0xb4>
 8005692:	89fb      	ldrh	r3, [r7, #14]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d105      	bne.n	80056a4 <RTC_Set+0xb4>
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800569e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80056a2:	60bb      	str	r3, [r7, #8]
	for(t=0;t<smon;t++){
 80056a4:	89fb      	ldrh	r3, [r7, #14]
 80056a6:	3301      	adds	r3, #1
 80056a8:	81fb      	strh	r3, [r7, #14]
 80056aa:	89fa      	ldrh	r2, [r7, #14]
 80056ac:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	dbdd      	blt.n	8005670 <RTC_Set+0x80>
	}
	seccount+=(uint32_t)(sday-1)*86400;
 80056b4:	793b      	ldrb	r3, [r7, #4]
 80056b6:	3b01      	subs	r3, #1
 80056b8:	461a      	mov	r2, r3
 80056ba:	4b20      	ldr	r3, [pc, #128]	; (800573c <RTC_Set+0x14c>)
 80056bc:	fb02 f303 	mul.w	r3, r2, r3
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	4413      	add	r3, r2
 80056c4:	60bb      	str	r3, [r7, #8]
	seccount += (uint32_t)rhour*3600;
 80056c6:	78fb      	ldrb	r3, [r7, #3]
 80056c8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80056cc:	fb02 f303 	mul.w	r3, r2, r3
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	4413      	add	r3, r2
 80056d4:	60bb      	str	r3, [r7, #8]
	seccount += (uint32_t)rmin*60;
 80056d6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80056da:	4613      	mov	r3, r2
 80056dc:	011b      	lsls	r3, r3, #4
 80056de:	1a9b      	subs	r3, r3, r2
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	461a      	mov	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	4413      	add	r3, r2
 80056e8:	60bb      	str	r3, [r7, #8]
	seccount += rsec;
 80056ea:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	4413      	add	r3, r2
 80056f2:	60bb      	str	r3, [r7, #8]

	RTC->CRL|=1<<4;
 80056f4:	4b12      	ldr	r3, [pc, #72]	; (8005740 <RTC_Set+0x150>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	4a11      	ldr	r2, [pc, #68]	; (8005740 <RTC_Set+0x150>)
 80056fa:	f043 0310 	orr.w	r3, r3, #16
 80056fe:	6053      	str	r3, [r2, #4]
	RTC->CNTL=seccount&0xffff;
 8005700:	4a0f      	ldr	r2, [pc, #60]	; (8005740 <RTC_Set+0x150>)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	b29b      	uxth	r3, r3
 8005706:	61d3      	str	r3, [r2, #28]
	RTC->CNTH=seccount>>16;
 8005708:	4a0d      	ldr	r2, [pc, #52]	; (8005740 <RTC_Set+0x150>)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	0c1b      	lsrs	r3, r3, #16
 800570e:	6193      	str	r3, [r2, #24]
	RTC->CRL&=~(1<<4);
 8005710:	4b0b      	ldr	r3, [pc, #44]	; (8005740 <RTC_Set+0x150>)
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	4a0a      	ldr	r2, [pc, #40]	; (8005740 <RTC_Set+0x150>)
 8005716:	f023 0310 	bic.w	r3, r3, #16
 800571a:	6053      	str	r3, [r2, #4]
	while(!(RTC->CRL&(1<<5)));
 800571c:	bf00      	nop
 800571e:	4b08      	ldr	r3, [pc, #32]	; (8005740 <RTC_Set+0x150>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f003 0320 	and.w	r3, r3, #32
 8005726:	2b00      	cmp	r3, #0
 8005728:	d0f9      	beq.n	800571e <RTC_Set+0x12e>

	return 0;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	bd90      	pop	{r4, r7, pc}
 8005734:	01e13380 	.word	0x01e13380
 8005738:	0800d2ac 	.word	0x0800d2ac
 800573c:	00015180 	.word	0x00015180
 8005740:	40002800 	.word	0x40002800

08005744 <RTC_Get>:

uint8_t RTC_Get(void){
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
	/*
	 * Refresh Time variables in rtc.c
	 */
	static uint16_t daycnt=0;
	uint32_t timecount=0;
 800574a:	2300      	movs	r3, #0
 800574c:	607b      	str	r3, [r7, #4]
	uint32_t temp=0;
 800574e:	2300      	movs	r3, #0
 8005750:	60fb      	str	r3, [r7, #12]
	uint32_t temp1=0;
 8005752:	2300      	movs	r3, #0
 8005754:	60bb      	str	r3, [r7, #8]

	timecount=RTC->CNTH;
 8005756:	4b65      	ldr	r3, [pc, #404]	; (80058ec <RTC_Get+0x1a8>)
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	607b      	str	r3, [r7, #4]
	timecount<<=16;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	041b      	lsls	r3, r3, #16
 8005760:	607b      	str	r3, [r7, #4]
	timecount+=RTC->CNTL;
 8005762:	4b62      	ldr	r3, [pc, #392]	; (80058ec <RTC_Get+0x1a8>)
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	4413      	add	r3, r2
 800576a:	607b      	str	r3, [r7, #4]

	temp=timecount/86400;//Day
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a60      	ldr	r2, [pc, #384]	; (80058f0 <RTC_Get+0x1ac>)
 8005770:	fba2 2303 	umull	r2, r3, r2, r3
 8005774:	0c1b      	lsrs	r3, r3, #16
 8005776:	60fb      	str	r3, [r7, #12]
	if(daycnt!=temp){//New Day
 8005778:	4b5e      	ldr	r3, [pc, #376]	; (80058f4 <RTC_Get+0x1b0>)
 800577a:	881b      	ldrh	r3, [r3, #0]
 800577c:	461a      	mov	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	4293      	cmp	r3, r2
 8005782:	d066      	beq.n	8005852 <RTC_Get+0x10e>
		daycnt=temp;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	b29a      	uxth	r2, r3
 8005788:	4b5a      	ldr	r3, [pc, #360]	; (80058f4 <RTC_Get+0x1b0>)
 800578a:	801a      	strh	r2, [r3, #0]
		temp1=1970;
 800578c:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8005790:	60bb      	str	r3, [r7, #8]
		while(temp>=365){
 8005792:	e01b      	b.n	80057cc <RTC_Get+0x88>
			if(Is_Leap_Year(temp1)){
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	b29b      	uxth	r3, r3
 8005798:	4618      	mov	r0, r3
 800579a:	f000 f929 	bl	80059f0 <Is_Leap_Year>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00c      	beq.n	80057be <RTC_Get+0x7a>
				if(temp>=366)temp-=366;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f5b3 7fb7 	cmp.w	r3, #366	; 0x16e
 80057aa:	d304      	bcc.n	80057b6 <RTC_Get+0x72>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f5a3 73b7 	sub.w	r3, r3, #366	; 0x16e
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	e007      	b.n	80057c6 <RTC_Get+0x82>
				else{temp1++; break;}
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	3301      	adds	r3, #1
 80057ba:	60bb      	str	r3, [r7, #8]
 80057bc:	e00a      	b.n	80057d4 <RTC_Get+0x90>
			}
			else temp-=365;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f2a3 136d 	subw	r3, r3, #365	; 0x16d
 80057c4:	60fb      	str	r3, [r7, #12]
			temp1++;
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	3301      	adds	r3, #1
 80057ca:	60bb      	str	r3, [r7, #8]
		while(temp>=365){
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 80057d2:	d8df      	bhi.n	8005794 <RTC_Get+0x50>
		}
		ryear=temp1;//Year
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	b29a      	uxth	r2, r3
 80057d8:	4b47      	ldr	r3, [pc, #284]	; (80058f8 <RTC_Get+0x1b4>)
 80057da:	801a      	strh	r2, [r3, #0]
		temp1=0;
 80057dc:	2300      	movs	r3, #0
 80057de:	60bb      	str	r3, [r7, #8]
		while(temp>=28){
 80057e0:	e024      	b.n	800582c <RTC_Get+0xe8>
			if(Is_Leap_Year(ryear)&&temp1==1){
 80057e2:	4b45      	ldr	r3, [pc, #276]	; (80058f8 <RTC_Get+0x1b4>)
 80057e4:	881b      	ldrh	r3, [r3, #0]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 f902 	bl	80059f0 <Is_Leap_Year>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d009      	beq.n	8005806 <RTC_Get+0xc2>
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d106      	bne.n	8005806 <RTC_Get+0xc2>
				if(temp>=29)temp-=29;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2b1c      	cmp	r3, #28
 80057fc:	d91a      	bls.n	8005834 <RTC_Get+0xf0>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3b1d      	subs	r3, #29
 8005802:	60fb      	str	r3, [r7, #12]
 8005804:	e00f      	b.n	8005826 <RTC_Get+0xe2>
				else break;
			}else{
			if(temp>=mon_table[temp1])temp-=mon_table[temp1];
 8005806:	4a3d      	ldr	r2, [pc, #244]	; (80058fc <RTC_Get+0x1b8>)
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	4413      	add	r3, r2
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	461a      	mov	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	4293      	cmp	r3, r2
 8005814:	d310      	bcc.n	8005838 <RTC_Get+0xf4>
 8005816:	4a39      	ldr	r2, [pc, #228]	; (80058fc <RTC_Get+0x1b8>)
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	4413      	add	r3, r2
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	461a      	mov	r2, r3
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	1a9b      	subs	r3, r3, r2
 8005824:	60fb      	str	r3, [r7, #12]
			else break;
			}
			temp1++;
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	3301      	adds	r3, #1
 800582a:	60bb      	str	r3, [r7, #8]
		while(temp>=28){
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b1b      	cmp	r3, #27
 8005830:	d8d7      	bhi.n	80057e2 <RTC_Get+0x9e>
 8005832:	e002      	b.n	800583a <RTC_Get+0xf6>
				else break;
 8005834:	bf00      	nop
 8005836:	e000      	b.n	800583a <RTC_Get+0xf6>
			else break;
 8005838:	bf00      	nop
		}
		rmon=temp1+1;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	b2db      	uxtb	r3, r3
 800583e:	3301      	adds	r3, #1
 8005840:	b2da      	uxtb	r2, r3
 8005842:	4b2f      	ldr	r3, [pc, #188]	; (8005900 <RTC_Get+0x1bc>)
 8005844:	701a      	strb	r2, [r3, #0]
		rday=temp+1;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	b2db      	uxtb	r3, r3
 800584a:	3301      	adds	r3, #1
 800584c:	b2da      	uxtb	r2, r3
 800584e:	4b2d      	ldr	r3, [pc, #180]	; (8005904 <RTC_Get+0x1c0>)
 8005850:	701a      	strb	r2, [r3, #0]
	}
	temp=timecount%86400;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a26      	ldr	r2, [pc, #152]	; (80058f0 <RTC_Get+0x1ac>)
 8005856:	fba2 1203 	umull	r1, r2, r2, r3
 800585a:	0c12      	lsrs	r2, r2, #16
 800585c:	492a      	ldr	r1, [pc, #168]	; (8005908 <RTC_Get+0x1c4>)
 800585e:	fb01 f202 	mul.w	r2, r1, r2
 8005862:	1a9b      	subs	r3, r3, r2
 8005864:	60fb      	str	r3, [r7, #12]
	rhour=temp/3600;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	4a28      	ldr	r2, [pc, #160]	; (800590c <RTC_Get+0x1c8>)
 800586a:	fba2 2303 	umull	r2, r3, r2, r3
 800586e:	0adb      	lsrs	r3, r3, #11
 8005870:	b2da      	uxtb	r2, r3
 8005872:	4b27      	ldr	r3, [pc, #156]	; (8005910 <RTC_Get+0x1cc>)
 8005874:	701a      	strb	r2, [r3, #0]
	rmin=(temp%3600)/60;
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	4b24      	ldr	r3, [pc, #144]	; (800590c <RTC_Get+0x1c8>)
 800587a:	fba3 1302 	umull	r1, r3, r3, r2
 800587e:	0adb      	lsrs	r3, r3, #11
 8005880:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005884:	fb01 f303 	mul.w	r3, r1, r3
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	4a22      	ldr	r2, [pc, #136]	; (8005914 <RTC_Get+0x1d0>)
 800588c:	fba2 2303 	umull	r2, r3, r2, r3
 8005890:	095b      	lsrs	r3, r3, #5
 8005892:	b2da      	uxtb	r2, r3
 8005894:	4b20      	ldr	r3, [pc, #128]	; (8005918 <RTC_Get+0x1d4>)
 8005896:	701a      	strb	r2, [r3, #0]
	rsec=(temp%3600)%60;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	4a1c      	ldr	r2, [pc, #112]	; (800590c <RTC_Get+0x1c8>)
 800589c:	fba2 1203 	umull	r1, r2, r2, r3
 80058a0:	0ad2      	lsrs	r2, r2, #11
 80058a2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80058a6:	fb01 f202 	mul.w	r2, r1, r2
 80058aa:	1a9a      	subs	r2, r3, r2
 80058ac:	4b19      	ldr	r3, [pc, #100]	; (8005914 <RTC_Get+0x1d0>)
 80058ae:	fba3 1302 	umull	r1, r3, r3, r2
 80058b2:	0959      	lsrs	r1, r3, #5
 80058b4:	460b      	mov	r3, r1
 80058b6:	011b      	lsls	r3, r3, #4
 80058b8:	1a5b      	subs	r3, r3, r1
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	1ad1      	subs	r1, r2, r3
 80058be:	b2ca      	uxtb	r2, r1
 80058c0:	4b16      	ldr	r3, [pc, #88]	; (800591c <RTC_Get+0x1d8>)
 80058c2:	701a      	strb	r2, [r3, #0]
	rweek=RTC_Get_Week(ryear,rmon,rday);
 80058c4:	4b0c      	ldr	r3, [pc, #48]	; (80058f8 <RTC_Get+0x1b4>)
 80058c6:	881b      	ldrh	r3, [r3, #0]
 80058c8:	4a0d      	ldr	r2, [pc, #52]	; (8005900 <RTC_Get+0x1bc>)
 80058ca:	7812      	ldrb	r2, [r2, #0]
 80058cc:	b291      	uxth	r1, r2
 80058ce:	4a0d      	ldr	r2, [pc, #52]	; (8005904 <RTC_Get+0x1c0>)
 80058d0:	7812      	ldrb	r2, [r2, #0]
 80058d2:	b292      	uxth	r2, r2
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 f825 	bl	8005924 <RTC_Get_Week>
 80058da:	4603      	mov	r3, r0
 80058dc:	461a      	mov	r2, r3
 80058de:	4b10      	ldr	r3, [pc, #64]	; (8005920 <RTC_Get+0x1dc>)
 80058e0:	701a      	strb	r2, [r3, #0]
	return 0;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	40002800 	.word	0x40002800
 80058f0:	c22e4507 	.word	0xc22e4507
 80058f4:	20000bc4 	.word	0x20000bc4
 80058f8:	20000bbc 	.word	0x20000bbc
 80058fc:	0800d2ac 	.word	0x0800d2ac
 8005900:	20000bbe 	.word	0x20000bbe
 8005904:	20000bbf 	.word	0x20000bbf
 8005908:	00015180 	.word	0x00015180
 800590c:	91a2b3c5 	.word	0x91a2b3c5
 8005910:	20000bc0 	.word	0x20000bc0
 8005914:	88888889 	.word	0x88888889
 8005918:	20000bc1 	.word	0x20000bc1
 800591c:	20000bc2 	.word	0x20000bc2
 8005920:	20000bc3 	.word	0x20000bc3

08005924 <RTC_Get_Week>:

uint8_t RTC_Get_Week(uint16_t year, uint16_t month, uint16_t day){
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	4603      	mov	r3, r0
 800592c:	80fb      	strh	r3, [r7, #6]
 800592e:	460b      	mov	r3, r1
 8005930:	80bb      	strh	r3, [r7, #4]
 8005932:	4613      	mov	r3, r2
 8005934:	807b      	strh	r3, [r7, #2]
	uint16_t temp2;
	uint8_t yearH,yearL;
	yearH=year/100;
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	4a2a      	ldr	r2, [pc, #168]	; (80059e4 <RTC_Get_Week+0xc0>)
 800593a:	fba2 2303 	umull	r2, r3, r2, r3
 800593e:	095b      	lsrs	r3, r3, #5
 8005940:	b29b      	uxth	r3, r3
 8005942:	733b      	strb	r3, [r7, #12]
	yearL=year%100;
 8005944:	88fb      	ldrh	r3, [r7, #6]
 8005946:	4a27      	ldr	r2, [pc, #156]	; (80059e4 <RTC_Get_Week+0xc0>)
 8005948:	fba2 1203 	umull	r1, r2, r2, r3
 800594c:	0952      	lsrs	r2, r2, #5
 800594e:	2164      	movs	r1, #100	; 0x64
 8005950:	fb01 f202 	mul.w	r2, r1, r2
 8005954:	1a9b      	subs	r3, r3, r2
 8005956:	b29b      	uxth	r3, r3
 8005958:	737b      	strb	r3, [r7, #13]
	if (yearH>19)yearL+=100;
 800595a:	7b3b      	ldrb	r3, [r7, #12]
 800595c:	2b13      	cmp	r3, #19
 800595e:	d902      	bls.n	8005966 <RTC_Get_Week+0x42>
 8005960:	7b7b      	ldrb	r3, [r7, #13]
 8005962:	3364      	adds	r3, #100	; 0x64
 8005964:	737b      	strb	r3, [r7, #13]
	temp2=yearL+yearL/4;
 8005966:	7b7b      	ldrb	r3, [r7, #13]
 8005968:	b29a      	uxth	r2, r3
 800596a:	7b7b      	ldrb	r3, [r7, #13]
 800596c:	089b      	lsrs	r3, r3, #2
 800596e:	b2db      	uxtb	r3, r3
 8005970:	b29b      	uxth	r3, r3
 8005972:	4413      	add	r3, r2
 8005974:	81fb      	strh	r3, [r7, #14]
	temp2=temp2%7;
 8005976:	89fa      	ldrh	r2, [r7, #14]
 8005978:	4b1b      	ldr	r3, [pc, #108]	; (80059e8 <RTC_Get_Week+0xc4>)
 800597a:	fba3 1302 	umull	r1, r3, r3, r2
 800597e:	1ad1      	subs	r1, r2, r3
 8005980:	0849      	lsrs	r1, r1, #1
 8005982:	440b      	add	r3, r1
 8005984:	0899      	lsrs	r1, r3, #2
 8005986:	460b      	mov	r3, r1
 8005988:	00db      	lsls	r3, r3, #3
 800598a:	1a5b      	subs	r3, r3, r1
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	81fb      	strh	r3, [r7, #14]
	temp2=temp2+day+table_week[month-1];
 8005990:	89fa      	ldrh	r2, [r7, #14]
 8005992:	887b      	ldrh	r3, [r7, #2]
 8005994:	4413      	add	r3, r2
 8005996:	b29a      	uxth	r2, r3
 8005998:	88bb      	ldrh	r3, [r7, #4]
 800599a:	3b01      	subs	r3, #1
 800599c:	4913      	ldr	r1, [pc, #76]	; (80059ec <RTC_Get_Week+0xc8>)
 800599e:	5ccb      	ldrb	r3, [r1, r3]
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	4413      	add	r3, r2
 80059a4:	81fb      	strh	r3, [r7, #14]
	if (yearL%4==0&&month<3)temp2--;
 80059a6:	7b7b      	ldrb	r3, [r7, #13]
 80059a8:	f003 0303 	and.w	r3, r3, #3
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d105      	bne.n	80059be <RTC_Get_Week+0x9a>
 80059b2:	88bb      	ldrh	r3, [r7, #4]
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d802      	bhi.n	80059be <RTC_Get_Week+0x9a>
 80059b8:	89fb      	ldrh	r3, [r7, #14]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	81fb      	strh	r3, [r7, #14]
	return(temp2%7);
 80059be:	89fa      	ldrh	r2, [r7, #14]
 80059c0:	4b09      	ldr	r3, [pc, #36]	; (80059e8 <RTC_Get_Week+0xc4>)
 80059c2:	fba3 1302 	umull	r1, r3, r3, r2
 80059c6:	1ad1      	subs	r1, r2, r3
 80059c8:	0849      	lsrs	r1, r1, #1
 80059ca:	440b      	add	r3, r1
 80059cc:	0899      	lsrs	r1, r3, #2
 80059ce:	460b      	mov	r3, r1
 80059d0:	00db      	lsls	r3, r3, #3
 80059d2:	1a5b      	subs	r3, r3, r1
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	b2db      	uxtb	r3, r3
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	bc80      	pop	{r7}
 80059e2:	4770      	bx	lr
 80059e4:	51eb851f 	.word	0x51eb851f
 80059e8:	24924925 	.word	0x24924925
 80059ec:	0800d2a0 	.word	0x0800d2a0

080059f0 <Is_Leap_Year>:

uint8_t Is_Leap_Year(uint16_t year){
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	4603      	mov	r3, r0
 80059f8:	80fb      	strh	r3, [r7, #6]
	if(year%4==0){
 80059fa:	88fb      	ldrh	r3, [r7, #6]
 80059fc:	f003 0303 	and.w	r3, r3, #3
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d11e      	bne.n	8005a44 <Is_Leap_Year+0x54>
		if(year%100==0){
 8005a06:	88fb      	ldrh	r3, [r7, #6]
 8005a08:	4a11      	ldr	r2, [pc, #68]	; (8005a50 <Is_Leap_Year+0x60>)
 8005a0a:	fba2 1203 	umull	r1, r2, r2, r3
 8005a0e:	0952      	lsrs	r2, r2, #5
 8005a10:	2164      	movs	r1, #100	; 0x64
 8005a12:	fb01 f202 	mul.w	r2, r1, r2
 8005a16:	1a9b      	subs	r3, r3, r2
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d110      	bne.n	8005a40 <Is_Leap_Year+0x50>
			if(year%400==0)return 1;
 8005a1e:	88fb      	ldrh	r3, [r7, #6]
 8005a20:	4a0b      	ldr	r2, [pc, #44]	; (8005a50 <Is_Leap_Year+0x60>)
 8005a22:	fba2 1203 	umull	r1, r2, r2, r3
 8005a26:	09d2      	lsrs	r2, r2, #7
 8005a28:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8005a2c:	fb01 f202 	mul.w	r2, r1, r2
 8005a30:	1a9b      	subs	r3, r3, r2
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d101      	bne.n	8005a3c <Is_Leap_Year+0x4c>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e004      	b.n	8005a46 <Is_Leap_Year+0x56>
			else return 0;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	e002      	b.n	8005a46 <Is_Leap_Year+0x56>
		}else return 1;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e000      	b.n	8005a46 <Is_Leap_Year+0x56>
	}else return 0;
 8005a44:	2300      	movs	r3, #0
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bc80      	pop	{r7}
 8005a4e:	4770      	bx	lr
 8005a50:	51eb851f 	.word	0x51eb851f

08005a54 <RTC_raw>:

uint32_t RTC_raw(){
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
	uint32_t time;
	time=RTC->CNTH;
 8005a5a:	4b08      	ldr	r3, [pc, #32]	; (8005a7c <RTC_raw+0x28>)
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	607b      	str	r3, [r7, #4]
	time<<=16;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	041b      	lsls	r3, r3, #16
 8005a64:	607b      	str	r3, [r7, #4]
	time+=RTC->CNTL;
 8005a66:	4b05      	ldr	r3, [pc, #20]	; (8005a7c <RTC_raw+0x28>)
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	607b      	str	r3, [r7, #4]

	return time;
 8005a70:	687b      	ldr	r3, [r7, #4]
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr
 8005a7c:	40002800 	.word	0x40002800

08005a80 <get_TimeStamp>:


void get_TimeStamp(TimeStamp* t){
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
	/*
	 * Store Updated Values By a TimeStamp Pointer
	 */
	t->ryear = ryear;
 8005a88:	4b10      	ldr	r3, [pc, #64]	; (8005acc <get_TimeStamp+0x4c>)
 8005a8a:	881a      	ldrh	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	801a      	strh	r2, [r3, #0]
	t->rmon = rmon;
 8005a90:	4b0f      	ldr	r3, [pc, #60]	; (8005ad0 <get_TimeStamp+0x50>)
 8005a92:	781a      	ldrb	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	709a      	strb	r2, [r3, #2]
	t->rday = rday;
 8005a98:	4b0e      	ldr	r3, [pc, #56]	; (8005ad4 <get_TimeStamp+0x54>)
 8005a9a:	781a      	ldrb	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	70da      	strb	r2, [r3, #3]
	t->rhour = rhour;
 8005aa0:	4b0d      	ldr	r3, [pc, #52]	; (8005ad8 <get_TimeStamp+0x58>)
 8005aa2:	781a      	ldrb	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	711a      	strb	r2, [r3, #4]
	t->rmin = rmin;
 8005aa8:	4b0c      	ldr	r3, [pc, #48]	; (8005adc <get_TimeStamp+0x5c>)
 8005aaa:	781a      	ldrb	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	715a      	strb	r2, [r3, #5]
	t->rsec = rsec;
 8005ab0:	4b0b      	ldr	r3, [pc, #44]	; (8005ae0 <get_TimeStamp+0x60>)
 8005ab2:	781a      	ldrb	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	719a      	strb	r2, [r3, #6]
	t->rweek = rweek;
 8005ab8:	4b0a      	ldr	r3, [pc, #40]	; (8005ae4 <get_TimeStamp+0x64>)
 8005aba:	781a      	ldrb	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	71da      	strb	r2, [r3, #7]
}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bc80      	pop	{r7}
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000bbc 	.word	0x20000bbc
 8005ad0:	20000bbe 	.word	0x20000bbe
 8005ad4:	20000bbf 	.word	0x20000bbf
 8005ad8:	20000bc0 	.word	0x20000bc0
 8005adc:	20000bc1 	.word	0x20000bc1
 8005ae0:	20000bc2 	.word	0x20000bc2
 8005ae4:	20000bc3 	.word	0x20000bc3

08005ae8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b085      	sub	sp, #20
 8005aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005aee:	4b15      	ldr	r3, [pc, #84]	; (8005b44 <HAL_MspInit+0x5c>)
 8005af0:	699b      	ldr	r3, [r3, #24]
 8005af2:	4a14      	ldr	r2, [pc, #80]	; (8005b44 <HAL_MspInit+0x5c>)
 8005af4:	f043 0301 	orr.w	r3, r3, #1
 8005af8:	6193      	str	r3, [r2, #24]
 8005afa:	4b12      	ldr	r3, [pc, #72]	; (8005b44 <HAL_MspInit+0x5c>)
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	60bb      	str	r3, [r7, #8]
 8005b04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b06:	4b0f      	ldr	r3, [pc, #60]	; (8005b44 <HAL_MspInit+0x5c>)
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	4a0e      	ldr	r2, [pc, #56]	; (8005b44 <HAL_MspInit+0x5c>)
 8005b0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b10:	61d3      	str	r3, [r2, #28]
 8005b12:	4b0c      	ldr	r3, [pc, #48]	; (8005b44 <HAL_MspInit+0x5c>)
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b1a:	607b      	str	r3, [r7, #4]
 8005b1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005b1e:	4b0a      	ldr	r3, [pc, #40]	; (8005b48 <HAL_MspInit+0x60>)
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	4a04      	ldr	r2, [pc, #16]	; (8005b48 <HAL_MspInit+0x60>)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b3a:	bf00      	nop
 8005b3c:	3714      	adds	r7, #20
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bc80      	pop	{r7}
 8005b42:	4770      	bx	lr
 8005b44:	40021000 	.word	0x40021000
 8005b48:	40010000 	.word	0x40010000

08005b4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b088      	sub	sp, #32
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b54:	f107 0310 	add.w	r3, r7, #16
 8005b58:	2200      	movs	r2, #0
 8005b5a:	601a      	str	r2, [r3, #0]
 8005b5c:	605a      	str	r2, [r3, #4]
 8005b5e:	609a      	str	r2, [r3, #8]
 8005b60:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a14      	ldr	r2, [pc, #80]	; (8005bb8 <HAL_ADC_MspInit+0x6c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d121      	bne.n	8005bb0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005b6c:	4b13      	ldr	r3, [pc, #76]	; (8005bbc <HAL_ADC_MspInit+0x70>)
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	4a12      	ldr	r2, [pc, #72]	; (8005bbc <HAL_ADC_MspInit+0x70>)
 8005b72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b76:	6193      	str	r3, [r2, #24]
 8005b78:	4b10      	ldr	r3, [pc, #64]	; (8005bbc <HAL_ADC_MspInit+0x70>)
 8005b7a:	699b      	ldr	r3, [r3, #24]
 8005b7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b80:	60fb      	str	r3, [r7, #12]
 8005b82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b84:	4b0d      	ldr	r3, [pc, #52]	; (8005bbc <HAL_ADC_MspInit+0x70>)
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	4a0c      	ldr	r2, [pc, #48]	; (8005bbc <HAL_ADC_MspInit+0x70>)
 8005b8a:	f043 0310 	orr.w	r3, r3, #16
 8005b8e:	6193      	str	r3, [r2, #24]
 8005b90:	4b0a      	ldr	r3, [pc, #40]	; (8005bbc <HAL_ADC_MspInit+0x70>)
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	60bb      	str	r3, [r7, #8]
 8005b9a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005b9c:	2304      	movs	r3, #4
 8005b9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ba4:	f107 0310 	add.w	r3, r7, #16
 8005ba8:	4619      	mov	r1, r3
 8005baa:	4805      	ldr	r0, [pc, #20]	; (8005bc0 <HAL_ADC_MspInit+0x74>)
 8005bac:	f002 f8e4 	bl	8007d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8005bb0:	bf00      	nop
 8005bb2:	3720      	adds	r7, #32
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40012400 	.word	0x40012400
 8005bbc:	40021000 	.word	0x40021000
 8005bc0:	40011000 	.word	0x40011000

08005bc4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b084      	sub	sp, #16
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a0b      	ldr	r2, [pc, #44]	; (8005c00 <HAL_RTC_MspInit+0x3c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d110      	bne.n	8005bf8 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8005bd6:	f002 fab9 	bl	800814c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8005bda:	4b0a      	ldr	r3, [pc, #40]	; (8005c04 <HAL_RTC_MspInit+0x40>)
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	4a09      	ldr	r2, [pc, #36]	; (8005c04 <HAL_RTC_MspInit+0x40>)
 8005be0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005be4:	61d3      	str	r3, [r2, #28]
 8005be6:	4b07      	ldr	r3, [pc, #28]	; (8005c04 <HAL_RTC_MspInit+0x40>)
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bee:	60fb      	str	r3, [r7, #12]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005bf2:	4b05      	ldr	r3, [pc, #20]	; (8005c08 <HAL_RTC_MspInit+0x44>)
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005bf8:	bf00      	nop
 8005bfa:	3710      	adds	r7, #16
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	40002800 	.word	0x40002800
 8005c04:	40021000 	.word	0x40021000
 8005c08:	4242043c 	.word	0x4242043c

08005c0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a2c      	ldr	r2, [pc, #176]	; (8005ccc <HAL_TIM_Base_MspInit+0xc0>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d10c      	bne.n	8005c38 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c1e:	4b2c      	ldr	r3, [pc, #176]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	4a2b      	ldr	r2, [pc, #172]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005c28:	6193      	str	r3, [r2, #24]
 8005c2a:	4b29      	ldr	r3, [pc, #164]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c32:	617b      	str	r3, [r7, #20]
 8005c34:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8005c36:	e044      	b.n	8005cc2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c40:	d10c      	bne.n	8005c5c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005c42:	4b23      	ldr	r3, [pc, #140]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c44:	69db      	ldr	r3, [r3, #28]
 8005c46:	4a22      	ldr	r2, [pc, #136]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c48:	f043 0301 	orr.w	r3, r3, #1
 8005c4c:	61d3      	str	r3, [r2, #28]
 8005c4e:	4b20      	ldr	r3, [pc, #128]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	f003 0301 	and.w	r3, r3, #1
 8005c56:	613b      	str	r3, [r7, #16]
 8005c58:	693b      	ldr	r3, [r7, #16]
}
 8005c5a:	e032      	b.n	8005cc2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a1c      	ldr	r2, [pc, #112]	; (8005cd4 <HAL_TIM_Base_MspInit+0xc8>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d114      	bne.n	8005c90 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005c66:	4b1a      	ldr	r3, [pc, #104]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	4a19      	ldr	r2, [pc, #100]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c6c:	f043 0302 	orr.w	r3, r3, #2
 8005c70:	61d3      	str	r3, [r2, #28]
 8005c72:	4b17      	ldr	r3, [pc, #92]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	60fb      	str	r3, [r7, #12]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005c7e:	2200      	movs	r2, #0
 8005c80:	2100      	movs	r1, #0
 8005c82:	201d      	movs	r0, #29
 8005c84:	f001 ff39 	bl	8007afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005c88:	201d      	movs	r0, #29
 8005c8a:	f001 ff52 	bl	8007b32 <HAL_NVIC_EnableIRQ>
}
 8005c8e:	e018      	b.n	8005cc2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a10      	ldr	r2, [pc, #64]	; (8005cd8 <HAL_TIM_Base_MspInit+0xcc>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d113      	bne.n	8005cc2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005c9a:	4b0d      	ldr	r3, [pc, #52]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	4a0c      	ldr	r2, [pc, #48]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005ca0:	f043 0308 	orr.w	r3, r3, #8
 8005ca4:	61d3      	str	r3, [r2, #28]
 8005ca6:	4b0a      	ldr	r3, [pc, #40]	; (8005cd0 <HAL_TIM_Base_MspInit+0xc4>)
 8005ca8:	69db      	ldr	r3, [r3, #28]
 8005caa:	f003 0308 	and.w	r3, r3, #8
 8005cae:	60bb      	str	r3, [r7, #8]
 8005cb0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	2032      	movs	r0, #50	; 0x32
 8005cb8:	f001 ff1f 	bl	8007afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005cbc:	2032      	movs	r0, #50	; 0x32
 8005cbe:	f001 ff38 	bl	8007b32 <HAL_NVIC_EnableIRQ>
}
 8005cc2:	bf00      	nop
 8005cc4:	3718      	adds	r7, #24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	40012c00 	.word	0x40012c00
 8005cd0:	40021000 	.word	0x40021000
 8005cd4:	40000400 	.word	0x40000400
 8005cd8:	40000c00 	.word	0x40000c00

08005cdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b088      	sub	sp, #32
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ce4:	f107 0310 	add.w	r3, r7, #16
 8005ce8:	2200      	movs	r2, #0
 8005cea:	601a      	str	r2, [r3, #0]
 8005cec:	605a      	str	r2, [r3, #4]
 8005cee:	609a      	str	r2, [r3, #8]
 8005cf0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a10      	ldr	r2, [pc, #64]	; (8005d38 <HAL_TIM_MspPostInit+0x5c>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d118      	bne.n	8005d2e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cfc:	4b0f      	ldr	r3, [pc, #60]	; (8005d3c <HAL_TIM_MspPostInit+0x60>)
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	4a0e      	ldr	r2, [pc, #56]	; (8005d3c <HAL_TIM_MspPostInit+0x60>)
 8005d02:	f043 0304 	orr.w	r3, r3, #4
 8005d06:	6193      	str	r3, [r2, #24]
 8005d08:	4b0c      	ldr	r3, [pc, #48]	; (8005d3c <HAL_TIM_MspPostInit+0x60>)
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	f003 0304 	and.w	r3, r3, #4
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005d14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d1a:	2302      	movs	r3, #2
 8005d1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d1e:	2302      	movs	r3, #2
 8005d20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d22:	f107 0310 	add.w	r3, r7, #16
 8005d26:	4619      	mov	r1, r3
 8005d28:	4805      	ldr	r0, [pc, #20]	; (8005d40 <HAL_TIM_MspPostInit+0x64>)
 8005d2a:	f002 f825 	bl	8007d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005d2e:	bf00      	nop
 8005d30:	3720      	adds	r7, #32
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	40021000 	.word	0x40021000
 8005d40:	40010800 	.word	0x40010800

08005d44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08a      	sub	sp, #40	; 0x28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d4c:	f107 0318 	add.w	r3, r7, #24
 8005d50:	2200      	movs	r2, #0
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	605a      	str	r2, [r3, #4]
 8005d56:	609a      	str	r2, [r3, #8]
 8005d58:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a40      	ldr	r2, [pc, #256]	; (8005e60 <HAL_UART_MspInit+0x11c>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d13a      	bne.n	8005dda <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005d64:	4b3f      	ldr	r3, [pc, #252]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005d66:	699b      	ldr	r3, [r3, #24]
 8005d68:	4a3e      	ldr	r2, [pc, #248]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005d6a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d6e:	6193      	str	r3, [r2, #24]
 8005d70:	4b3c      	ldr	r3, [pc, #240]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005d72:	699b      	ldr	r3, [r3, #24]
 8005d74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d78:	617b      	str	r3, [r7, #20]
 8005d7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d7c:	4b39      	ldr	r3, [pc, #228]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	4a38      	ldr	r2, [pc, #224]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005d82:	f043 0304 	orr.w	r3, r3, #4
 8005d86:	6193      	str	r3, [r2, #24]
 8005d88:	4b36      	ldr	r3, [pc, #216]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005d8a:	699b      	ldr	r3, [r3, #24]
 8005d8c:	f003 0304 	and.w	r3, r3, #4
 8005d90:	613b      	str	r3, [r7, #16]
 8005d92:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005d94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da2:	f107 0318 	add.w	r3, r7, #24
 8005da6:	4619      	mov	r1, r3
 8005da8:	482f      	ldr	r0, [pc, #188]	; (8005e68 <HAL_UART_MspInit+0x124>)
 8005daa:	f001 ffe5 	bl	8007d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005db4:	2300      	movs	r3, #0
 8005db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005db8:	2300      	movs	r3, #0
 8005dba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dbc:	f107 0318 	add.w	r3, r7, #24
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4829      	ldr	r0, [pc, #164]	; (8005e68 <HAL_UART_MspInit+0x124>)
 8005dc4:	f001 ffd8 	bl	8007d78 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005dc8:	2200      	movs	r2, #0
 8005dca:	2100      	movs	r1, #0
 8005dcc:	2025      	movs	r0, #37	; 0x25
 8005dce:	f001 fe94 	bl	8007afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005dd2:	2025      	movs	r0, #37	; 0x25
 8005dd4:	f001 fead 	bl	8007b32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005dd8:	e03e      	b.n	8005e58 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a23      	ldr	r2, [pc, #140]	; (8005e6c <HAL_UART_MspInit+0x128>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d139      	bne.n	8005e58 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005de4:	4b1f      	ldr	r3, [pc, #124]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	4a1e      	ldr	r2, [pc, #120]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005dea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dee:	61d3      	str	r3, [r2, #28]
 8005df0:	4b1c      	ldr	r3, [pc, #112]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005df2:	69db      	ldr	r3, [r3, #28]
 8005df4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005df8:	60fb      	str	r3, [r7, #12]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dfc:	4b19      	ldr	r3, [pc, #100]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	4a18      	ldr	r2, [pc, #96]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005e02:	f043 0308 	orr.w	r3, r3, #8
 8005e06:	6193      	str	r3, [r2, #24]
 8005e08:	4b16      	ldr	r3, [pc, #88]	; (8005e64 <HAL_UART_MspInit+0x120>)
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	60bb      	str	r3, [r7, #8]
 8005e12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005e14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e22:	f107 0318 	add.w	r3, r7, #24
 8005e26:	4619      	mov	r1, r3
 8005e28:	4811      	ldr	r0, [pc, #68]	; (8005e70 <HAL_UART_MspInit+0x12c>)
 8005e2a:	f001 ffa5 	bl	8007d78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005e2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005e34:	2300      	movs	r3, #0
 8005e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e3c:	f107 0318 	add.w	r3, r7, #24
 8005e40:	4619      	mov	r1, r3
 8005e42:	480b      	ldr	r0, [pc, #44]	; (8005e70 <HAL_UART_MspInit+0x12c>)
 8005e44:	f001 ff98 	bl	8007d78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005e48:	2200      	movs	r2, #0
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	2027      	movs	r0, #39	; 0x27
 8005e4e:	f001 fe54 	bl	8007afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005e52:	2027      	movs	r0, #39	; 0x27
 8005e54:	f001 fe6d 	bl	8007b32 <HAL_NVIC_EnableIRQ>
}
 8005e58:	bf00      	nop
 8005e5a:	3728      	adds	r7, #40	; 0x28
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	40013800 	.word	0x40013800
 8005e64:	40021000 	.word	0x40021000
 8005e68:	40010800 	.word	0x40010800
 8005e6c:	40004800 	.word	0x40004800
 8005e70:	40010c00 	.word	0x40010c00

08005e74 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8005e7a:	f107 0308 	add.w	r3, r7, #8
 8005e7e:	2200      	movs	r2, #0
 8005e80:	601a      	str	r2, [r3, #0]
 8005e82:	605a      	str	r2, [r3, #4]
 8005e84:	609a      	str	r2, [r3, #8]
 8005e86:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8005e88:	4b18      	ldr	r3, [pc, #96]	; (8005eec <HAL_FSMC_MspInit+0x78>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d129      	bne.n	8005ee4 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8005e90:	4b16      	ldr	r3, [pc, #88]	; (8005eec <HAL_FSMC_MspInit+0x78>)
 8005e92:	2201      	movs	r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8005e96:	4b16      	ldr	r3, [pc, #88]	; (8005ef0 <HAL_FSMC_MspInit+0x7c>)
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	4a15      	ldr	r2, [pc, #84]	; (8005ef0 <HAL_FSMC_MspInit+0x7c>)
 8005e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ea0:	6153      	str	r3, [r2, #20]
 8005ea2:	4b13      	ldr	r3, [pc, #76]	; (8005ef0 <HAL_FSMC_MspInit+0x7c>)
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eaa:	607b      	str	r3, [r7, #4]
 8005eac:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8005eae:	f64f 7380 	movw	r3, #65408	; 0xff80
 8005eb2:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005eb8:	2303      	movs	r3, #3
 8005eba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005ebc:	f107 0308 	add.w	r3, r7, #8
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	480c      	ldr	r0, [pc, #48]	; (8005ef4 <HAL_FSMC_MspInit+0x80>)
 8005ec4:	f001 ff58 	bl	8007d78 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005ec8:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8005ecc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ece:	2302      	movs	r3, #2
 8005ed0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005ed6:	f107 0308 	add.w	r3, r7, #8
 8005eda:	4619      	mov	r1, r3
 8005edc:	4806      	ldr	r0, [pc, #24]	; (8005ef8 <HAL_FSMC_MspInit+0x84>)
 8005ede:	f001 ff4b 	bl	8007d78 <HAL_GPIO_Init>
 8005ee2:	e000      	b.n	8005ee6 <HAL_FSMC_MspInit+0x72>
    return;
 8005ee4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8005ee6:	3718      	adds	r7, #24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	20000bc8 	.word	0x20000bc8
 8005ef0:	40021000 	.word	0x40021000
 8005ef4:	40011800 	.word	0x40011800
 8005ef8:	40011400 	.word	0x40011400

08005efc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b082      	sub	sp, #8
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8005f04:	f7ff ffb6 	bl	8005e74 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8005f08:	bf00      	nop
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005f10:	b480      	push	{r7}
 8005f12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005f14:	bf00      	nop
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bc80      	pop	{r7}
 8005f1a:	4770      	bx	lr

08005f1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f20:	e7fe      	b.n	8005f20 <HardFault_Handler+0x4>

08005f22 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005f22:	b480      	push	{r7}
 8005f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005f26:	e7fe      	b.n	8005f26 <MemManage_Handler+0x4>

08005f28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f2c:	e7fe      	b.n	8005f2c <BusFault_Handler+0x4>

08005f2e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005f32:	e7fe      	b.n	8005f32 <UsageFault_Handler+0x4>

08005f34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005f34:	b480      	push	{r7}
 8005f36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005f38:	bf00      	nop
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bc80      	pop	{r7}
 8005f3e:	4770      	bx	lr

08005f40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005f40:	b480      	push	{r7}
 8005f42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005f44:	bf00      	nop
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bc80      	pop	{r7}
 8005f4a:	4770      	bx	lr

08005f4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005f50:	bf00      	nop
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bc80      	pop	{r7}
 8005f56:	4770      	bx	lr

08005f58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	af00      	add	r7, sp, #0
  extern uint16_t timeout_rb;
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if(timeout_rb >0)  timeout_rb--;
 8005f5c:	4b06      	ldr	r3, [pc, #24]	; (8005f78 <SysTick_Handler+0x20>)
 8005f5e:	881b      	ldrh	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d005      	beq.n	8005f70 <SysTick_Handler+0x18>
 8005f64:	4b04      	ldr	r3, [pc, #16]	; (8005f78 <SysTick_Handler+0x20>)
 8005f66:	881b      	ldrh	r3, [r3, #0]
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	4b02      	ldr	r3, [pc, #8]	; (8005f78 <SysTick_Handler+0x20>)
 8005f6e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f70:	f000 fff2 	bl	8006f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f74:	bf00      	nop
 8005f76:	bd80      	pop	{r7, pc}
 8005f78:	200003a0 	.word	0x200003a0

08005f7c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET)
 8005f80:	4b09      	ldr	r3, [pc, #36]	; (8005fa8 <EXTI4_IRQHandler+0x2c>)
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	f003 0310 	and.w	r3, r3, #16
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d008      	beq.n	8005f9e <EXTI4_IRQHandler+0x22>
  {
		  ucXPT2046_TouchFlag = 1;
 8005f8c:	4b07      	ldr	r3, [pc, #28]	; (8005fac <EXTI4_IRQHandler+0x30>)
 8005f8e:	2201      	movs	r2, #1
 8005f90:	701a      	strb	r2, [r3, #0]
		
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8005f92:	4b05      	ldr	r3, [pc, #20]	; (8005fa8 <EXTI4_IRQHandler+0x2c>)
 8005f94:	2210      	movs	r2, #16
 8005f96:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8005f98:	2010      	movs	r0, #16
 8005f9a:	f002 f8cd 	bl	8008138 <HAL_GPIO_EXTI_Callback>
  }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005f9e:	2010      	movs	r0, #16
 8005fa0:	f002 f8b2 	bl	8008108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005fa4:	bf00      	nop
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	40010400 	.word	0x40010400
 8005fac:	20000bd2 	.word	0x20000bd2

08005fb0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	extern uint8_t timer_left, start_counting;
	--timer_left;
 8005fb4:	4b0d      	ldr	r3, [pc, #52]	; (8005fec <TIM3_IRQHandler+0x3c>)
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	b2da      	uxtb	r2, r3
 8005fbc:	4b0b      	ldr	r3, [pc, #44]	; (8005fec <TIM3_IRQHandler+0x3c>)
 8005fbe:	701a      	strb	r2, [r3, #0]
	if(timer_left==0 && start_counting==1){
 8005fc0:	4b0a      	ldr	r3, [pc, #40]	; (8005fec <TIM3_IRQHandler+0x3c>)
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10c      	bne.n	8005fe2 <TIM3_IRQHandler+0x32>
 8005fc8:	4b09      	ldr	r3, [pc, #36]	; (8005ff0 <TIM3_IRQHandler+0x40>)
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d108      	bne.n	8005fe2 <TIM3_IRQHandler+0x32>
		//LCD_DrawString(5,5,"Hi");



		/* End of Line */
		HAL_TIM_Base_Stop(&htim3);
 8005fd0:	4808      	ldr	r0, [pc, #32]	; (8005ff4 <TIM3_IRQHandler+0x44>)
 8005fd2:	f003 f856 	bl	8009082 <HAL_TIM_Base_Stop>
		HAL_TIM_Base_Stop_IT(&htim3);
 8005fd6:	4807      	ldr	r0, [pc, #28]	; (8005ff4 <TIM3_IRQHandler+0x44>)
 8005fd8:	f003 f897 	bl	800910a <HAL_TIM_Base_Stop_IT>
		start_counting = 0;
 8005fdc:	4b04      	ldr	r3, [pc, #16]	; (8005ff0 <TIM3_IRQHandler+0x40>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005fe2:	4804      	ldr	r0, [pc, #16]	; (8005ff4 <TIM3_IRQHandler+0x44>)
 8005fe4:	f003 f97c 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005fe8:	bf00      	nop
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	20000bd0 	.word	0x20000bd0
 8005ff0:	20000bd1 	.word	0x20000bd1
 8005ff4:	20000218 	.word	0x20000218

08005ff8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    uint8_t ch = 1;
 8005ffe:	2301      	movs	r3, #1
 8006000:	71fb      	strb	r3, [r7, #7]
    if (__HAL_UART_GET_FLAG( &DebugUartHandle, UART_FLAG_RXNE ) != RESET)
 8006002:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <USART1_IRQHandler+0x38>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0320 	and.w	r3, r3, #32
 800600c:	2b20      	cmp	r3, #32
 800600e:	d107      	bne.n	8006020 <USART1_IRQHandler+0x28>
    {
        ch=( uint16_t)READ_REG(DebugUartHandle.Instance->DR);
 8006010:	4b07      	ldr	r3, [pc, #28]	; (8006030 <USART1_IRQHandler+0x38>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	71fb      	strb	r3, [r7, #7]

        WRITE_REG ( WifiUartHandle.Instance->DR,ch);
 8006018:	4b06      	ldr	r3, [pc, #24]	; (8006034 <USART1_IRQHandler+0x3c>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	79fa      	ldrb	r2, [r7, #7]
 800601e:	605a      	str	r2, [r3, #4]
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006020:	4805      	ldr	r0, [pc, #20]	; (8006038 <USART1_IRQHandler+0x40>)
 8006022:	f004 f8e1 	bl	800a1e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006026:	bf00      	nop
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	200000d0 	.word	0x200000d0
 8006034:	20000110 	.word	0x20000110
 8006038:	20000298 	.word	0x20000298

0800603c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	extern void Uart_isr (UART_HandleTypeDef *huart);
	Uart_isr (&huart3);
 8006040:	4802      	ldr	r0, [pc, #8]	; (800604c <USART3_IRQHandler+0x10>)
 8006042:	f7ff fa3b 	bl	80054bc <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  //HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006046:	bf00      	nop
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	200002d8 	.word	0x200002d8

08006050 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 8006054:	4b0a      	ldr	r3, [pc, #40]	; (8006080 <EXTI15_10_IRQHandler+0x30>)
 8006056:	695b      	ldr	r3, [r3, #20]
 8006058:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d009      	beq.n	8006074 <EXTI15_10_IRQHandler+0x24>
	{
		extern void debug_alarm_set();
		debug_alarm_set();
 8006060:	f7fb fba8 	bl	80017b4 <debug_alarm_set>
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 8006064:	4b06      	ldr	r3, [pc, #24]	; (8006080 <EXTI15_10_IRQHandler+0x30>)
 8006066:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800606a:	615a      	str	r2, [r3, #20]
	HAL_GPIO_EXTI_Callback(GPIO_PIN_13);
 800606c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006070:	f002 f862 	bl	8008138 <HAL_GPIO_EXTI_Callback>
	}
	/* USER
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8006074:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006078:	f002 f846 	bl	8008108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800607c:	bf00      	nop
 800607e:	bd80      	pop	{r7, pc}
 8006080:	40010400 	.word	0x40010400

08006084 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	extern uint8_t DHT11_SCHEDULE_FLAG;
	DHT11_SCHEDULE_FLAG = 1;
 8006088:	4b03      	ldr	r3, [pc, #12]	; (8006098 <TIM5_IRQHandler+0x14>)
 800608a:	2201      	movs	r2, #1
 800608c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800608e:	4803      	ldr	r0, [pc, #12]	; (800609c <TIM5_IRQHandler+0x18>)
 8006090:	f003 f926 	bl	80092e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8006094:	bf00      	nop
 8006096:	bd80      	pop	{r7, pc}
 8006098:	20000010 	.word	0x20000010
 800609c:	20000258 	.word	0x20000258

080060a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80060a8:	4a14      	ldr	r2, [pc, #80]	; (80060fc <_sbrk+0x5c>)
 80060aa:	4b15      	ldr	r3, [pc, #84]	; (8006100 <_sbrk+0x60>)
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80060b4:	4b13      	ldr	r3, [pc, #76]	; (8006104 <_sbrk+0x64>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d102      	bne.n	80060c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80060bc:	4b11      	ldr	r3, [pc, #68]	; (8006104 <_sbrk+0x64>)
 80060be:	4a12      	ldr	r2, [pc, #72]	; (8006108 <_sbrk+0x68>)
 80060c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80060c2:	4b10      	ldr	r3, [pc, #64]	; (8006104 <_sbrk+0x64>)
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4413      	add	r3, r2
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d207      	bcs.n	80060e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80060d0:	f004 fd0c 	bl	800aaec <__errno>
 80060d4:	4603      	mov	r3, r0
 80060d6:	220c      	movs	r2, #12
 80060d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80060da:	f04f 33ff 	mov.w	r3, #4294967295
 80060de:	e009      	b.n	80060f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80060e0:	4b08      	ldr	r3, [pc, #32]	; (8006104 <_sbrk+0x64>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80060e6:	4b07      	ldr	r3, [pc, #28]	; (8006104 <_sbrk+0x64>)
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4413      	add	r3, r2
 80060ee:	4a05      	ldr	r2, [pc, #20]	; (8006104 <_sbrk+0x64>)
 80060f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80060f2:	68fb      	ldr	r3, [r7, #12]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3718      	adds	r7, #24
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	20010000 	.word	0x20010000
 8006100:	00000400 	.word	0x00000400
 8006104:	20000bcc 	.word	0x20000bcc
 8006108:	20000be8 	.word	0x20000be8

0800610c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800610c:	b480      	push	{r7}
 800610e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8006110:	4b15      	ldr	r3, [pc, #84]	; (8006168 <SystemInit+0x5c>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a14      	ldr	r2, [pc, #80]	; (8006168 <SystemInit+0x5c>)
 8006116:	f043 0301 	orr.w	r3, r3, #1
 800611a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800611c:	4b12      	ldr	r3, [pc, #72]	; (8006168 <SystemInit+0x5c>)
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	4911      	ldr	r1, [pc, #68]	; (8006168 <SystemInit+0x5c>)
 8006122:	4b12      	ldr	r3, [pc, #72]	; (800616c <SystemInit+0x60>)
 8006124:	4013      	ands	r3, r2
 8006126:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8006128:	4b0f      	ldr	r3, [pc, #60]	; (8006168 <SystemInit+0x5c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a0e      	ldr	r2, [pc, #56]	; (8006168 <SystemInit+0x5c>)
 800612e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006132:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006136:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006138:	4b0b      	ldr	r3, [pc, #44]	; (8006168 <SystemInit+0x5c>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a0a      	ldr	r2, [pc, #40]	; (8006168 <SystemInit+0x5c>)
 800613e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006142:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006144:	4b08      	ldr	r3, [pc, #32]	; (8006168 <SystemInit+0x5c>)
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	4a07      	ldr	r2, [pc, #28]	; (8006168 <SystemInit+0x5c>)
 800614a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800614e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8006150:	4b05      	ldr	r3, [pc, #20]	; (8006168 <SystemInit+0x5c>)
 8006152:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006156:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006158:	4b05      	ldr	r3, [pc, #20]	; (8006170 <SystemInit+0x64>)
 800615a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800615e:	609a      	str	r2, [r3, #8]
#endif 
}
 8006160:	bf00      	nop
 8006162:	46bd      	mov	sp, r7
 8006164:	bc80      	pop	{r7}
 8006166:	4770      	bx	lr
 8006168:	40021000 	.word	0x40021000
 800616c:	f8ff0000 	.word	0xf8ff0000
 8006170:	e000ed00 	.word	0xe000ed00

08006174 <TIMER_INIT>:
#include "timer.h"

uint8_t timer_left = 0;//30 sec for each count
uint8_t start_counting = 0;

void TIMER_INIT(){
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_UPDATE);
 8006178:	4b06      	ldr	r3, [pc, #24]	; (8006194 <TIMER_INIT+0x20>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f06f 0201 	mvn.w	r2, #1
 8006180:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start(&htim5);
 8006182:	4804      	ldr	r0, [pc, #16]	; (8006194 <TIMER_INIT+0x20>)
 8006184:	f002 ff63 	bl	800904e <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8006188:	4802      	ldr	r0, [pc, #8]	; (8006194 <TIMER_INIT+0x20>)
 800618a:	f002 ffa4 	bl	80090d6 <HAL_TIM_Base_Start_IT>
}
 800618e:	bf00      	nop
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	20000258 	.word	0x20000258

08006198 <delay_us>:

void delay_us(uint16_t nus)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	4603      	mov	r3, r0
 80061a0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80061a2:	4b18      	ldr	r3, [pc, #96]	; (8006204 <delay_us+0x6c>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2200      	movs	r2, #0
 80061a8:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(&htim2);
 80061aa:	4b16      	ldr	r3, [pc, #88]	; (8006204 <delay_us+0x6c>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	4b14      	ldr	r3, [pc, #80]	; (8006204 <delay_us+0x6c>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f042 0201 	orr.w	r2, r2, #1
 80061b8:	601a      	str	r2, [r3, #0]
	while (__HAL_TIM_GET_COUNTER(&htim2) < nus)
 80061ba:	bf00      	nop
 80061bc:	4b11      	ldr	r3, [pc, #68]	; (8006204 <delay_us+0x6c>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061c2:	88fb      	ldrh	r3, [r7, #6]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d3f9      	bcc.n	80061bc <delay_us+0x24>
	{
	}
	__HAL_TIM_DISABLE(&htim2);
 80061c8:	4b0e      	ldr	r3, [pc, #56]	; (8006204 <delay_us+0x6c>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	6a1a      	ldr	r2, [r3, #32]
 80061ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80061d2:	4013      	ands	r3, r2
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d10f      	bne.n	80061f8 <delay_us+0x60>
 80061d8:	4b0a      	ldr	r3, [pc, #40]	; (8006204 <delay_us+0x6c>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	6a1a      	ldr	r2, [r3, #32]
 80061de:	f240 4344 	movw	r3, #1092	; 0x444
 80061e2:	4013      	ands	r3, r2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d107      	bne.n	80061f8 <delay_us+0x60>
 80061e8:	4b06      	ldr	r3, [pc, #24]	; (8006204 <delay_us+0x6c>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	4b05      	ldr	r3, [pc, #20]	; (8006204 <delay_us+0x6c>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f022 0201 	bic.w	r2, r2, #1
 80061f6:	601a      	str	r2, [r3, #0]
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bc80      	pop	{r7}
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	200001d8 	.word	0x200001d8

08006208 <timer_min>:

void timer_min(uint8_t min)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	4603      	mov	r3, r0
 8006210:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 8006212:	4b0b      	ldr	r3, [pc, #44]	; (8006240 <timer_min+0x38>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f06f 0201 	mvn.w	r2, #1
 800621a:	611a      	str	r2, [r3, #16]
	timer_left = min*2;
 800621c:	79fb      	ldrb	r3, [r7, #7]
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	b2da      	uxtb	r2, r3
 8006222:	4b08      	ldr	r3, [pc, #32]	; (8006244 <timer_min+0x3c>)
 8006224:	701a      	strb	r2, [r3, #0]
	start_counting = 1;
 8006226:	4b08      	ldr	r3, [pc, #32]	; (8006248 <timer_min+0x40>)
 8006228:	2201      	movs	r2, #1
 800622a:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start(&htim3);
 800622c:	4804      	ldr	r0, [pc, #16]	; (8006240 <timer_min+0x38>)
 800622e:	f002 ff0e 	bl	800904e <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 8006232:	4803      	ldr	r0, [pc, #12]	; (8006240 <timer_min+0x38>)
 8006234:	f002 ff4f 	bl	80090d6 <HAL_TIM_Base_Start_IT>
}
 8006238:	bf00      	nop
 800623a:	3708      	adds	r7, #8
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	20000218 	.word	0x20000218
 8006244:	20000bd0 	.word	0x20000bd0
 8006248:	20000bd1 	.word	0x20000bd1

0800624c <XPT2046_DelayUS>:
		-4.979353, -0.001750, 0.065168, -13.318824 };
// { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };

volatile uint8_t ucXPT2046_TouchFlag = 0;

static void XPT2046_DelayUS( __IO uint32_t ulCount) {
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for (i = 0; i < ulCount; i++) {
 8006254:	2300      	movs	r3, #0
 8006256:	60fb      	str	r3, [r7, #12]
 8006258:	e00a      	b.n	8006270 <XPT2046_DelayUS+0x24>
		uint8_t uc = 12;
 800625a:	230c      	movs	r3, #12
 800625c:	72fb      	strb	r3, [r7, #11]

		while (uc--)
 800625e:	bf00      	nop
 8006260:	7afb      	ldrb	r3, [r7, #11]
 8006262:	1e5a      	subs	r2, r3, #1
 8006264:	72fa      	strb	r2, [r7, #11]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1fa      	bne.n	8006260 <XPT2046_DelayUS+0x14>
	for (i = 0; i < ulCount; i++) {
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3301      	adds	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	429a      	cmp	r2, r3
 8006276:	d3f0      	bcc.n	800625a <XPT2046_DelayUS+0xe>
			;

	}

}
 8006278:	bf00      	nop
 800627a:	bf00      	nop
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	bc80      	pop	{r7}
 8006282:	4770      	bx	lr

08006284 <XPT2046_WriteCMD>:

static void XPT2046_WriteCMD(uint8_t ucCmd) {
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	4603      	mov	r3, r0
 800628c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;

	macXPT2046_MOSI_0();
 800628e:	2200      	movs	r2, #0
 8006290:	2104      	movs	r1, #4
 8006292:	481d      	ldr	r0, [pc, #116]	; (8006308 <XPT2046_WriteCMD+0x84>)
 8006294:	f001 ff1f 	bl	80080d6 <HAL_GPIO_WritePin>

	macXPT2046_CLK_LOW();
 8006298:	2200      	movs	r2, #0
 800629a:	2101      	movs	r1, #1
 800629c:	481a      	ldr	r0, [pc, #104]	; (8006308 <XPT2046_WriteCMD+0x84>)
 800629e:	f001 ff1a 	bl	80080d6 <HAL_GPIO_WritePin>

	for (i = 0; i < 8; i++) {
 80062a2:	2300      	movs	r3, #0
 80062a4:	73fb      	strb	r3, [r7, #15]
 80062a6:	e027      	b.n	80062f8 <XPT2046_WriteCMD+0x74>
		((ucCmd >> (7 - i)) & 0x01) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 80062a8:	79fa      	ldrb	r2, [r7, #7]
 80062aa:	7bfb      	ldrb	r3, [r7, #15]
 80062ac:	f1c3 0307 	rsb	r3, r3, #7
 80062b0:	fa42 f303 	asr.w	r3, r2, r3
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d005      	beq.n	80062c8 <XPT2046_WriteCMD+0x44>
 80062bc:	2201      	movs	r2, #1
 80062be:	2104      	movs	r1, #4
 80062c0:	4811      	ldr	r0, [pc, #68]	; (8006308 <XPT2046_WriteCMD+0x84>)
 80062c2:	f001 ff08 	bl	80080d6 <HAL_GPIO_WritePin>
 80062c6:	e004      	b.n	80062d2 <XPT2046_WriteCMD+0x4e>
 80062c8:	2200      	movs	r2, #0
 80062ca:	2104      	movs	r1, #4
 80062cc:	480e      	ldr	r0, [pc, #56]	; (8006308 <XPT2046_WriteCMD+0x84>)
 80062ce:	f001 ff02 	bl	80080d6 <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 80062d2:	2005      	movs	r0, #5
 80062d4:	f7ff ffba 	bl	800624c <XPT2046_DelayUS>

		macXPT2046_CLK_HIGH();
 80062d8:	2201      	movs	r2, #1
 80062da:	2101      	movs	r1, #1
 80062dc:	480a      	ldr	r0, [pc, #40]	; (8006308 <XPT2046_WriteCMD+0x84>)
 80062de:	f001 fefa 	bl	80080d6 <HAL_GPIO_WritePin>

		XPT2046_DelayUS(5);
 80062e2:	2005      	movs	r0, #5
 80062e4:	f7ff ffb2 	bl	800624c <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 80062e8:	2200      	movs	r2, #0
 80062ea:	2101      	movs	r1, #1
 80062ec:	4806      	ldr	r0, [pc, #24]	; (8006308 <XPT2046_WriteCMD+0x84>)
 80062ee:	f001 fef2 	bl	80080d6 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++) {
 80062f2:	7bfb      	ldrb	r3, [r7, #15]
 80062f4:	3301      	adds	r3, #1
 80062f6:	73fb      	strb	r3, [r7, #15]
 80062f8:	7bfb      	ldrb	r3, [r7, #15]
 80062fa:	2b07      	cmp	r3, #7
 80062fc:	d9d4      	bls.n	80062a8 <XPT2046_WriteCMD+0x24>
	}

}
 80062fe:	bf00      	nop
 8006300:	bf00      	nop
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}
 8006308:	40011800 	.word	0x40011800

0800630c <XPT2046_ReadCMD>:

static uint16_t XPT2046_ReadCMD(void) {
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf = 0, usTemp;
 8006312:	2300      	movs	r3, #0
 8006314:	80bb      	strh	r3, [r7, #4]

	macXPT2046_MOSI_0();
 8006316:	2200      	movs	r2, #0
 8006318:	2104      	movs	r1, #4
 800631a:	4819      	ldr	r0, [pc, #100]	; (8006380 <XPT2046_ReadCMD+0x74>)
 800631c:	f001 fedb 	bl	80080d6 <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8006320:	2201      	movs	r2, #1
 8006322:	2101      	movs	r1, #1
 8006324:	4816      	ldr	r0, [pc, #88]	; (8006380 <XPT2046_ReadCMD+0x74>)
 8006326:	f001 fed6 	bl	80080d6 <HAL_GPIO_WritePin>

	for (i = 0; i < 12; i++) {
 800632a:	2300      	movs	r3, #0
 800632c:	71fb      	strb	r3, [r7, #7]
 800632e:	e01e      	b.n	800636e <XPT2046_ReadCMD+0x62>
		macXPT2046_CLK_LOW();
 8006330:	2200      	movs	r2, #0
 8006332:	2101      	movs	r1, #1
 8006334:	4812      	ldr	r0, [pc, #72]	; (8006380 <XPT2046_ReadCMD+0x74>)
 8006336:	f001 fece 	bl	80080d6 <HAL_GPIO_WritePin>

		usTemp = macXPT2046_MISO();
 800633a:	2108      	movs	r1, #8
 800633c:	4810      	ldr	r0, [pc, #64]	; (8006380 <XPT2046_ReadCMD+0x74>)
 800633e:	f001 feb3 	bl	80080a8 <HAL_GPIO_ReadPin>
 8006342:	4603      	mov	r3, r0
 8006344:	807b      	strh	r3, [r7, #2]

		usBuf |= usTemp << (11 - i);
 8006346:	887a      	ldrh	r2, [r7, #2]
 8006348:	79fb      	ldrb	r3, [r7, #7]
 800634a:	f1c3 030b 	rsb	r3, r3, #11
 800634e:	fa02 f303 	lsl.w	r3, r2, r3
 8006352:	b21a      	sxth	r2, r3
 8006354:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006358:	4313      	orrs	r3, r2
 800635a:	b21b      	sxth	r3, r3
 800635c:	80bb      	strh	r3, [r7, #4]

		macXPT2046_CLK_HIGH();
 800635e:	2201      	movs	r2, #1
 8006360:	2101      	movs	r1, #1
 8006362:	4807      	ldr	r0, [pc, #28]	; (8006380 <XPT2046_ReadCMD+0x74>)
 8006364:	f001 feb7 	bl	80080d6 <HAL_GPIO_WritePin>
	for (i = 0; i < 12; i++) {
 8006368:	79fb      	ldrb	r3, [r7, #7]
 800636a:	3301      	adds	r3, #1
 800636c:	71fb      	strb	r3, [r7, #7]
 800636e:	79fb      	ldrb	r3, [r7, #7]
 8006370:	2b0b      	cmp	r3, #11
 8006372:	d9dd      	bls.n	8006330 <XPT2046_ReadCMD+0x24>

	}

	return usBuf;
 8006374:	88bb      	ldrh	r3, [r7, #4]

}
 8006376:	4618      	mov	r0, r3
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	40011800 	.word	0x40011800

08006384 <XPT2046_ReadAdc>:

static uint16_t XPT2046_ReadAdc(uint8_t ucChannel) {
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	4603      	mov	r3, r0
 800638c:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD(ucChannel);
 800638e:	79fb      	ldrb	r3, [r7, #7]
 8006390:	4618      	mov	r0, r3
 8006392:	f7ff ff77 	bl	8006284 <XPT2046_WriteCMD>

	return XPT2046_ReadCMD();
 8006396:	f7ff ffb9 	bl	800630c <XPT2046_ReadCMD>
 800639a:	4603      	mov	r3, r0

}
 800639c:	4618      	mov	r0, r3
 800639e:	3708      	adds	r7, #8
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <XPT2046_ReadAdc_XY>:

static void XPT2046_ReadAdc_XY(int16_t *sX_Ad, int16_t *sY_Ad) {
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp;

	sX_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_X);
 80063ae:	2090      	movs	r0, #144	; 0x90
 80063b0:	f7ff ffe8 	bl	8006384 <XPT2046_ReadAdc>
 80063b4:	4603      	mov	r3, r0
 80063b6:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS(1);
 80063b8:	2001      	movs	r0, #1
 80063ba:	f7ff ff47 	bl	800624c <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc( macXPT2046_CHANNEL_Y);
 80063be:	20d0      	movs	r0, #208	; 0xd0
 80063c0:	f7ff ffe0 	bl	8006384 <XPT2046_ReadAdc>
 80063c4:	4603      	mov	r3, r0
 80063c6:	81bb      	strh	r3, [r7, #12]

	*sX_Ad = sX_Ad_Temp;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	89fa      	ldrh	r2, [r7, #14]
 80063cc:	801a      	strh	r2, [r3, #0]
	*sY_Ad = sY_Ad_Temp;
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	89ba      	ldrh	r2, [r7, #12]
 80063d2:	801a      	strh	r2, [r3, #0]

}
 80063d4:	bf00      	nop
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY(
		strType_XPT2046_Coordinate *pScreenCoordinate) {
 80063dc:	b580      	push	{r7, lr}
 80063de:	b092      	sub	sp, #72	; 0x48
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 80063e4:	2300      	movs	r3, #0
 80063e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray[2][10] = { { 0 }, { 0 } };
 80063ea:	f107 0308 	add.w	r3, r7, #8
 80063ee:	2228      	movs	r2, #40	; 0x28
 80063f0:	2100      	movs	r1, #0
 80063f2:	4618      	mov	r0, r3
 80063f4:	f004 fba4 	bl	800ab40 <memset>

	int32_t lX_Min, lX_Max, lY_Min, lY_Max;

	do {
		XPT2046_ReadAdc_XY(&sAD_X, &sAD_Y);
 80063f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80063fc:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8006400:	4611      	mov	r1, r2
 8006402:	4618      	mov	r0, r3
 8006404:	f7ff ffce 	bl	80063a4 <XPT2046_ReadAdc_XY>

		sBufferArray[0][ucCount] = sAD_X;
 8006408:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800640c:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8006410:	005b      	lsls	r3, r3, #1
 8006412:	3348      	adds	r3, #72	; 0x48
 8006414:	443b      	add	r3, r7
 8006416:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray[1][ucCount] = sAD_Y;
 800641a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800641e:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8006422:	330a      	adds	r3, #10
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	3348      	adds	r3, #72	; 0x48
 8006428:	443b      	add	r3, r7
 800642a:	f823 2c40 	strh.w	r2, [r3, #-64]

		ucCount++;
 800642e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006432:	3301      	adds	r3, #1
 8006434:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	} while (( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel)
 8006438:	2110      	movs	r1, #16
 800643a:	4871      	ldr	r0, [pc, #452]	; (8006600 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 800643c:	f001 fe34 	bl	80080a8 <HAL_GPIO_ReadPin>
 8006440:	4603      	mov	r3, r0
			&& (ucCount < 10));
 8006442:	2b00      	cmp	r3, #0
 8006444:	d103      	bne.n	800644e <XPT2046_ReadAdc_Smooth_XY+0x72>
 8006446:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800644a:	2b09      	cmp	r3, #9
 800644c:	d9d4      	bls.n	80063f8 <XPT2046_ReadAdc_Smooth_XY+0x1c>

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel)
 800644e:	2110      	movs	r1, #16
 8006450:	486b      	ldr	r0, [pc, #428]	; (8006600 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8006452:	f001 fe29 	bl	80080a8 <HAL_GPIO_ReadPin>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d002      	beq.n	8006462 <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;
 800645c:	4b69      	ldr	r3, [pc, #420]	; (8006604 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 800645e:	2200      	movs	r2, #0
 8006460:	701a      	strb	r2, [r3, #0]

	if (ucCount == 10) {
 8006462:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006466:	2b0a      	cmp	r3, #10
 8006468:	f040 80c4 	bne.w	80065f4 <XPT2046_ReadAdc_Smooth_XY+0x218>
		lX_Max = lX_Min = sBufferArray[0][0];
 800646c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8006470:	643b      	str	r3, [r7, #64]	; 0x40
 8006472:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006474:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray[1][0];
 8006476:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800647a:	63bb      	str	r3, [r7, #56]	; 0x38
 800647c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647e:	637b      	str	r3, [r7, #52]	; 0x34

		for (i = 1; i < 10; i++) {
 8006480:	2301      	movs	r3, #1
 8006482:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006486:	e02b      	b.n	80064e0 <XPT2046_ReadAdc_Smooth_XY+0x104>
			if (sBufferArray[0][i] < lX_Min)
 8006488:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	3348      	adds	r3, #72	; 0x48
 8006490:	443b      	add	r3, r7
 8006492:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006496:	461a      	mov	r2, r3
 8006498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800649a:	4293      	cmp	r3, r2
 800649c:	dd08      	ble.n	80064b0 <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray[0][i];
 800649e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80064a2:	005b      	lsls	r3, r3, #1
 80064a4:	3348      	adds	r3, #72	; 0x48
 80064a6:	443b      	add	r3, r7
 80064a8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80064ac:	643b      	str	r3, [r7, #64]	; 0x40
 80064ae:	e012      	b.n	80064d6 <XPT2046_ReadAdc_Smooth_XY+0xfa>

			else if (sBufferArray[0][i] > lX_Max)
 80064b0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80064b4:	005b      	lsls	r3, r3, #1
 80064b6:	3348      	adds	r3, #72	; 0x48
 80064b8:	443b      	add	r3, r7
 80064ba:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80064be:	461a      	mov	r2, r3
 80064c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064c2:	4293      	cmp	r3, r2
 80064c4:	da07      	bge.n	80064d6 <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray[0][i];
 80064c6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80064ca:	005b      	lsls	r3, r3, #1
 80064cc:	3348      	adds	r3, #72	; 0x48
 80064ce:	443b      	add	r3, r7
 80064d0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80064d4:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (i = 1; i < 10; i++) {
 80064d6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80064da:	3301      	adds	r3, #1
 80064dc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80064e0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80064e4:	2b09      	cmp	r3, #9
 80064e6:	d9cf      	bls.n	8006488 <XPT2046_ReadAdc_Smooth_XY+0xac>

		}

		for (i = 1; i < 10; i++) {
 80064e8:	2301      	movs	r3, #1
 80064ea:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80064ee:	e02f      	b.n	8006550 <XPT2046_ReadAdc_Smooth_XY+0x174>
			if (sBufferArray[1][i] < lY_Min)
 80064f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80064f4:	330a      	adds	r3, #10
 80064f6:	005b      	lsls	r3, r3, #1
 80064f8:	3348      	adds	r3, #72	; 0x48
 80064fa:	443b      	add	r3, r7
 80064fc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006500:	461a      	mov	r2, r3
 8006502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006504:	4293      	cmp	r3, r2
 8006506:	dd09      	ble.n	800651c <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray[1][i];
 8006508:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800650c:	330a      	adds	r3, #10
 800650e:	005b      	lsls	r3, r3, #1
 8006510:	3348      	adds	r3, #72	; 0x48
 8006512:	443b      	add	r3, r7
 8006514:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006518:	63bb      	str	r3, [r7, #56]	; 0x38
 800651a:	e014      	b.n	8006546 <XPT2046_ReadAdc_Smooth_XY+0x16a>

			else if (sBufferArray[1][i] > lY_Max)
 800651c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006520:	330a      	adds	r3, #10
 8006522:	005b      	lsls	r3, r3, #1
 8006524:	3348      	adds	r3, #72	; 0x48
 8006526:	443b      	add	r3, r7
 8006528:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800652c:	461a      	mov	r2, r3
 800652e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006530:	4293      	cmp	r3, r2
 8006532:	da08      	bge.n	8006546 <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray[1][i];
 8006534:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006538:	330a      	adds	r3, #10
 800653a:	005b      	lsls	r3, r3, #1
 800653c:	3348      	adds	r3, #72	; 0x48
 800653e:	443b      	add	r3, r7
 8006540:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8006544:	637b      	str	r3, [r7, #52]	; 0x34
		for (i = 1; i < 10; i++) {
 8006546:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800654a:	3301      	adds	r3, #1
 800654c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8006550:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006554:	2b09      	cmp	r3, #9
 8006556:	d9cb      	bls.n	80064f0 <XPT2046_ReadAdc_Smooth_XY+0x114>

		}

		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 8006558:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800655c:	461a      	mov	r2, r3
 800655e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006562:	4413      	add	r3, r2
				+ sBufferArray[0][2] + sBufferArray[0][3] + sBufferArray[0][4]
 8006564:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006568:	4413      	add	r3, r2
 800656a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800656e:	4413      	add	r3, r2
 8006570:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006574:	4413      	add	r3, r2
				+ sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7]
 8006576:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800657a:	4413      	add	r3, r2
 800657c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8006580:	4413      	add	r3, r2
 8006582:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8006586:	4413      	add	r3, r2
				+ sBufferArray[0][8] + sBufferArray[0][9] - lX_Min - lX_Max)
 8006588:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800658c:	4413      	add	r3, r2
 800658e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8006592:	441a      	add	r2, r3
 8006594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006596:	1ad2      	subs	r2, r2, r3
 8006598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800659a:	1ad3      	subs	r3, r2, r3
				>> 3;
 800659c:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1]
 800659e:	b29a      	uxth	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	801a      	strh	r2, [r3, #0]

		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 80065a4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80065a8:	461a      	mov	r2, r3
 80065aa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80065ae:	4413      	add	r3, r2
				+ sBufferArray[1][2] + sBufferArray[1][3] + sBufferArray[1][4]
 80065b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80065b4:	4413      	add	r3, r2
 80065b6:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 80065ba:	4413      	add	r3, r2
 80065bc:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 80065c0:	4413      	add	r3, r2
				+ sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7]
 80065c2:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 80065c6:	4413      	add	r3, r2
 80065c8:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 80065cc:	4413      	add	r3, r2
 80065ce:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 80065d2:	4413      	add	r3, r2
				+ sBufferArray[1][8] + sBufferArray[1][9] - lY_Min - lY_Max)
 80065d4:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 80065d8:	4413      	add	r3, r2
 80065da:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80065de:	441a      	add	r2, r3
 80065e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e2:	1ad2      	subs	r2, r2, r3
 80065e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065e6:	1ad3      	subs	r3, r2, r3
				>> 3;
 80065e8:	10db      	asrs	r3, r3, #3
		pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1]
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	805a      	strh	r2, [r3, #2]

		return 1;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e000      	b.n	80065f6 <XPT2046_ReadAdc_Smooth_XY+0x21a>

	}

	return 0;
 80065f4:	2300      	movs	r3, #0

}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3748      	adds	r7, #72	; 0x48
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	40011800 	.word	0x40011800
 8006604:	20000bd2 	.word	0x20000bd2

08006608 <XPT2046_Calculate_CalibrationFactor>:
#endif

static uint8_t XPT2046_Calculate_CalibrationFactor(
		strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_Coordinate *pScreenSample,
		strType_XPT2046_Calibration *pCalibrationFactor) {
 8006608:	b580      	push	{r7, lr}
 800660a:	b086      	sub	sp, #24
 800660c:	af00      	add	r7, sp, #0
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	60b9      	str	r1, [r7, #8]
 8006612:	607a      	str	r2, [r7, #4]
	uint8_t ucRet = 1;
 8006614:	2301      	movs	r3, #1
 8006616:	75fb      	strb	r3, [r7, #23]

	pCalibrationFactor->Divider = ((pScreenSample[0].x - pScreenSample[2].x)
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	881b      	ldrh	r3, [r3, #0]
 800661c:	461a      	mov	r2, r3
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	3308      	adds	r3, #8
 8006622:	881b      	ldrh	r3, [r3, #0]
 8006624:	1ad3      	subs	r3, r2, r3
			* (pScreenSample[1].y - pScreenSample[2].y))
 8006626:	68ba      	ldr	r2, [r7, #8]
 8006628:	3204      	adds	r2, #4
 800662a:	8852      	ldrh	r2, [r2, #2]
 800662c:	4611      	mov	r1, r2
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	3208      	adds	r2, #8
 8006632:	8852      	ldrh	r2, [r2, #2]
 8006634:	1a8a      	subs	r2, r1, r2
 8006636:	fb03 f202 	mul.w	r2, r3, r2
			- ((pScreenSample[1].x - pScreenSample[2].x)
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	3304      	adds	r3, #4
 800663e:	881b      	ldrh	r3, [r3, #0]
 8006640:	4619      	mov	r1, r3
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	3308      	adds	r3, #8
 8006646:	881b      	ldrh	r3, [r3, #0]
 8006648:	1acb      	subs	r3, r1, r3
					* (pScreenSample[0].y - pScreenSample[2].y));
 800664a:	68b9      	ldr	r1, [r7, #8]
 800664c:	8849      	ldrh	r1, [r1, #2]
 800664e:	4608      	mov	r0, r1
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	3108      	adds	r1, #8
 8006654:	8849      	ldrh	r1, [r1, #2]
 8006656:	1a41      	subs	r1, r0, r1
 8006658:	fb01 f303 	mul.w	r3, r1, r3
			- ((pScreenSample[1].x - pScreenSample[2].x)
 800665c:	1ad3      	subs	r3, r2, r3
	pCalibrationFactor->Divider = ((pScreenSample[0].x - pScreenSample[2].x)
 800665e:	4618      	mov	r0, r3
 8006660:	f7f9 ff3c 	bl	80004dc <__aeabi_i2d>
 8006664:	4602      	mov	r2, r0
 8006666:	460b      	mov	r3, r1
 8006668:	6879      	ldr	r1, [r7, #4]
 800666a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	if (pCalibrationFactor->Divider == 0)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8006674:	f04f 0200 	mov.w	r2, #0
 8006678:	f04f 0300 	mov.w	r3, #0
 800667c:	f7fa fa00 	bl	8000a80 <__aeabi_dcmpeq>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d002      	beq.n	800668c <XPT2046_Calculate_CalibrationFactor+0x84>
		ucRet = 0;
 8006686:	2300      	movs	r3, #0
 8006688:	75fb      	strb	r3, [r7, #23]
 800668a:	e145      	b.n	8006918 <XPT2046_Calculate_CalibrationFactor+0x310>

	else {

		pCalibrationFactor->An = ((pDisplayCoordinate[0].x
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	461a      	mov	r2, r3
				- pDisplayCoordinate[2].x)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	3308      	adds	r3, #8
 8006696:	881b      	ldrh	r3, [r3, #0]
 8006698:	1ad3      	subs	r3, r2, r3
				* (pScreenSample[1].y - pScreenSample[2].y))
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	3204      	adds	r2, #4
 800669e:	8852      	ldrh	r2, [r2, #2]
 80066a0:	4611      	mov	r1, r2
 80066a2:	68ba      	ldr	r2, [r7, #8]
 80066a4:	3208      	adds	r2, #8
 80066a6:	8852      	ldrh	r2, [r2, #2]
 80066a8:	1a8a      	subs	r2, r1, r2
 80066aa:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	3304      	adds	r3, #4
 80066b2:	881b      	ldrh	r3, [r3, #0]
 80066b4:	4619      	mov	r1, r3
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	3308      	adds	r3, #8
 80066ba:	881b      	ldrh	r3, [r3, #0]
 80066bc:	1acb      	subs	r3, r1, r3
						* (pScreenSample[0].y - pScreenSample[2].y));
 80066be:	68b9      	ldr	r1, [r7, #8]
 80066c0:	8849      	ldrh	r1, [r1, #2]
 80066c2:	4608      	mov	r0, r1
 80066c4:	68b9      	ldr	r1, [r7, #8]
 80066c6:	3108      	adds	r1, #8
 80066c8:	8849      	ldrh	r1, [r1, #2]
 80066ca:	1a41      	subs	r1, r0, r1
 80066cc:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)
 80066d0:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->An = ((pDisplayCoordinate[0].x
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7f9 ff02 	bl	80004dc <__aeabi_i2d>
 80066d8:	4602      	mov	r2, r0
 80066da:	460b      	mov	r3, r1
 80066dc:	6879      	ldr	r1, [r7, #4]
 80066de:	e9c1 2300 	strd	r2, r3, [r1]

		pCalibrationFactor->Bn = ((pScreenSample[0].x - pScreenSample[2].x)
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	881b      	ldrh	r3, [r3, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	3308      	adds	r3, #8
 80066ec:	881b      	ldrh	r3, [r3, #0]
 80066ee:	1ad3      	subs	r3, r2, r3
				* (pDisplayCoordinate[1].x - pDisplayCoordinate[2].x))
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	3204      	adds	r2, #4
 80066f4:	8812      	ldrh	r2, [r2, #0]
 80066f6:	4611      	mov	r1, r2
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	3208      	adds	r2, #8
 80066fc:	8812      	ldrh	r2, [r2, #0]
 80066fe:	1a8a      	subs	r2, r1, r2
 8006700:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	881b      	ldrh	r3, [r3, #0]
 8006708:	4619      	mov	r1, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	3308      	adds	r3, #8
 800670e:	881b      	ldrh	r3, [r3, #0]
 8006710:	1acb      	subs	r3, r1, r3
						* (pScreenSample[1].x - pScreenSample[2].x));
 8006712:	68b9      	ldr	r1, [r7, #8]
 8006714:	3104      	adds	r1, #4
 8006716:	8809      	ldrh	r1, [r1, #0]
 8006718:	4608      	mov	r0, r1
 800671a:	68b9      	ldr	r1, [r7, #8]
 800671c:	3108      	adds	r1, #8
 800671e:	8809      	ldrh	r1, [r1, #0]
 8006720:	1a41      	subs	r1, r0, r1
 8006722:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x)
 8006726:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->Bn = ((pScreenSample[0].x - pScreenSample[2].x)
 8006728:	4618      	mov	r0, r3
 800672a:	f7f9 fed7 	bl	80004dc <__aeabi_i2d>
 800672e:	4602      	mov	r2, r0
 8006730:	460b      	mov	r3, r1
 8006732:	6879      	ldr	r1, [r7, #4]
 8006734:	e9c1 2302 	strd	r2, r3, [r1, #8]

		pCalibrationFactor->Cn = (pScreenSample[2].x * pDisplayCoordinate[1].x
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	3308      	adds	r3, #8
 800673c:	881b      	ldrh	r3, [r3, #0]
 800673e:	461a      	mov	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	3304      	adds	r3, #4
 8006744:	881b      	ldrh	r3, [r3, #0]
 8006746:	fb03 f202 	mul.w	r2, r3, r2
				- pScreenSample[1].x * pDisplayCoordinate[2].x)
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	3304      	adds	r3, #4
 800674e:	881b      	ldrh	r3, [r3, #0]
 8006750:	4619      	mov	r1, r3
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3308      	adds	r3, #8
 8006756:	881b      	ldrh	r3, [r3, #0]
 8006758:	fb01 f303 	mul.w	r3, r1, r3
 800675c:	1ad3      	subs	r3, r2, r3
				* pScreenSample[0].y
 800675e:	68ba      	ldr	r2, [r7, #8]
 8006760:	8852      	ldrh	r2, [r2, #2]
 8006762:	fb03 f202 	mul.w	r2, r3, r2
				+ (pScreenSample[0].x * pDisplayCoordinate[2].x
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	881b      	ldrh	r3, [r3, #0]
 800676a:	4619      	mov	r1, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	3308      	adds	r3, #8
 8006770:	881b      	ldrh	r3, [r3, #0]
 8006772:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[2].x * pDisplayCoordinate[0].x)
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	3308      	adds	r3, #8
 800677a:	881b      	ldrh	r3, [r3, #0]
 800677c:	4618      	mov	r0, r3
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	881b      	ldrh	r3, [r3, #0]
 8006782:	fb00 f303 	mul.w	r3, r0, r3
 8006786:	1acb      	subs	r3, r1, r3
						* pScreenSample[1].y
 8006788:	68b9      	ldr	r1, [r7, #8]
 800678a:	3104      	adds	r1, #4
 800678c:	8849      	ldrh	r1, [r1, #2]
 800678e:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[0].x * pDisplayCoordinate[2].x
 8006792:	441a      	add	r2, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].x
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	3304      	adds	r3, #4
 8006798:	881b      	ldrh	r3, [r3, #0]
 800679a:	4619      	mov	r1, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	881b      	ldrh	r3, [r3, #0]
 80067a0:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[0].x * pDisplayCoordinate[1].x)
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	4618      	mov	r0, r3
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	3304      	adds	r3, #4
 80067ae:	881b      	ldrh	r3, [r3, #0]
 80067b0:	fb00 f303 	mul.w	r3, r0, r3
 80067b4:	1acb      	subs	r3, r1, r3
						* pScreenSample[2].y;
 80067b6:	68b9      	ldr	r1, [r7, #8]
 80067b8:	3108      	adds	r1, #8
 80067ba:	8849      	ldrh	r1, [r1, #2]
 80067bc:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].x
 80067c0:	4413      	add	r3, r2
		pCalibrationFactor->Cn = (pScreenSample[2].x * pDisplayCoordinate[1].x
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7f9 fe8a 	bl	80004dc <__aeabi_i2d>
 80067c8:	4602      	mov	r2, r0
 80067ca:	460b      	mov	r3, r1
 80067cc:	6879      	ldr	r1, [r7, #4]
 80067ce:	e9c1 2304 	strd	r2, r3, [r1, #16]

		pCalibrationFactor->Dn = ((pDisplayCoordinate[0].y
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	885b      	ldrh	r3, [r3, #2]
 80067d6:	461a      	mov	r2, r3
				- pDisplayCoordinate[2].y)
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	3308      	adds	r3, #8
 80067dc:	885b      	ldrh	r3, [r3, #2]
 80067de:	1ad3      	subs	r3, r2, r3
				* (pScreenSample[1].y - pScreenSample[2].y))
 80067e0:	68ba      	ldr	r2, [r7, #8]
 80067e2:	3204      	adds	r2, #4
 80067e4:	8852      	ldrh	r2, [r2, #2]
 80067e6:	4611      	mov	r1, r2
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	3208      	adds	r2, #8
 80067ec:	8852      	ldrh	r2, [r2, #2]
 80067ee:	1a8a      	subs	r2, r1, r2
 80067f0:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	3304      	adds	r3, #4
 80067f8:	885b      	ldrh	r3, [r3, #2]
 80067fa:	4619      	mov	r1, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	3308      	adds	r3, #8
 8006800:	885b      	ldrh	r3, [r3, #2]
 8006802:	1acb      	subs	r3, r1, r3
						* (pScreenSample[0].y - pScreenSample[2].y));
 8006804:	68b9      	ldr	r1, [r7, #8]
 8006806:	8849      	ldrh	r1, [r1, #2]
 8006808:	4608      	mov	r0, r1
 800680a:	68b9      	ldr	r1, [r7, #8]
 800680c:	3108      	adds	r1, #8
 800680e:	8849      	ldrh	r1, [r1, #2]
 8006810:	1a41      	subs	r1, r0, r1
 8006812:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)
 8006816:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->Dn = ((pDisplayCoordinate[0].y
 8006818:	4618      	mov	r0, r3
 800681a:	f7f9 fe5f 	bl	80004dc <__aeabi_i2d>
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	6879      	ldr	r1, [r7, #4]
 8006824:	e9c1 2306 	strd	r2, r3, [r1, #24]

		pCalibrationFactor->En = ((pScreenSample[0].x - pScreenSample[2].x)
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	881b      	ldrh	r3, [r3, #0]
 800682c:	461a      	mov	r2, r3
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	3308      	adds	r3, #8
 8006832:	881b      	ldrh	r3, [r3, #0]
 8006834:	1ad3      	subs	r3, r2, r3
				* (pDisplayCoordinate[1].y - pDisplayCoordinate[2].y))
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	3204      	adds	r2, #4
 800683a:	8852      	ldrh	r2, [r2, #2]
 800683c:	4611      	mov	r1, r2
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	3208      	adds	r2, #8
 8006842:	8852      	ldrh	r2, [r2, #2]
 8006844:	1a8a      	subs	r2, r1, r2
 8006846:	fb03 f202 	mul.w	r2, r3, r2
				- ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	885b      	ldrh	r3, [r3, #2]
 800684e:	4619      	mov	r1, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	3308      	adds	r3, #8
 8006854:	885b      	ldrh	r3, [r3, #2]
 8006856:	1acb      	subs	r3, r1, r3
						* (pScreenSample[1].x - pScreenSample[2].x));
 8006858:	68b9      	ldr	r1, [r7, #8]
 800685a:	3104      	adds	r1, #4
 800685c:	8809      	ldrh	r1, [r1, #0]
 800685e:	4608      	mov	r0, r1
 8006860:	68b9      	ldr	r1, [r7, #8]
 8006862:	3108      	adds	r1, #8
 8006864:	8809      	ldrh	r1, [r1, #0]
 8006866:	1a41      	subs	r1, r0, r1
 8006868:	fb01 f303 	mul.w	r3, r1, r3
				- ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y)
 800686c:	1ad3      	subs	r3, r2, r3
		pCalibrationFactor->En = ((pScreenSample[0].x - pScreenSample[2].x)
 800686e:	4618      	mov	r0, r3
 8006870:	f7f9 fe34 	bl	80004dc <__aeabi_i2d>
 8006874:	4602      	mov	r2, r0
 8006876:	460b      	mov	r3, r1
 8006878:	6879      	ldr	r1, [r7, #4]
 800687a:	e9c1 2308 	strd	r2, r3, [r1, #32]

		pCalibrationFactor->Fn = (pScreenSample[2].x * pDisplayCoordinate[1].y
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	3308      	adds	r3, #8
 8006882:	881b      	ldrh	r3, [r3, #0]
 8006884:	461a      	mov	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	3304      	adds	r3, #4
 800688a:	885b      	ldrh	r3, [r3, #2]
 800688c:	fb03 f202 	mul.w	r2, r3, r2
				- pScreenSample[1].x * pDisplayCoordinate[2].y)
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	3304      	adds	r3, #4
 8006894:	881b      	ldrh	r3, [r3, #0]
 8006896:	4619      	mov	r1, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	3308      	adds	r3, #8
 800689c:	885b      	ldrh	r3, [r3, #2]
 800689e:	fb01 f303 	mul.w	r3, r1, r3
 80068a2:	1ad3      	subs	r3, r2, r3
				* pScreenSample[0].y
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	8852      	ldrh	r2, [r2, #2]
 80068a8:	fb03 f202 	mul.w	r2, r3, r2
				+ (pScreenSample[0].x * pDisplayCoordinate[2].y
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	881b      	ldrh	r3, [r3, #0]
 80068b0:	4619      	mov	r1, r3
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	3308      	adds	r3, #8
 80068b6:	885b      	ldrh	r3, [r3, #2]
 80068b8:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[2].x * pDisplayCoordinate[0].y)
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	3308      	adds	r3, #8
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	4618      	mov	r0, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	885b      	ldrh	r3, [r3, #2]
 80068c8:	fb00 f303 	mul.w	r3, r0, r3
 80068cc:	1acb      	subs	r3, r1, r3
						* pScreenSample[1].y
 80068ce:	68b9      	ldr	r1, [r7, #8]
 80068d0:	3104      	adds	r1, #4
 80068d2:	8849      	ldrh	r1, [r1, #2]
 80068d4:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[0].x * pDisplayCoordinate[2].y
 80068d8:	441a      	add	r2, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].y
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	3304      	adds	r3, #4
 80068de:	881b      	ldrh	r3, [r3, #0]
 80068e0:	4619      	mov	r1, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	885b      	ldrh	r3, [r3, #2]
 80068e6:	fb03 f101 	mul.w	r1, r3, r1
						- pScreenSample[0].x * pDisplayCoordinate[1].y)
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	881b      	ldrh	r3, [r3, #0]
 80068ee:	4618      	mov	r0, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	3304      	adds	r3, #4
 80068f4:	885b      	ldrh	r3, [r3, #2]
 80068f6:	fb00 f303 	mul.w	r3, r0, r3
 80068fa:	1acb      	subs	r3, r1, r3
						* pScreenSample[2].y;
 80068fc:	68b9      	ldr	r1, [r7, #8]
 80068fe:	3108      	adds	r1, #8
 8006900:	8849      	ldrh	r1, [r1, #2]
 8006902:	fb01 f303 	mul.w	r3, r1, r3
				+ (pScreenSample[1].x * pDisplayCoordinate[0].y
 8006906:	4413      	add	r3, r2
		pCalibrationFactor->Fn = (pScreenSample[2].x * pDisplayCoordinate[1].y
 8006908:	4618      	mov	r0, r3
 800690a:	f7f9 fde7 	bl	80004dc <__aeabi_i2d>
 800690e:	4602      	mov	r2, r0
 8006910:	460b      	mov	r3, r1
 8006912:	6879      	ldr	r1, [r7, #4]
 8006914:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	}

	return ucRet;
 8006918:	7dfb      	ldrb	r3, [r7, #23]

}
 800691a:	4618      	mov	r0, r3
 800691c:	3718      	adds	r7, #24
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
	...

08006924 <XPT2046_Touch_Calibrate>:

uint8_t XPT2046_Touch_Calibrate(void) {
 8006924:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006928:	b0a0      	sub	sp, #128	; 0x80
 800692a:	af02      	add	r7, sp, #8
	uint8_t i;

	char cStr[10];

	uint16_t usScreenWidth, usScreenHeigth;
	uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 800692c:	2300      	movs	r3, #0
 800692e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8006932:	2300      	movs	r3, #0
 8006934:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8006938:	2300      	movs	r3, #0
 800693a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 800693e:	2300      	movs	r3, #0
 8006940:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	char *pStr = 0;
 8006944:	2300      	movs	r3, #0
 8006946:	66bb      	str	r3, [r7, #104]	; 0x68
	strType_XPT2046_Coordinate strCrossCoordinate[4], strScreenSample[4];

	strType_XPT2046_Calibration CalibrationFactor;

#if ( macXPT2046_Coordinate_GramScan == 1 ) || ( macXPT2046_Coordinate_GramScan == 4 )
	usScreenWidth = LCD_Default_Max_Width;
 8006948:	23f0      	movs	r3, #240	; 0xf0
 800694a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	usScreenHeigth = LCD_Default_Max_Heigth;
 800694e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8006952:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	    usScreenWidth = LCD_Default_Max_Heigth;
	    usScreenHeigth = LCD_Default_Max_Width;
	
	  #endif

	strCrossCoordinate[0].x = usScreenWidth >> 2;
 8006956:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800695a:	089b      	lsrs	r3, r3, #2
 800695c:	b29b      	uxth	r3, r3
 800695e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	strCrossCoordinate[0].y = usScreenHeigth >> 2;
 8006962:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006966:	089b      	lsrs	r3, r3, #2
 8006968:	b29b      	uxth	r3, r3
 800696a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

	strCrossCoordinate[1].x = strCrossCoordinate[0].x;
 800696e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006972:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	strCrossCoordinate[1].y = (usScreenHeigth * 3) >> 2;
 8006976:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 800697a:	4613      	mov	r3, r2
 800697c:	005b      	lsls	r3, r3, #1
 800697e:	4413      	add	r3, r2
 8006980:	109b      	asrs	r3, r3, #2
 8006982:	b29b      	uxth	r3, r3
 8006984:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

	strCrossCoordinate[2].x = (usScreenWidth * 3) >> 2;
 8006988:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 800698c:	4613      	mov	r3, r2
 800698e:	005b      	lsls	r3, r3, #1
 8006990:	4413      	add	r3, r2
 8006992:	109b      	asrs	r3, r3, #2
 8006994:	b29b      	uxth	r3, r3
 8006996:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	strCrossCoordinate[2].y = strCrossCoordinate[1].y;
 800699a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800699e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

	strCrossCoordinate[3].x = strCrossCoordinate[2].x;
 80069a2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80069a6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	strCrossCoordinate[3].y = strCrossCoordinate[0].y;
 80069aa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80069ae:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

	LCD_GramScan(1);
 80069b2:	2001      	movs	r0, #1
 80069b4:	f7fb fefe 	bl	80027b4 <LCD_GramScan>

	for (i = 0; i < 4; i++) {
 80069b8:	2300      	movs	r3, #0
 80069ba:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80069be:	e047      	b.n	8006a50 <XPT2046_Touch_Calibrate+0x12c>
		LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 80069c0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80069c4:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80069c8:	2100      	movs	r1, #0
 80069ca:	2000      	movs	r0, #0
 80069cc:	f7fb fc7a 	bl	80022c4 <LCD_Clear>

		pStr = "Touch Calibrate ......";
 80069d0:	4bb6      	ldr	r3, [pc, #728]	; (8006cac <XPT2046_Touch_Calibrate+0x388>)
 80069d2:	66bb      	str	r3, [r7, #104]	; 0x68
		LCD_DrawString_Color(
				(usScreenWidth - (strlen(pStr) - 7) * WIDTH_EN_CHAR) >> 1,
 80069d4:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80069d8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80069da:	f7f9 fc25 	bl	8000228 <strlen>
 80069de:	4603      	mov	r3, r0
 80069e0:	3b07      	subs	r3, #7
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	1ae3      	subs	r3, r4, r3
 80069e6:	085b      	lsrs	r3, r3, #1
		LCD_DrawString_Color(
 80069e8:	b298      	uxth	r0, r3
 80069ea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80069ee:	085b      	lsrs	r3, r3, #1
 80069f0:	b299      	uxth	r1, r3
 80069f2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80069fc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80069fe:	f7fb fea3 	bl	8002748 <LCD_DrawString_Color>
		/*
		sprintf(cStr, "%d", i + 1);
		LCD_DrawString_Color(usScreenWidth >> 1,
				(usScreenHeigth >> 1) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED);
		*/
		XPT2046_DelayUS(100000);
 8006a02:	48ab      	ldr	r0, [pc, #684]	; (8006cb0 <XPT2046_Touch_Calibrate+0x38c>)
 8006a04:	f7ff fc22 	bl	800624c <XPT2046_DelayUS>

		LCD_DrawCross(strCrossCoordinate[i].x, strCrossCoordinate[i].y);
 8006a08:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	3378      	adds	r3, #120	; 0x78
 8006a10:	443b      	add	r3, r7
 8006a12:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8006a16:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	3378      	adds	r3, #120	; 0x78
 8006a1e:	443b      	add	r3, r7
 8006a20:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 8006a24:	4619      	mov	r1, r3
 8006a26:	4610      	mov	r0, r2
 8006a28:	f7fb fe6c 	bl	8002704 <LCD_DrawCross>

		while (!XPT2046_ReadAdc_Smooth_XY(&strScreenSample[i]))
 8006a2c:	bf00      	nop
 8006a2e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006a32:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006a36:	009b      	lsls	r3, r3, #2
 8006a38:	4413      	add	r3, r2
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	f7ff fcce 	bl	80063dc <XPT2046_ReadAdc_Smooth_XY>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d0f3      	beq.n	8006a2e <XPT2046_Touch_Calibrate+0x10a>
	for (i = 0; i < 4; i++) {
 8006a46:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8006a50:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8006a54:	2b03      	cmp	r3, #3
 8006a56:	d9b3      	bls.n	80069c0 <XPT2046_Touch_Calibrate+0x9c>
			;

	}

	XPT2046_Calculate_CalibrationFactor(strCrossCoordinate, strScreenSample,
 8006a58:	463a      	mov	r2, r7
 8006a5a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8006a5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff fdd0 	bl	8006608 <XPT2046_Calculate_CalibrationFactor>
			&CalibrationFactor);

	if (CalibrationFactor.Divider == 0)
 8006a68:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8006a6c:	f04f 0200 	mov.w	r2, #0
 8006a70:	f04f 0300 	mov.w	r3, #0
 8006a74:	f7fa f804 	bl	8000a80 <__aeabi_dcmpeq>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f040 8113 	bne.w	8006ca6 <XPT2046_Touch_Calibrate+0x382>
		goto Failure;

	usTest_x = ((CalibrationFactor.An * strScreenSample[3].x)
 8006a80:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a84:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7f9 fd27 	bl	80004dc <__aeabi_i2d>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	460b      	mov	r3, r1
 8006a92:	4620      	mov	r0, r4
 8006a94:	4629      	mov	r1, r5
 8006a96:	f7f9 fd8b 	bl	80005b0 <__aeabi_dmul>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	460b      	mov	r3, r1
 8006a9e:	4690      	mov	r8, r2
 8006aa0:	4699      	mov	r9, r3
			+ (CalibrationFactor.Bn * strScreenSample[3].y)
 8006aa2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006aa6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7f9 fd16 	bl	80004dc <__aeabi_i2d>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	f7f9 fd7a 	bl	80005b0 <__aeabi_dmul>
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4640      	mov	r0, r8
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	f7f9 fbbe 	bl	8000244 <__adddf3>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	4610      	mov	r0, r2
 8006ace:	4619      	mov	r1, r3
			+ CalibrationFactor.Cn) / CalibrationFactor.Divider;
 8006ad0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006ad4:	f7f9 fbb6 	bl	8000244 <__adddf3>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	4610      	mov	r0, r2
 8006ade:	4619      	mov	r1, r3
 8006ae0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006ae4:	f7f9 fe8e 	bl	8000804 <__aeabi_ddiv>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	460b      	mov	r3, r1
	usTest_x = ((CalibrationFactor.An * strScreenSample[3].x)
 8006aec:	4610      	mov	r0, r2
 8006aee:	4619      	mov	r1, r3
 8006af0:	f7fa f820 	bl	8000b34 <__aeabi_d2uiz>
 8006af4:	4603      	mov	r3, r0
 8006af6:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x)
 8006afa:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8006afe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006b02:	4618      	mov	r0, r3
 8006b04:	f7f9 fcea 	bl	80004dc <__aeabi_i2d>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	4620      	mov	r0, r4
 8006b0e:	4629      	mov	r1, r5
 8006b10:	f7f9 fd4e 	bl	80005b0 <__aeabi_dmul>
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	4690      	mov	r8, r2
 8006b1a:	4699      	mov	r9, r3
			+ (CalibrationFactor.En * strScreenSample[3].y)
 8006b1c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006b20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8006b24:	4618      	mov	r0, r3
 8006b26:	f7f9 fcd9 	bl	80004dc <__aeabi_i2d>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	4620      	mov	r0, r4
 8006b30:	4629      	mov	r1, r5
 8006b32:	f7f9 fd3d 	bl	80005b0 <__aeabi_dmul>
 8006b36:	4602      	mov	r2, r0
 8006b38:	460b      	mov	r3, r1
 8006b3a:	4640      	mov	r0, r8
 8006b3c:	4649      	mov	r1, r9
 8006b3e:	f7f9 fb81 	bl	8000244 <__adddf3>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4610      	mov	r0, r2
 8006b48:	4619      	mov	r1, r3
			+ CalibrationFactor.Fn) / CalibrationFactor.Divider;
 8006b4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b4e:	f7f9 fb79 	bl	8000244 <__adddf3>
 8006b52:	4602      	mov	r2, r0
 8006b54:	460b      	mov	r3, r1
 8006b56:	4610      	mov	r0, r2
 8006b58:	4619      	mov	r1, r3
 8006b5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006b5e:	f7f9 fe51 	bl	8000804 <__aeabi_ddiv>
 8006b62:	4602      	mov	r2, r0
 8006b64:	460b      	mov	r3, r1
	usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x)
 8006b66:	4610      	mov	r0, r2
 8006b68:	4619      	mov	r1, r3
 8006b6a:	f7f9 ffe3 	bl	8000b34 <__aeabi_d2uiz>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	usGap_x =
			(usTest_x > strCrossCoordinate[3].x) ?
 8006b74:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
	usGap_x =
 8006b78:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d906      	bls.n	8006b8e <XPT2046_Touch_Calibrate+0x26a>
					(usTest_x - strCrossCoordinate[3].x) :
 8006b80:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
	usGap_x =
 8006b84:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	e005      	b.n	8006b9a <XPT2046_Touch_Calibrate+0x276>
					(strCrossCoordinate[3].x - usTest_x);
 8006b8e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
	usGap_x =
 8006b92:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8006b96:	1ad3      	subs	r3, r2, r3
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	usGap_y =
			(usTest_y > strCrossCoordinate[3].y) ?
 8006b9e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
	usGap_y =
 8006ba2:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d906      	bls.n	8006bb8 <XPT2046_Touch_Calibrate+0x294>
					(usTest_y - strCrossCoordinate[3].y) :
 8006baa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
	usGap_y =
 8006bae:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	e005      	b.n	8006bc4 <XPT2046_Touch_Calibrate+0x2a0>
					(strCrossCoordinate[3].y - usTest_y);
 8006bb8:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
	usGap_y =
 8006bbc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	if ((usGap_x > 10) || (usGap_y > 10))
 8006bc8:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8006bcc:	2b0a      	cmp	r3, #10
 8006bce:	d877      	bhi.n	8006cc0 <XPT2046_Touch_Calibrate+0x39c>
 8006bd0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006bd4:	2b0a      	cmp	r3, #10
 8006bd6:	d873      	bhi.n	8006cc0 <XPT2046_Touch_Calibrate+0x39c>
		goto Failure;

	strXPT2046_TouchPara.dX_X = (CalibrationFactor.An * 1.0)
 8006bd8:	e9d7 0100 	ldrd	r0, r1, [r7]
			/ CalibrationFactor.Divider;
 8006bdc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006be0:	f7f9 fe10 	bl	8000804 <__aeabi_ddiv>
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX_X = (CalibrationFactor.An * 1.0)
 8006be8:	4932      	ldr	r1, [pc, #200]	; (8006cb4 <XPT2046_Touch_Calibrate+0x390>)
 8006bea:	e9c1 2300 	strd	r2, r3, [r1]
	strXPT2046_TouchPara.dX_Y = (CalibrationFactor.Bn * 1.0)
 8006bee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
			/ CalibrationFactor.Divider;
 8006bf2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006bf6:	f7f9 fe05 	bl	8000804 <__aeabi_ddiv>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX_Y = (CalibrationFactor.Bn * 1.0)
 8006bfe:	492d      	ldr	r1, [pc, #180]	; (8006cb4 <XPT2046_Touch_Calibrate+0x390>)
 8006c00:	e9c1 2302 	strd	r2, r3, [r1, #8]
	strXPT2046_TouchPara.dX = (CalibrationFactor.Cn * 1.0)
 8006c04:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
			/ CalibrationFactor.Divider;
 8006c08:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006c0c:	f7f9 fdfa 	bl	8000804 <__aeabi_ddiv>
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dX = (CalibrationFactor.Cn * 1.0)
 8006c14:	4927      	ldr	r1, [pc, #156]	; (8006cb4 <XPT2046_Touch_Calibrate+0x390>)
 8006c16:	e9c1 2304 	strd	r2, r3, [r1, #16]

	strXPT2046_TouchPara.dY_X = (CalibrationFactor.Dn * 1.0)
 8006c1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
			/ CalibrationFactor.Divider;
 8006c1e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006c22:	f7f9 fdef 	bl	8000804 <__aeabi_ddiv>
 8006c26:	4602      	mov	r2, r0
 8006c28:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY_X = (CalibrationFactor.Dn * 1.0)
 8006c2a:	4922      	ldr	r1, [pc, #136]	; (8006cb4 <XPT2046_Touch_Calibrate+0x390>)
 8006c2c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	strXPT2046_TouchPara.dY_Y = (CalibrationFactor.En * 1.0)
 8006c30:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
			/ CalibrationFactor.Divider;
 8006c34:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006c38:	f7f9 fde4 	bl	8000804 <__aeabi_ddiv>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY_Y = (CalibrationFactor.En * 1.0)
 8006c40:	491c      	ldr	r1, [pc, #112]	; (8006cb4 <XPT2046_Touch_Calibrate+0x390>)
 8006c42:	e9c1 2308 	strd	r2, r3, [r1, #32]
	strXPT2046_TouchPara.dY = (CalibrationFactor.Fn * 1.0)
 8006c46:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
			/ CalibrationFactor.Divider;
 8006c4a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006c4e:	f7f9 fdd9 	bl	8000804 <__aeabi_ddiv>
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
	strXPT2046_TouchPara.dY = (CalibrationFactor.Fn * 1.0)
 8006c56:	4917      	ldr	r1, [pc, #92]	; (8006cb4 <XPT2046_Touch_Calibrate+0x390>)
 8006c58:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

#endif

	LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 8006c5c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006c60:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006c64:	2100      	movs	r1, #0
 8006c66:	2000      	movs	r0, #0
 8006c68:	f7fb fb2c 	bl	80022c4 <LCD_Clear>

	pStr = "Welcome !";
 8006c6c:	4b12      	ldr	r3, [pc, #72]	; (8006cb8 <XPT2046_Touch_Calibrate+0x394>)
 8006c6e:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 8006c70:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006c74:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006c76:	f7f9 fad7 	bl	8000228 <strlen>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	00db      	lsls	r3, r3, #3
 8006c7e:	1ae3      	subs	r3, r4, r3
 8006c80:	085b      	lsrs	r3, r3, #1
 8006c82:	b298      	uxth	r0, r3
 8006c84:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006c88:	085b      	lsrs	r3, r3, #1
 8006c8a:	b299      	uxth	r1, r3
 8006c8c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006c96:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006c98:	f7fb fd56 	bl	8002748 <LCD_DrawString_Color>
			usScreenHeigth >> 1, pStr, BACKGROUND, RED);

	XPT2046_DelayUS(200000);
 8006c9c:	4807      	ldr	r0, [pc, #28]	; (8006cbc <XPT2046_Touch_Calibrate+0x398>)
 8006c9e:	f7ff fad5 	bl	800624c <XPT2046_DelayUS>

	return 1;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e04b      	b.n	8006d3e <XPT2046_Touch_Calibrate+0x41a>
		goto Failure;
 8006ca6:	bf00      	nop
 8006ca8:	e00b      	b.n	8006cc2 <XPT2046_Touch_Calibrate+0x39e>
 8006caa:	bf00      	nop
 8006cac:	0800cb00 	.word	0x0800cb00
 8006cb0:	000186a0 	.word	0x000186a0
 8006cb4:	20000018 	.word	0x20000018
 8006cb8:	0800cb18 	.word	0x0800cb18
 8006cbc:	00030d40 	.word	0x00030d40
		goto Failure;
 8006cc0:	bf00      	nop

	Failure:

	LCD_Clear(0, 0, usScreenWidth, usScreenHeigth);
 8006cc2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006cc6:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8006cca:	2100      	movs	r1, #0
 8006ccc:	2000      	movs	r0, #0
 8006cce:	f7fb faf9 	bl	80022c4 <LCD_Clear>

	pStr = "Calibrate fail";
 8006cd2:	4b1d      	ldr	r3, [pc, #116]	; (8006d48 <XPT2046_Touch_Calibrate+0x424>)
 8006cd4:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 8006cd6:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006cda:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006cdc:	f7f9 faa4 	bl	8000228 <strlen>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	1ae3      	subs	r3, r4, r3
 8006ce6:	085b      	lsrs	r3, r3, #1
 8006ce8:	b298      	uxth	r0, r3
 8006cea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006cee:	085b      	lsrs	r3, r3, #1
 8006cf0:	b299      	uxth	r1, r3
 8006cf2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006cf6:	9300      	str	r3, [sp, #0]
 8006cf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006cfc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006cfe:	f7fb fd23 	bl	8002748 <LCD_DrawString_Color>
			usScreenHeigth >> 1, pStr, BACKGROUND, RED);

	pStr = "try again";
 8006d02:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <XPT2046_Touch_Calibrate+0x428>)
 8006d04:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1,
 8006d06:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8006d0a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006d0c:	f7f9 fa8c 	bl	8000228 <strlen>
 8006d10:	4603      	mov	r3, r0
 8006d12:	00db      	lsls	r3, r3, #3
 8006d14:	1ae3      	subs	r3, r4, r3
 8006d16:	085b      	lsrs	r3, r3, #1
 8006d18:	b298      	uxth	r0, r3
 8006d1a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006d1e:	085b      	lsrs	r3, r3, #1
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	3310      	adds	r3, #16
 8006d24:	b299      	uxth	r1, r3
 8006d26:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d30:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006d32:	f7fb fd09 	bl	8002748 <LCD_DrawString_Color>
			(usScreenHeigth >> 1) + HEIGHT_EN_CHAR, pStr, BACKGROUND, RED);

	XPT2046_DelayUS(1000000);
 8006d36:	4806      	ldr	r0, [pc, #24]	; (8006d50 <XPT2046_Touch_Calibrate+0x42c>)
 8006d38:	f7ff fa88 	bl	800624c <XPT2046_DelayUS>

	return 0;
 8006d3c:	2300      	movs	r3, #0

}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3778      	adds	r7, #120	; 0x78
 8006d42:	46bd      	mov	sp, r7
 8006d44:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006d48:	0800cb24 	.word	0x0800cb24
 8006d4c:	0800cb34 	.word	0x0800cb34
 8006d50:	000f4240 	.word	0x000f4240

08006d54 <XPT2046_Get_TouchedPoint>:

uint8_t XPT2046_Get_TouchedPoint(strType_XPT2046_Coordinate *pDisplayCoordinate,
		strType_XPT2046_TouchPara *pTouchPara) {
 8006d54:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006d58:	b084      	sub	sp, #16
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;
 8006d60:	2301      	movs	r3, #1
 8006d62:	73fb      	strb	r3, [r7, #15]

	strType_XPT2046_Coordinate strScreenCoordinate;

	if (XPT2046_ReadAdc_Smooth_XY(&strScreenCoordinate)) {
 8006d64:	f107 0308 	add.w	r3, r7, #8
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f7ff fb37 	bl	80063dc <XPT2046_ReadAdc_Smooth_XY>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d06e      	beq.n	8006e52 <XPT2046_Get_TouchedPoint+0xfe>
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006d7a:	893b      	ldrh	r3, [r7, #8]
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7f9 fbad 	bl	80004dc <__aeabi_i2d>
 8006d82:	4602      	mov	r2, r0
 8006d84:	460b      	mov	r3, r1
 8006d86:	4620      	mov	r0, r4
 8006d88:	4629      	mov	r1, r5
 8006d8a:	f7f9 fc11 	bl	80005b0 <__aeabi_dmul>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	4690      	mov	r8, r2
 8006d94:	4699      	mov	r9, r3
				+ (pTouchPara->dX_Y * strScreenCoordinate.y) + pTouchPara->dX);
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006d9c:	897b      	ldrh	r3, [r7, #10]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7f9 fb9c 	bl	80004dc <__aeabi_i2d>
 8006da4:	4602      	mov	r2, r0
 8006da6:	460b      	mov	r3, r1
 8006da8:	4620      	mov	r0, r4
 8006daa:	4629      	mov	r1, r5
 8006dac:	f7f9 fc00 	bl	80005b0 <__aeabi_dmul>
 8006db0:	4602      	mov	r2, r0
 8006db2:	460b      	mov	r3, r1
 8006db4:	4640      	mov	r0, r8
 8006db6:	4649      	mov	r1, r9
 8006db8:	f7f9 fa44 	bl	8000244 <__adddf3>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	4610      	mov	r0, r2
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006dca:	f7f9 fa3b 	bl	8000244 <__adddf3>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
		pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x)
 8006dd2:	4610      	mov	r0, r2
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	f7f9 fead 	bl	8000b34 <__aeabi_d2uiz>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	b29a      	uxth	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8006de8:	893b      	ldrh	r3, [r7, #8]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7f9 fb76 	bl	80004dc <__aeabi_i2d>
 8006df0:	4602      	mov	r2, r0
 8006df2:	460b      	mov	r3, r1
 8006df4:	4620      	mov	r0, r4
 8006df6:	4629      	mov	r1, r5
 8006df8:	f7f9 fbda 	bl	80005b0 <__aeabi_dmul>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4690      	mov	r8, r2
 8006e02:	4699      	mov	r9, r3
				+ (pTouchPara->dY_Y * strScreenCoordinate.y) + pTouchPara->dY);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8006e0a:	897b      	ldrh	r3, [r7, #10]
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7f9 fb65 	bl	80004dc <__aeabi_i2d>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	4620      	mov	r0, r4
 8006e18:	4629      	mov	r1, r5
 8006e1a:	f7f9 fbc9 	bl	80005b0 <__aeabi_dmul>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	4640      	mov	r0, r8
 8006e24:	4649      	mov	r1, r9
 8006e26:	f7f9 fa0d 	bl	8000244 <__adddf3>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4610      	mov	r0, r2
 8006e30:	4619      	mov	r1, r3
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8006e38:	f7f9 fa04 	bl	8000244 <__adddf3>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
		pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x)
 8006e40:	4610      	mov	r0, r2
 8006e42:	4619      	mov	r1, r3
 8006e44:	f7f9 fe76 	bl	8000b34 <__aeabi_d2uiz>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	805a      	strh	r2, [r3, #2]
 8006e50:	e001      	b.n	8006e56 <XPT2046_Get_TouchedPoint+0x102>

	}

	else
		ucRet = 0;
 8006e52:	2300      	movs	r3, #0
 8006e54:	73fb      	strb	r3, [r7, #15]

	return ucRet;
 8006e56:	7bfb      	ldrb	r3, [r7, #15]

}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08006e62 <XPT2046_Reset_TouchPoint>:

void XPT2046_Reset_TouchPoint(strType_XPT2046_Coordinate *pDisplayCoordinate){
 8006e62:	b480      	push	{r7}
 8006e64:	b083      	sub	sp, #12
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
	//Reset X and Y
	pDisplayCoordinate->x = 0;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	801a      	strh	r2, [r3, #0]
	pDisplayCoordinate->y = 0;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	805a      	strh	r2, [r3, #2]
}
 8006e76:	bf00      	nop
 8006e78:	370c      	adds	r7, #12
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bc80      	pop	{r7}
 8006e7e:	4770      	bx	lr

08006e80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006e80:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006e82:	e003      	b.n	8006e8c <LoopCopyDataInit>

08006e84 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006e84:	4b0b      	ldr	r3, [pc, #44]	; (8006eb4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006e86:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006e88:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006e8a:	3104      	adds	r1, #4

08006e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006e8c:	480a      	ldr	r0, [pc, #40]	; (8006eb8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006e8e:	4b0b      	ldr	r3, [pc, #44]	; (8006ebc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006e90:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006e92:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006e94:	d3f6      	bcc.n	8006e84 <CopyDataInit>
  ldr r2, =_sbss
 8006e96:	4a0a      	ldr	r2, [pc, #40]	; (8006ec0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006e98:	e002      	b.n	8006ea0 <LoopFillZerobss>

08006e9a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006e9a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006e9c:	f842 3b04 	str.w	r3, [r2], #4

08006ea0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006ea0:	4b08      	ldr	r3, [pc, #32]	; (8006ec4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8006ea2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006ea4:	d3f9      	bcc.n	8006e9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006ea6:	f7ff f931 	bl	800610c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006eaa:	f003 fe25 	bl	800aaf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006eae:	f7fb fdd3 	bl	8002a58 <main>
  bx lr
 8006eb2:	4770      	bx	lr
  ldr r3, =_sidata
 8006eb4:	08076e30 	.word	0x08076e30
  ldr r0, =_sdata
 8006eb8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006ebc:	200000b4 	.word	0x200000b4
  ldr r2, =_sbss
 8006ec0:	200000b4 	.word	0x200000b4
  ldr r3, = _ebss
 8006ec4:	20000be8 	.word	0x20000be8

08006ec8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006ec8:	e7fe      	b.n	8006ec8 <ADC1_2_IRQHandler>
	...

08006ecc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006ed0:	4b08      	ldr	r3, [pc, #32]	; (8006ef4 <HAL_Init+0x28>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a07      	ldr	r2, [pc, #28]	; (8006ef4 <HAL_Init+0x28>)
 8006ed6:	f043 0310 	orr.w	r3, r3, #16
 8006eda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006edc:	2003      	movs	r0, #3
 8006ede:	f000 fe01 	bl	8007ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	f000 f808 	bl	8006ef8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006ee8:	f7fe fdfe 	bl	8005ae8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	40022000 	.word	0x40022000

08006ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b082      	sub	sp, #8
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006f00:	4b12      	ldr	r3, [pc, #72]	; (8006f4c <HAL_InitTick+0x54>)
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	4b12      	ldr	r3, [pc, #72]	; (8006f50 <HAL_InitTick+0x58>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	4619      	mov	r1, r3
 8006f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f16:	4618      	mov	r0, r3
 8006f18:	f000 fe19 	bl	8007b4e <HAL_SYSTICK_Config>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d001      	beq.n	8006f26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e00e      	b.n	8006f44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2b0f      	cmp	r3, #15
 8006f2a:	d80a      	bhi.n	8006f42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	6879      	ldr	r1, [r7, #4]
 8006f30:	f04f 30ff 	mov.w	r0, #4294967295
 8006f34:	f000 fde1 	bl	8007afa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006f38:	4a06      	ldr	r2, [pc, #24]	; (8006f54 <HAL_InitTick+0x5c>)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	e000      	b.n	8006f44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3708      	adds	r7, #8
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	20000014 	.word	0x20000014
 8006f50:	2000004c 	.word	0x2000004c
 8006f54:	20000048 	.word	0x20000048

08006f58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006f5c:	4b05      	ldr	r3, [pc, #20]	; (8006f74 <HAL_IncTick+0x1c>)
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	461a      	mov	r2, r3
 8006f62:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <HAL_IncTick+0x20>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4413      	add	r3, r2
 8006f68:	4a03      	ldr	r2, [pc, #12]	; (8006f78 <HAL_IncTick+0x20>)
 8006f6a:	6013      	str	r3, [r2, #0]
}
 8006f6c:	bf00      	nop
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bc80      	pop	{r7}
 8006f72:	4770      	bx	lr
 8006f74:	2000004c 	.word	0x2000004c
 8006f78:	20000bd4 	.word	0x20000bd4

08006f7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8006f80:	4b02      	ldr	r3, [pc, #8]	; (8006f8c <HAL_GetTick+0x10>)
 8006f82:	681b      	ldr	r3, [r3, #0]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bc80      	pop	{r7}
 8006f8a:	4770      	bx	lr
 8006f8c:	20000bd4 	.word	0x20000bd4

08006f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006f98:	f7ff fff0 	bl	8006f7c <HAL_GetTick>
 8006f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa8:	d005      	beq.n	8006fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006faa:	4b0a      	ldr	r3, [pc, #40]	; (8006fd4 <HAL_Delay+0x44>)
 8006fac:	781b      	ldrb	r3, [r3, #0]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006fb6:	bf00      	nop
 8006fb8:	f7ff ffe0 	bl	8006f7c <HAL_GetTick>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	1ad3      	subs	r3, r2, r3
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d8f7      	bhi.n	8006fb8 <HAL_Delay+0x28>
  {
  }
}
 8006fc8:	bf00      	nop
 8006fca:	bf00      	nop
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	2000004c 	.word	0x2000004c

08006fd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e0ce      	b.n	8007198 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007004:	2b00      	cmp	r3, #0
 8007006:	d109      	bne.n	800701c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7fe fd98 	bl	8005b4c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 fbc3 	bl	80077a8 <ADC_ConversionStop_Disable>
 8007022:	4603      	mov	r3, r0
 8007024:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702a:	f003 0310 	and.w	r3, r3, #16
 800702e:	2b00      	cmp	r3, #0
 8007030:	f040 80a9 	bne.w	8007186 <HAL_ADC_Init+0x1ae>
 8007034:	7dfb      	ldrb	r3, [r7, #23]
 8007036:	2b00      	cmp	r3, #0
 8007038:	f040 80a5 	bne.w	8007186 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007040:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007044:	f023 0302 	bic.w	r3, r3, #2
 8007048:	f043 0202 	orr.w	r2, r3, #2
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4951      	ldr	r1, [pc, #324]	; (80071a0 <HAL_ADC_Init+0x1c8>)
 800705a:	428b      	cmp	r3, r1
 800705c:	d10a      	bne.n	8007074 <HAL_ADC_Init+0x9c>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007066:	d002      	beq.n	800706e <HAL_ADC_Init+0x96>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	69db      	ldr	r3, [r3, #28]
 800706c:	e004      	b.n	8007078 <HAL_ADC_Init+0xa0>
 800706e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007072:	e001      	b.n	8007078 <HAL_ADC_Init+0xa0>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8007078:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8007080:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8007082:	68ba      	ldr	r2, [r7, #8]
 8007084:	4313      	orrs	r3, r2
 8007086:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007090:	d003      	beq.n	800709a <HAL_ADC_Init+0xc2>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d102      	bne.n	80070a0 <HAL_ADC_Init+0xc8>
 800709a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800709e:	e000      	b.n	80070a2 <HAL_ADC_Init+0xca>
 80070a0:	2300      	movs	r3, #0
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	695b      	ldr	r3, [r3, #20]
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d119      	bne.n	80070e4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d109      	bne.n	80070cc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	3b01      	subs	r3, #1
 80070be:	035a      	lsls	r2, r3, #13
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80070c8:	613b      	str	r3, [r7, #16]
 80070ca:	e00b      	b.n	80070e4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070d0:	f043 0220 	orr.w	r2, r3, #32
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070dc:	f043 0201 	orr.w	r2, r3, #1
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	693a      	ldr	r2, [r7, #16]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689a      	ldr	r2, [r3, #8]
 80070fe:	4b29      	ldr	r3, [pc, #164]	; (80071a4 <HAL_ADC_Init+0x1cc>)
 8007100:	4013      	ands	r3, r2
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	6812      	ldr	r2, [r2, #0]
 8007106:	68b9      	ldr	r1, [r7, #8]
 8007108:	430b      	orrs	r3, r1
 800710a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007114:	d003      	beq.n	800711e <HAL_ADC_Init+0x146>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	2b01      	cmp	r3, #1
 800711c:	d104      	bne.n	8007128 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	3b01      	subs	r3, #1
 8007124:	051b      	lsls	r3, r3, #20
 8007126:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68fa      	ldr	r2, [r7, #12]
 8007138:	430a      	orrs	r2, r1
 800713a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689a      	ldr	r2, [r3, #8]
 8007142:	4b19      	ldr	r3, [pc, #100]	; (80071a8 <HAL_ADC_Init+0x1d0>)
 8007144:	4013      	ands	r3, r2
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	429a      	cmp	r2, r3
 800714a:	d10b      	bne.n	8007164 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007156:	f023 0303 	bic.w	r3, r3, #3
 800715a:	f043 0201 	orr.w	r2, r3, #1
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007162:	e018      	b.n	8007196 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007168:	f023 0312 	bic.w	r3, r3, #18
 800716c:	f043 0210 	orr.w	r2, r3, #16
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007178:	f043 0201 	orr.w	r2, r3, #1
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007184:	e007      	b.n	8007196 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800718a:	f043 0210 	orr.w	r2, r3, #16
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8007196:	7dfb      	ldrb	r3, [r7, #23]
}
 8007198:	4618      	mov	r0, r3
 800719a:	3718      	adds	r7, #24
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	40013c00 	.word	0x40013c00
 80071a4:	ffe1f7fd 	.word	0xffe1f7fd
 80071a8:	ff1f0efe 	.word	0xff1f0efe

080071ac <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071b4:	2300      	movs	r3, #0
 80071b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d101      	bne.n	80071c6 <HAL_ADC_Start+0x1a>
 80071c2:	2302      	movs	r3, #2
 80071c4:	e098      	b.n	80072f8 <HAL_ADC_Start+0x14c>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 fa98 	bl	8007704 <ADC_Enable>
 80071d4:	4603      	mov	r3, r0
 80071d6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f040 8087 	bne.w	80072ee <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071e8:	f023 0301 	bic.w	r3, r3, #1
 80071ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a41      	ldr	r2, [pc, #260]	; (8007300 <HAL_ADC_Start+0x154>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d105      	bne.n	800720a <HAL_ADC_Start+0x5e>
 80071fe:	4b41      	ldr	r3, [pc, #260]	; (8007304 <HAL_ADC_Start+0x158>)
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8007206:	2b00      	cmp	r3, #0
 8007208:	d115      	bne.n	8007236 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800720e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007220:	2b00      	cmp	r3, #0
 8007222:	d026      	beq.n	8007272 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007228:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800722c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007234:	e01d      	b.n	8007272 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a2f      	ldr	r2, [pc, #188]	; (8007304 <HAL_ADC_Start+0x158>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d004      	beq.n	8007256 <HAL_ADC_Start+0xaa>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a2b      	ldr	r2, [pc, #172]	; (8007300 <HAL_ADC_Start+0x154>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d10d      	bne.n	8007272 <HAL_ADC_Start+0xc6>
 8007256:	4b2b      	ldr	r3, [pc, #172]	; (8007304 <HAL_ADC_Start+0x158>)
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800725e:	2b00      	cmp	r3, #0
 8007260:	d007      	beq.n	8007272 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007266:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800726a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800727a:	2b00      	cmp	r3, #0
 800727c:	d006      	beq.n	800728c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007282:	f023 0206 	bic.w	r2, r3, #6
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	62da      	str	r2, [r3, #44]	; 0x2c
 800728a:	e002      	b.n	8007292 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f06f 0202 	mvn.w	r2, #2
 80072a2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80072ae:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80072b2:	d113      	bne.n	80072dc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80072b8:	4a11      	ldr	r2, [pc, #68]	; (8007300 <HAL_ADC_Start+0x154>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d105      	bne.n	80072ca <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80072be:	4b11      	ldr	r3, [pc, #68]	; (8007304 <HAL_ADC_Start+0x158>)
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d108      	bne.n	80072dc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689a      	ldr	r2, [r3, #8]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80072d8:	609a      	str	r2, [r3, #8]
 80072da:	e00c      	b.n	80072f6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689a      	ldr	r2, [r3, #8]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80072ea:	609a      	str	r2, [r3, #8]
 80072ec:	e003      	b.n	80072f6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3710      	adds	r7, #16
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	40012800 	.word	0x40012800
 8007304:	40012400 	.word	0x40012400

08007308 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8007308:	b590      	push	{r4, r7, lr}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8007316:	2300      	movs	r3, #0
 8007318:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800731e:	f7ff fe2d 	bl	8006f7c <HAL_GetTick>
 8007322:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00b      	beq.n	800734a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007336:	f043 0220 	orr.w	r2, r3, #32
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2200      	movs	r2, #0
 8007342:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e0c8      	b.n	80074dc <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007354:	2b00      	cmp	r3, #0
 8007356:	d12a      	bne.n	80073ae <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800735e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8007362:	2b00      	cmp	r3, #0
 8007364:	d123      	bne.n	80073ae <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8007366:	e01a      	b.n	800739e <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800736e:	d016      	beq.n	800739e <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d007      	beq.n	8007386 <HAL_ADC_PollForConversion+0x7e>
 8007376:	f7ff fe01 	bl	8006f7c <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	429a      	cmp	r2, r3
 8007384:	d20b      	bcs.n	800739e <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800738a:	f043 0204 	orr.w	r2, r3, #4
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2200      	movs	r2, #0
 8007396:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e09e      	b.n	80074dc <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0302 	and.w	r3, r3, #2
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d0dd      	beq.n	8007368 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80073ac:	e06c      	b.n	8007488 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80073ae:	4b4d      	ldr	r3, [pc, #308]	; (80074e4 <HAL_ADC_PollForConversion+0x1dc>)
 80073b0:	681c      	ldr	r4, [r3, #0]
 80073b2:	2002      	movs	r0, #2
 80073b4:	f001 fbac 	bl	8008b10 <HAL_RCCEx_GetPeriphCLKFreq>
 80073b8:	4603      	mov	r3, r0
 80073ba:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	6919      	ldr	r1, [r3, #16]
 80073c4:	4b48      	ldr	r3, [pc, #288]	; (80074e8 <HAL_ADC_PollForConversion+0x1e0>)
 80073c6:	400b      	ands	r3, r1
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d118      	bne.n	80073fe <HAL_ADC_PollForConversion+0xf6>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	68d9      	ldr	r1, [r3, #12]
 80073d2:	4b46      	ldr	r3, [pc, #280]	; (80074ec <HAL_ADC_PollForConversion+0x1e4>)
 80073d4:	400b      	ands	r3, r1
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d111      	bne.n	80073fe <HAL_ADC_PollForConversion+0xf6>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6919      	ldr	r1, [r3, #16]
 80073e0:	4b43      	ldr	r3, [pc, #268]	; (80074f0 <HAL_ADC_PollForConversion+0x1e8>)
 80073e2:	400b      	ands	r3, r1
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d108      	bne.n	80073fa <HAL_ADC_PollForConversion+0xf2>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68d9      	ldr	r1, [r3, #12]
 80073ee:	4b41      	ldr	r3, [pc, #260]	; (80074f4 <HAL_ADC_PollForConversion+0x1ec>)
 80073f0:	400b      	ands	r3, r1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <HAL_ADC_PollForConversion+0xf2>
 80073f6:	2314      	movs	r3, #20
 80073f8:	e020      	b.n	800743c <HAL_ADC_PollForConversion+0x134>
 80073fa:	2329      	movs	r3, #41	; 0x29
 80073fc:	e01e      	b.n	800743c <HAL_ADC_PollForConversion+0x134>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6919      	ldr	r1, [r3, #16]
 8007404:	4b3a      	ldr	r3, [pc, #232]	; (80074f0 <HAL_ADC_PollForConversion+0x1e8>)
 8007406:	400b      	ands	r3, r1
 8007408:	2b00      	cmp	r3, #0
 800740a:	d106      	bne.n	800741a <HAL_ADC_PollForConversion+0x112>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68d9      	ldr	r1, [r3, #12]
 8007412:	4b38      	ldr	r3, [pc, #224]	; (80074f4 <HAL_ADC_PollForConversion+0x1ec>)
 8007414:	400b      	ands	r3, r1
 8007416:	2b00      	cmp	r3, #0
 8007418:	d00d      	beq.n	8007436 <HAL_ADC_PollForConversion+0x12e>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	6919      	ldr	r1, [r3, #16]
 8007420:	4b35      	ldr	r3, [pc, #212]	; (80074f8 <HAL_ADC_PollForConversion+0x1f0>)
 8007422:	400b      	ands	r3, r1
 8007424:	2b00      	cmp	r3, #0
 8007426:	d108      	bne.n	800743a <HAL_ADC_PollForConversion+0x132>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68d9      	ldr	r1, [r3, #12]
 800742e:	4b32      	ldr	r3, [pc, #200]	; (80074f8 <HAL_ADC_PollForConversion+0x1f0>)
 8007430:	400b      	ands	r3, r1
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <HAL_ADC_PollForConversion+0x132>
 8007436:	2354      	movs	r3, #84	; 0x54
 8007438:	e000      	b.n	800743c <HAL_ADC_PollForConversion+0x134>
 800743a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800743c:	fb02 f303 	mul.w	r3, r2, r3
 8007440:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8007442:	e01d      	b.n	8007480 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800744a:	d016      	beq.n	800747a <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d007      	beq.n	8007462 <HAL_ADC_PollForConversion+0x15a>
 8007452:	f7ff fd93 	bl	8006f7c <HAL_GetTick>
 8007456:	4602      	mov	r2, r0
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	1ad3      	subs	r3, r2, r3
 800745c:	683a      	ldr	r2, [r7, #0]
 800745e:	429a      	cmp	r2, r3
 8007460:	d20b      	bcs.n	800747a <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007466:	f043 0204 	orr.w	r2, r3, #4
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e030      	b.n	80074dc <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	3301      	adds	r3, #1
 800747e:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	693a      	ldr	r2, [r7, #16]
 8007484:	429a      	cmp	r2, r3
 8007486:	d8dd      	bhi.n	8007444 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f06f 0212 	mvn.w	r2, #18
 8007490:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007496:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80074a8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80074ac:	d115      	bne.n	80074da <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	68db      	ldr	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d111      	bne.n	80074da <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d105      	bne.n	80074da <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074d2:	f043 0201 	orr.w	r2, r3, #1
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	371c      	adds	r7, #28
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd90      	pop	{r4, r7, pc}
 80074e4:	20000014 	.word	0x20000014
 80074e8:	24924924 	.word	0x24924924
 80074ec:	00924924 	.word	0x00924924
 80074f0:	12492492 	.word	0x12492492
 80074f4:	00492492 	.word	0x00492492
 80074f8:	00249249 	.word	0x00249249

080074fc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800750a:	4618      	mov	r0, r3
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr

08007514 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800751e:	2300      	movs	r3, #0
 8007520:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8007522:	2300      	movs	r3, #0
 8007524:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800752c:	2b01      	cmp	r3, #1
 800752e:	d101      	bne.n	8007534 <HAL_ADC_ConfigChannel+0x20>
 8007530:	2302      	movs	r3, #2
 8007532:	e0dc      	b.n	80076ee <HAL_ADC_ConfigChannel+0x1da>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	2b06      	cmp	r3, #6
 8007542:	d81c      	bhi.n	800757e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	4613      	mov	r3, r2
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	4413      	add	r3, r2
 8007554:	3b05      	subs	r3, #5
 8007556:	221f      	movs	r2, #31
 8007558:	fa02 f303 	lsl.w	r3, r2, r3
 800755c:	43db      	mvns	r3, r3
 800755e:	4019      	ands	r1, r3
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	6818      	ldr	r0, [r3, #0]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	685a      	ldr	r2, [r3, #4]
 8007568:	4613      	mov	r3, r2
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	4413      	add	r3, r2
 800756e:	3b05      	subs	r3, #5
 8007570:	fa00 f203 	lsl.w	r2, r0, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	430a      	orrs	r2, r1
 800757a:	635a      	str	r2, [r3, #52]	; 0x34
 800757c:	e03c      	b.n	80075f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	2b0c      	cmp	r3, #12
 8007584:	d81c      	bhi.n	80075c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	685a      	ldr	r2, [r3, #4]
 8007590:	4613      	mov	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	4413      	add	r3, r2
 8007596:	3b23      	subs	r3, #35	; 0x23
 8007598:	221f      	movs	r2, #31
 800759a:	fa02 f303 	lsl.w	r3, r2, r3
 800759e:	43db      	mvns	r3, r3
 80075a0:	4019      	ands	r1, r3
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	6818      	ldr	r0, [r3, #0]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	4613      	mov	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4413      	add	r3, r2
 80075b0:	3b23      	subs	r3, #35	; 0x23
 80075b2:	fa00 f203 	lsl.w	r2, r0, r3
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	430a      	orrs	r2, r1
 80075bc:	631a      	str	r2, [r3, #48]	; 0x30
 80075be:	e01b      	b.n	80075f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	685a      	ldr	r2, [r3, #4]
 80075ca:	4613      	mov	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	4413      	add	r3, r2
 80075d0:	3b41      	subs	r3, #65	; 0x41
 80075d2:	221f      	movs	r2, #31
 80075d4:	fa02 f303 	lsl.w	r3, r2, r3
 80075d8:	43db      	mvns	r3, r3
 80075da:	4019      	ands	r1, r3
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	6818      	ldr	r0, [r3, #0]
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	4613      	mov	r3, r2
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	4413      	add	r3, r2
 80075ea:	3b41      	subs	r3, #65	; 0x41
 80075ec:	fa00 f203 	lsl.w	r2, r0, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	2b09      	cmp	r3, #9
 80075fe:	d91c      	bls.n	800763a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68d9      	ldr	r1, [r3, #12]
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	4613      	mov	r3, r2
 800760c:	005b      	lsls	r3, r3, #1
 800760e:	4413      	add	r3, r2
 8007610:	3b1e      	subs	r3, #30
 8007612:	2207      	movs	r2, #7
 8007614:	fa02 f303 	lsl.w	r3, r2, r3
 8007618:	43db      	mvns	r3, r3
 800761a:	4019      	ands	r1, r3
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	6898      	ldr	r0, [r3, #8]
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	4613      	mov	r3, r2
 8007626:	005b      	lsls	r3, r3, #1
 8007628:	4413      	add	r3, r2
 800762a:	3b1e      	subs	r3, #30
 800762c:	fa00 f203 	lsl.w	r2, r0, r3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	430a      	orrs	r2, r1
 8007636:	60da      	str	r2, [r3, #12]
 8007638:	e019      	b.n	800766e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	6919      	ldr	r1, [r3, #16]
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	4613      	mov	r3, r2
 8007646:	005b      	lsls	r3, r3, #1
 8007648:	4413      	add	r3, r2
 800764a:	2207      	movs	r2, #7
 800764c:	fa02 f303 	lsl.w	r3, r2, r3
 8007650:	43db      	mvns	r3, r3
 8007652:	4019      	ands	r1, r3
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	6898      	ldr	r0, [r3, #8]
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	4613      	mov	r3, r2
 800765e:	005b      	lsls	r3, r3, #1
 8007660:	4413      	add	r3, r2
 8007662:	fa00 f203 	lsl.w	r2, r0, r3
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	430a      	orrs	r2, r1
 800766c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	2b10      	cmp	r3, #16
 8007674:	d003      	beq.n	800767e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800767a:	2b11      	cmp	r3, #17
 800767c:	d132      	bne.n	80076e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4a1d      	ldr	r2, [pc, #116]	; (80076f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d125      	bne.n	80076d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007692:	2b00      	cmp	r3, #0
 8007694:	d126      	bne.n	80076e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	689a      	ldr	r2, [r3, #8]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80076a4:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2b10      	cmp	r3, #16
 80076ac:	d11a      	bne.n	80076e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80076ae:	4b13      	ldr	r3, [pc, #76]	; (80076fc <HAL_ADC_ConfigChannel+0x1e8>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a13      	ldr	r2, [pc, #76]	; (8007700 <HAL_ADC_ConfigChannel+0x1ec>)
 80076b4:	fba2 2303 	umull	r2, r3, r2, r3
 80076b8:	0c9a      	lsrs	r2, r3, #18
 80076ba:	4613      	mov	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4413      	add	r3, r2
 80076c0:	005b      	lsls	r3, r3, #1
 80076c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80076c4:	e002      	b.n	80076cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	3b01      	subs	r3, #1
 80076ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1f9      	bne.n	80076c6 <HAL_ADC_ConfigChannel+0x1b2>
 80076d2:	e007      	b.n	80076e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076d8:	f043 0220 	orr.w	r2, r3, #32
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80076ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3714      	adds	r7, #20
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bc80      	pop	{r7}
 80076f6:	4770      	bx	lr
 80076f8:	40012400 	.word	0x40012400
 80076fc:	20000014 	.word	0x20000014
 8007700:	431bde83 	.word	0x431bde83

08007704 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800770c:	2300      	movs	r3, #0
 800770e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8007710:	2300      	movs	r3, #0
 8007712:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f003 0301 	and.w	r3, r3, #1
 800771e:	2b01      	cmp	r3, #1
 8007720:	d039      	beq.n	8007796 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	689a      	ldr	r2, [r3, #8]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f042 0201 	orr.w	r2, r2, #1
 8007730:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007732:	4b1b      	ldr	r3, [pc, #108]	; (80077a0 <ADC_Enable+0x9c>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a1b      	ldr	r2, [pc, #108]	; (80077a4 <ADC_Enable+0xa0>)
 8007738:	fba2 2303 	umull	r2, r3, r2, r3
 800773c:	0c9b      	lsrs	r3, r3, #18
 800773e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007740:	e002      	b.n	8007748 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	3b01      	subs	r3, #1
 8007746:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1f9      	bne.n	8007742 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800774e:	f7ff fc15 	bl	8006f7c <HAL_GetTick>
 8007752:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007754:	e018      	b.n	8007788 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007756:	f7ff fc11 	bl	8006f7c <HAL_GetTick>
 800775a:	4602      	mov	r2, r0
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	1ad3      	subs	r3, r2, r3
 8007760:	2b02      	cmp	r3, #2
 8007762:	d911      	bls.n	8007788 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007768:	f043 0210 	orr.w	r2, r3, #16
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007774:	f043 0201 	orr.w	r2, r3, #1
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e007      	b.n	8007798 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b01      	cmp	r3, #1
 8007794:	d1df      	bne.n	8007756 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007796:	2300      	movs	r3, #0
}
 8007798:	4618      	mov	r0, r3
 800779a:	3710      	adds	r7, #16
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	20000014 	.word	0x20000014
 80077a4:	431bde83 	.word	0x431bde83

080077a8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80077b0:	2300      	movs	r3, #0
 80077b2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d127      	bne.n	8007812 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	689a      	ldr	r2, [r3, #8]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f022 0201 	bic.w	r2, r2, #1
 80077d0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80077d2:	f7ff fbd3 	bl	8006f7c <HAL_GetTick>
 80077d6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80077d8:	e014      	b.n	8007804 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80077da:	f7ff fbcf 	bl	8006f7c <HAL_GetTick>
 80077de:	4602      	mov	r2, r0
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	2b02      	cmp	r3, #2
 80077e6:	d90d      	bls.n	8007804 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077ec:	f043 0210 	orr.w	r2, r3, #16
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f8:	f043 0201 	orr.w	r2, r3, #1
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e007      	b.n	8007814 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f003 0301 	and.w	r3, r3, #1
 800780e:	2b01      	cmp	r3, #1
 8007810:	d0e3      	beq.n	80077da <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800781c:	b590      	push	{r4, r7, lr}
 800781e:	b087      	sub	sp, #28
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8007828:	2300      	movs	r3, #0
 800782a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007832:	2b01      	cmp	r3, #1
 8007834:	d101      	bne.n	800783a <HAL_ADCEx_Calibration_Start+0x1e>
 8007836:	2302      	movs	r3, #2
 8007838:	e086      	b.n	8007948 <HAL_ADCEx_Calibration_Start+0x12c>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2201      	movs	r2, #1
 800783e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7ff ffb0 	bl	80077a8 <ADC_ConversionStop_Disable>
 8007848:	4603      	mov	r3, r0
 800784a:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800784c:	7dfb      	ldrb	r3, [r7, #23]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d175      	bne.n	800793e <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007856:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800785a:	f023 0302 	bic.w	r3, r3, #2
 800785e:	f043 0202 	orr.w	r2, r3, #2
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8007866:	4b3a      	ldr	r3, [pc, #232]	; (8007950 <HAL_ADCEx_Calibration_Start+0x134>)
 8007868:	681c      	ldr	r4, [r3, #0]
 800786a:	2002      	movs	r0, #2
 800786c:	f001 f950 	bl	8008b10 <HAL_RCCEx_GetPeriphCLKFreq>
 8007870:	4603      	mov	r3, r0
 8007872:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8007876:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8007878:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800787a:	e002      	b.n	8007882 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	3b01      	subs	r3, #1
 8007880:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d1f9      	bne.n	800787c <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8007888:	6878      	ldr	r0, [r7, #4]
 800788a:	f7ff ff3b 	bl	8007704 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f042 0208 	orr.w	r2, r2, #8
 800789c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800789e:	f7ff fb6d 	bl	8006f7c <HAL_GetTick>
 80078a2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80078a4:	e014      	b.n	80078d0 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80078a6:	f7ff fb69 	bl	8006f7c <HAL_GetTick>
 80078aa:	4602      	mov	r2, r0
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	2b0a      	cmp	r3, #10
 80078b2:	d90d      	bls.n	80078d0 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b8:	f023 0312 	bic.w	r3, r3, #18
 80078bc:	f043 0210 	orr.w	r2, r3, #16
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e03b      	b.n	8007948 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f003 0308 	and.w	r3, r3, #8
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d1e3      	bne.n	80078a6 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	689a      	ldr	r2, [r3, #8]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f042 0204 	orr.w	r2, r2, #4
 80078ec:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80078ee:	f7ff fb45 	bl	8006f7c <HAL_GetTick>
 80078f2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80078f4:	e014      	b.n	8007920 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80078f6:	f7ff fb41 	bl	8006f7c <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b0a      	cmp	r3, #10
 8007902:	d90d      	bls.n	8007920 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007908:	f023 0312 	bic.w	r3, r3, #18
 800790c:	f043 0210 	orr.w	r2, r3, #16
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e013      	b.n	8007948 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f003 0304 	and.w	r3, r3, #4
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1e3      	bne.n	80078f6 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007932:	f023 0303 	bic.w	r3, r3, #3
 8007936:	f043 0201 	orr.w	r2, r3, #1
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007946:	7dfb      	ldrb	r3, [r7, #23]
}
 8007948:	4618      	mov	r0, r3
 800794a:	371c      	adds	r7, #28
 800794c:	46bd      	mov	sp, r7
 800794e:	bd90      	pop	{r4, r7, pc}
 8007950:	20000014 	.word	0x20000014

08007954 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f003 0307 	and.w	r3, r3, #7
 8007962:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007964:	4b0c      	ldr	r3, [pc, #48]	; (8007998 <NVIC_SetPriorityGrouping+0x44>)
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800796a:	68ba      	ldr	r2, [r7, #8]
 800796c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007970:	4013      	ands	r3, r2
 8007972:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800797c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007984:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007986:	4a04      	ldr	r2, [pc, #16]	; (8007998 <NVIC_SetPriorityGrouping+0x44>)
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	60d3      	str	r3, [r2, #12]
}
 800798c:	bf00      	nop
 800798e:	3714      	adds	r7, #20
 8007990:	46bd      	mov	sp, r7
 8007992:	bc80      	pop	{r7}
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	e000ed00 	.word	0xe000ed00

0800799c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800799c:	b480      	push	{r7}
 800799e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80079a0:	4b04      	ldr	r3, [pc, #16]	; (80079b4 <NVIC_GetPriorityGrouping+0x18>)
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	0a1b      	lsrs	r3, r3, #8
 80079a6:	f003 0307 	and.w	r3, r3, #7
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bc80      	pop	{r7}
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop
 80079b4:	e000ed00 	.word	0xe000ed00

080079b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	4603      	mov	r3, r0
 80079c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80079c2:	79fb      	ldrb	r3, [r7, #7]
 80079c4:	f003 021f 	and.w	r2, r3, #31
 80079c8:	4906      	ldr	r1, [pc, #24]	; (80079e4 <NVIC_EnableIRQ+0x2c>)
 80079ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079ce:	095b      	lsrs	r3, r3, #5
 80079d0:	2001      	movs	r0, #1
 80079d2:	fa00 f202 	lsl.w	r2, r0, r2
 80079d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80079da:	bf00      	nop
 80079dc:	370c      	adds	r7, #12
 80079de:	46bd      	mov	sp, r7
 80079e0:	bc80      	pop	{r7}
 80079e2:	4770      	bx	lr
 80079e4:	e000e100 	.word	0xe000e100

080079e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	4603      	mov	r3, r0
 80079f0:	6039      	str	r1, [r7, #0]
 80079f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80079f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	da0b      	bge.n	8007a14 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	b2da      	uxtb	r2, r3
 8007a00:	490c      	ldr	r1, [pc, #48]	; (8007a34 <NVIC_SetPriority+0x4c>)
 8007a02:	79fb      	ldrb	r3, [r7, #7]
 8007a04:	f003 030f 	and.w	r3, r3, #15
 8007a08:	3b04      	subs	r3, #4
 8007a0a:	0112      	lsls	r2, r2, #4
 8007a0c:	b2d2      	uxtb	r2, r2
 8007a0e:	440b      	add	r3, r1
 8007a10:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007a12:	e009      	b.n	8007a28 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	b2da      	uxtb	r2, r3
 8007a18:	4907      	ldr	r1, [pc, #28]	; (8007a38 <NVIC_SetPriority+0x50>)
 8007a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a1e:	0112      	lsls	r2, r2, #4
 8007a20:	b2d2      	uxtb	r2, r2
 8007a22:	440b      	add	r3, r1
 8007a24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bc80      	pop	{r7}
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	e000ed00 	.word	0xe000ed00
 8007a38:	e000e100 	.word	0xe000e100

08007a3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b089      	sub	sp, #36	; 0x24
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	f003 0307 	and.w	r3, r3, #7
 8007a4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	f1c3 0307 	rsb	r3, r3, #7
 8007a56:	2b04      	cmp	r3, #4
 8007a58:	bf28      	it	cs
 8007a5a:	2304      	movcs	r3, #4
 8007a5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	3304      	adds	r3, #4
 8007a62:	2b06      	cmp	r3, #6
 8007a64:	d902      	bls.n	8007a6c <NVIC_EncodePriority+0x30>
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	3b03      	subs	r3, #3
 8007a6a:	e000      	b.n	8007a6e <NVIC_EncodePriority+0x32>
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a70:	f04f 32ff 	mov.w	r2, #4294967295
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	fa02 f303 	lsl.w	r3, r2, r3
 8007a7a:	43da      	mvns	r2, r3
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	401a      	ands	r2, r3
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007a84:	f04f 31ff 	mov.w	r1, #4294967295
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a8e:	43d9      	mvns	r1, r3
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a94:	4313      	orrs	r3, r2
         );
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3724      	adds	r7, #36	; 0x24
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bc80      	pop	{r7}
 8007a9e:	4770      	bx	lr

08007aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b082      	sub	sp, #8
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ab0:	d301      	bcc.n	8007ab6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e00f      	b.n	8007ad6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007ab6:	4a0a      	ldr	r2, [pc, #40]	; (8007ae0 <SysTick_Config+0x40>)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	3b01      	subs	r3, #1
 8007abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007abe:	210f      	movs	r1, #15
 8007ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ac4:	f7ff ff90 	bl	80079e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007ac8:	4b05      	ldr	r3, [pc, #20]	; (8007ae0 <SysTick_Config+0x40>)
 8007aca:	2200      	movs	r2, #0
 8007acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007ace:	4b04      	ldr	r3, [pc, #16]	; (8007ae0 <SysTick_Config+0x40>)
 8007ad0:	2207      	movs	r2, #7
 8007ad2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3708      	adds	r7, #8
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	e000e010 	.word	0xe000e010

08007ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f7ff ff31 	bl	8007954 <NVIC_SetPriorityGrouping>
}
 8007af2:	bf00      	nop
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b086      	sub	sp, #24
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	4603      	mov	r3, r0
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	607a      	str	r2, [r7, #4]
 8007b06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007b0c:	f7ff ff46 	bl	800799c <NVIC_GetPriorityGrouping>
 8007b10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	68b9      	ldr	r1, [r7, #8]
 8007b16:	6978      	ldr	r0, [r7, #20]
 8007b18:	f7ff ff90 	bl	8007a3c <NVIC_EncodePriority>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b22:	4611      	mov	r1, r2
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7ff ff5f 	bl	80079e8 <NVIC_SetPriority>
}
 8007b2a:	bf00      	nop
 8007b2c:	3718      	adds	r7, #24
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b082      	sub	sp, #8
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	4603      	mov	r3, r0
 8007b3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b40:	4618      	mov	r0, r3
 8007b42:	f7ff ff39 	bl	80079b8 <NVIC_EnableIRQ>
}
 8007b46:	bf00      	nop
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}

08007b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b082      	sub	sp, #8
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f7ff ffa2 	bl	8007aa0 <SysTick_Config>
 8007b5c:	4603      	mov	r3, r0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3708      	adds	r7, #8
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
	...

08007b68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b70:	2300      	movs	r3, #0
 8007b72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d005      	beq.n	8007b8a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2204      	movs	r2, #4
 8007b82:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8007b84:	2301      	movs	r3, #1
 8007b86:	73fb      	strb	r3, [r7, #15]
 8007b88:	e0d6      	b.n	8007d38 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f022 020e 	bic.w	r2, r2, #14
 8007b98:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f022 0201 	bic.w	r2, r2, #1
 8007ba8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	4b64      	ldr	r3, [pc, #400]	; (8007d44 <HAL_DMA_Abort_IT+0x1dc>)
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d958      	bls.n	8007c68 <HAL_DMA_Abort_IT+0x100>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a63      	ldr	r2, [pc, #396]	; (8007d48 <HAL_DMA_Abort_IT+0x1e0>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d04f      	beq.n	8007c60 <HAL_DMA_Abort_IT+0xf8>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a61      	ldr	r2, [pc, #388]	; (8007d4c <HAL_DMA_Abort_IT+0x1e4>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d048      	beq.n	8007c5c <HAL_DMA_Abort_IT+0xf4>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a60      	ldr	r2, [pc, #384]	; (8007d50 <HAL_DMA_Abort_IT+0x1e8>)
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d040      	beq.n	8007c56 <HAL_DMA_Abort_IT+0xee>
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a5e      	ldr	r2, [pc, #376]	; (8007d54 <HAL_DMA_Abort_IT+0x1ec>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d038      	beq.n	8007c50 <HAL_DMA_Abort_IT+0xe8>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a5d      	ldr	r2, [pc, #372]	; (8007d58 <HAL_DMA_Abort_IT+0x1f0>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d030      	beq.n	8007c4a <HAL_DMA_Abort_IT+0xe2>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a5b      	ldr	r2, [pc, #364]	; (8007d5c <HAL_DMA_Abort_IT+0x1f4>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d028      	beq.n	8007c44 <HAL_DMA_Abort_IT+0xdc>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a53      	ldr	r2, [pc, #332]	; (8007d44 <HAL_DMA_Abort_IT+0x1dc>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d020      	beq.n	8007c3e <HAL_DMA_Abort_IT+0xd6>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a57      	ldr	r2, [pc, #348]	; (8007d60 <HAL_DMA_Abort_IT+0x1f8>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d019      	beq.n	8007c3a <HAL_DMA_Abort_IT+0xd2>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a56      	ldr	r2, [pc, #344]	; (8007d64 <HAL_DMA_Abort_IT+0x1fc>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d012      	beq.n	8007c36 <HAL_DMA_Abort_IT+0xce>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a54      	ldr	r2, [pc, #336]	; (8007d68 <HAL_DMA_Abort_IT+0x200>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d00a      	beq.n	8007c30 <HAL_DMA_Abort_IT+0xc8>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a53      	ldr	r2, [pc, #332]	; (8007d6c <HAL_DMA_Abort_IT+0x204>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d102      	bne.n	8007c2a <HAL_DMA_Abort_IT+0xc2>
 8007c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c28:	e01b      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007c2e:	e018      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c34:	e015      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c36:	2310      	movs	r3, #16
 8007c38:	e013      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e011      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c3e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c42:	e00e      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c44:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c48:	e00b      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007c4e:	e008      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c54:	e005      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c5a:	e002      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c5c:	2310      	movs	r3, #16
 8007c5e:	e000      	b.n	8007c62 <HAL_DMA_Abort_IT+0xfa>
 8007c60:	2301      	movs	r3, #1
 8007c62:	4a43      	ldr	r2, [pc, #268]	; (8007d70 <HAL_DMA_Abort_IT+0x208>)
 8007c64:	6053      	str	r3, [r2, #4]
 8007c66:	e057      	b.n	8007d18 <HAL_DMA_Abort_IT+0x1b0>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a36      	ldr	r2, [pc, #216]	; (8007d48 <HAL_DMA_Abort_IT+0x1e0>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d04f      	beq.n	8007d12 <HAL_DMA_Abort_IT+0x1aa>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a35      	ldr	r2, [pc, #212]	; (8007d4c <HAL_DMA_Abort_IT+0x1e4>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d048      	beq.n	8007d0e <HAL_DMA_Abort_IT+0x1a6>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a33      	ldr	r2, [pc, #204]	; (8007d50 <HAL_DMA_Abort_IT+0x1e8>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d040      	beq.n	8007d08 <HAL_DMA_Abort_IT+0x1a0>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a32      	ldr	r2, [pc, #200]	; (8007d54 <HAL_DMA_Abort_IT+0x1ec>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d038      	beq.n	8007d02 <HAL_DMA_Abort_IT+0x19a>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a30      	ldr	r2, [pc, #192]	; (8007d58 <HAL_DMA_Abort_IT+0x1f0>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d030      	beq.n	8007cfc <HAL_DMA_Abort_IT+0x194>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a2f      	ldr	r2, [pc, #188]	; (8007d5c <HAL_DMA_Abort_IT+0x1f4>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d028      	beq.n	8007cf6 <HAL_DMA_Abort_IT+0x18e>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a26      	ldr	r2, [pc, #152]	; (8007d44 <HAL_DMA_Abort_IT+0x1dc>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d020      	beq.n	8007cf0 <HAL_DMA_Abort_IT+0x188>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a2b      	ldr	r2, [pc, #172]	; (8007d60 <HAL_DMA_Abort_IT+0x1f8>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d019      	beq.n	8007cec <HAL_DMA_Abort_IT+0x184>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a29      	ldr	r2, [pc, #164]	; (8007d64 <HAL_DMA_Abort_IT+0x1fc>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d012      	beq.n	8007ce8 <HAL_DMA_Abort_IT+0x180>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a28      	ldr	r2, [pc, #160]	; (8007d68 <HAL_DMA_Abort_IT+0x200>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d00a      	beq.n	8007ce2 <HAL_DMA_Abort_IT+0x17a>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a26      	ldr	r2, [pc, #152]	; (8007d6c <HAL_DMA_Abort_IT+0x204>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d102      	bne.n	8007cdc <HAL_DMA_Abort_IT+0x174>
 8007cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cda:	e01b      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007cdc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007ce0:	e018      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007ce2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ce6:	e015      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007ce8:	2310      	movs	r3, #16
 8007cea:	e013      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007cec:	2301      	movs	r3, #1
 8007cee:	e011      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007cf0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007cf4:	e00e      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007cf6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cfa:	e00b      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007cfc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007d00:	e008      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007d02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d06:	e005      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007d08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d0c:	e002      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007d0e:	2310      	movs	r3, #16
 8007d10:	e000      	b.n	8007d14 <HAL_DMA_Abort_IT+0x1ac>
 8007d12:	2301      	movs	r3, #1
 8007d14:	4a17      	ldr	r2, [pc, #92]	; (8007d74 <HAL_DMA_Abort_IT+0x20c>)
 8007d16:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d003      	beq.n	8007d38 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	4798      	blx	r3
    } 
  }
  return status;
 8007d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3710      	adds	r7, #16
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	bf00      	nop
 8007d44:	40020080 	.word	0x40020080
 8007d48:	40020008 	.word	0x40020008
 8007d4c:	4002001c 	.word	0x4002001c
 8007d50:	40020030 	.word	0x40020030
 8007d54:	40020044 	.word	0x40020044
 8007d58:	40020058 	.word	0x40020058
 8007d5c:	4002006c 	.word	0x4002006c
 8007d60:	40020408 	.word	0x40020408
 8007d64:	4002041c 	.word	0x4002041c
 8007d68:	40020430 	.word	0x40020430
 8007d6c:	40020444 	.word	0x40020444
 8007d70:	40020400 	.word	0x40020400
 8007d74:	40020000 	.word	0x40020000

08007d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b08b      	sub	sp, #44	; 0x2c
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8007d86:	2300      	movs	r3, #0
 8007d88:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8007d92:	2300      	movs	r3, #0
 8007d94:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8007d96:	2300      	movs	r3, #0
 8007d98:	627b      	str	r3, [r7, #36]	; 0x24
 8007d9a:	e179      	b.n	8008090 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da0:	fa02 f303 	lsl.w	r3, r2, r3
 8007da4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69fa      	ldr	r2, [r7, #28]
 8007dac:	4013      	ands	r3, r2
 8007dae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007db0:	69ba      	ldr	r2, [r7, #24]
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	f040 8168 	bne.w	800808a <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	4a96      	ldr	r2, [pc, #600]	; (8008018 <HAL_GPIO_Init+0x2a0>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d05e      	beq.n	8007e82 <HAL_GPIO_Init+0x10a>
 8007dc4:	4a94      	ldr	r2, [pc, #592]	; (8008018 <HAL_GPIO_Init+0x2a0>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d875      	bhi.n	8007eb6 <HAL_GPIO_Init+0x13e>
 8007dca:	4a94      	ldr	r2, [pc, #592]	; (800801c <HAL_GPIO_Init+0x2a4>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d058      	beq.n	8007e82 <HAL_GPIO_Init+0x10a>
 8007dd0:	4a92      	ldr	r2, [pc, #584]	; (800801c <HAL_GPIO_Init+0x2a4>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d86f      	bhi.n	8007eb6 <HAL_GPIO_Init+0x13e>
 8007dd6:	4a92      	ldr	r2, [pc, #584]	; (8008020 <HAL_GPIO_Init+0x2a8>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d052      	beq.n	8007e82 <HAL_GPIO_Init+0x10a>
 8007ddc:	4a90      	ldr	r2, [pc, #576]	; (8008020 <HAL_GPIO_Init+0x2a8>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d869      	bhi.n	8007eb6 <HAL_GPIO_Init+0x13e>
 8007de2:	4a90      	ldr	r2, [pc, #576]	; (8008024 <HAL_GPIO_Init+0x2ac>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d04c      	beq.n	8007e82 <HAL_GPIO_Init+0x10a>
 8007de8:	4a8e      	ldr	r2, [pc, #568]	; (8008024 <HAL_GPIO_Init+0x2ac>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d863      	bhi.n	8007eb6 <HAL_GPIO_Init+0x13e>
 8007dee:	4a8e      	ldr	r2, [pc, #568]	; (8008028 <HAL_GPIO_Init+0x2b0>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d046      	beq.n	8007e82 <HAL_GPIO_Init+0x10a>
 8007df4:	4a8c      	ldr	r2, [pc, #560]	; (8008028 <HAL_GPIO_Init+0x2b0>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d85d      	bhi.n	8007eb6 <HAL_GPIO_Init+0x13e>
 8007dfa:	2b12      	cmp	r3, #18
 8007dfc:	d82a      	bhi.n	8007e54 <HAL_GPIO_Init+0xdc>
 8007dfe:	2b12      	cmp	r3, #18
 8007e00:	d859      	bhi.n	8007eb6 <HAL_GPIO_Init+0x13e>
 8007e02:	a201      	add	r2, pc, #4	; (adr r2, 8007e08 <HAL_GPIO_Init+0x90>)
 8007e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e08:	08007e83 	.word	0x08007e83
 8007e0c:	08007e5d 	.word	0x08007e5d
 8007e10:	08007e6f 	.word	0x08007e6f
 8007e14:	08007eb1 	.word	0x08007eb1
 8007e18:	08007eb7 	.word	0x08007eb7
 8007e1c:	08007eb7 	.word	0x08007eb7
 8007e20:	08007eb7 	.word	0x08007eb7
 8007e24:	08007eb7 	.word	0x08007eb7
 8007e28:	08007eb7 	.word	0x08007eb7
 8007e2c:	08007eb7 	.word	0x08007eb7
 8007e30:	08007eb7 	.word	0x08007eb7
 8007e34:	08007eb7 	.word	0x08007eb7
 8007e38:	08007eb7 	.word	0x08007eb7
 8007e3c:	08007eb7 	.word	0x08007eb7
 8007e40:	08007eb7 	.word	0x08007eb7
 8007e44:	08007eb7 	.word	0x08007eb7
 8007e48:	08007eb7 	.word	0x08007eb7
 8007e4c:	08007e65 	.word	0x08007e65
 8007e50:	08007e79 	.word	0x08007e79
 8007e54:	4a75      	ldr	r2, [pc, #468]	; (800802c <HAL_GPIO_Init+0x2b4>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d013      	beq.n	8007e82 <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007e5a:	e02c      	b.n	8007eb6 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	68db      	ldr	r3, [r3, #12]
 8007e60:	623b      	str	r3, [r7, #32]
          break;
 8007e62:	e029      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	3304      	adds	r3, #4
 8007e6a:	623b      	str	r3, [r7, #32]
          break;
 8007e6c:	e024      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	3308      	adds	r3, #8
 8007e74:	623b      	str	r3, [r7, #32]
          break;
 8007e76:	e01f      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	330c      	adds	r3, #12
 8007e7e:	623b      	str	r3, [r7, #32]
          break;
 8007e80:	e01a      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d102      	bne.n	8007e90 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007e8a:	2304      	movs	r3, #4
 8007e8c:	623b      	str	r3, [r7, #32]
          break;
 8007e8e:	e013      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d105      	bne.n	8007ea4 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007e98:	2308      	movs	r3, #8
 8007e9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	69fa      	ldr	r2, [r7, #28]
 8007ea0:	611a      	str	r2, [r3, #16]
          break;
 8007ea2:	e009      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007ea4:	2308      	movs	r3, #8
 8007ea6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	69fa      	ldr	r2, [r7, #28]
 8007eac:	615a      	str	r2, [r3, #20]
          break;
 8007eae:	e003      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	623b      	str	r3, [r7, #32]
          break;
 8007eb4:	e000      	b.n	8007eb8 <HAL_GPIO_Init+0x140>
          break;
 8007eb6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	2bff      	cmp	r3, #255	; 0xff
 8007ebc:	d801      	bhi.n	8007ec2 <HAL_GPIO_Init+0x14a>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	e001      	b.n	8007ec6 <HAL_GPIO_Init+0x14e>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	3304      	adds	r3, #4
 8007ec6:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8007ec8:	69bb      	ldr	r3, [r7, #24]
 8007eca:	2bff      	cmp	r3, #255	; 0xff
 8007ecc:	d802      	bhi.n	8007ed4 <HAL_GPIO_Init+0x15c>
 8007ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	e002      	b.n	8007eda <HAL_GPIO_Init+0x162>
 8007ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed6:	3b08      	subs	r3, #8
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	210f      	movs	r1, #15
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8007ee8:	43db      	mvns	r3, r3
 8007eea:	401a      	ands	r2, r3
 8007eec:	6a39      	ldr	r1, [r7, #32]
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ef4:	431a      	orrs	r2, r3
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 80c1 	beq.w	800808a <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007f08:	4b49      	ldr	r3, [pc, #292]	; (8008030 <HAL_GPIO_Init+0x2b8>)
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	4a48      	ldr	r2, [pc, #288]	; (8008030 <HAL_GPIO_Init+0x2b8>)
 8007f0e:	f043 0301 	orr.w	r3, r3, #1
 8007f12:	6193      	str	r3, [r2, #24]
 8007f14:	4b46      	ldr	r3, [pc, #280]	; (8008030 <HAL_GPIO_Init+0x2b8>)
 8007f16:	699b      	ldr	r3, [r3, #24]
 8007f18:	f003 0301 	and.w	r3, r3, #1
 8007f1c:	60bb      	str	r3, [r7, #8]
 8007f1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8007f20:	4a44      	ldr	r2, [pc, #272]	; (8008034 <HAL_GPIO_Init+0x2bc>)
 8007f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f24:	089b      	lsrs	r3, r3, #2
 8007f26:	3302      	adds	r3, #2
 8007f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f2c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8007f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f30:	f003 0303 	and.w	r3, r3, #3
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	220f      	movs	r2, #15
 8007f38:	fa02 f303 	lsl.w	r3, r2, r3
 8007f3c:	43db      	mvns	r3, r3
 8007f3e:	697a      	ldr	r2, [r7, #20]
 8007f40:	4013      	ands	r3, r2
 8007f42:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	4a3c      	ldr	r2, [pc, #240]	; (8008038 <HAL_GPIO_Init+0x2c0>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d01f      	beq.n	8007f8c <HAL_GPIO_Init+0x214>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	4a3b      	ldr	r2, [pc, #236]	; (800803c <HAL_GPIO_Init+0x2c4>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d019      	beq.n	8007f88 <HAL_GPIO_Init+0x210>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	4a3a      	ldr	r2, [pc, #232]	; (8008040 <HAL_GPIO_Init+0x2c8>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d013      	beq.n	8007f84 <HAL_GPIO_Init+0x20c>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	4a39      	ldr	r2, [pc, #228]	; (8008044 <HAL_GPIO_Init+0x2cc>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d00d      	beq.n	8007f80 <HAL_GPIO_Init+0x208>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	4a38      	ldr	r2, [pc, #224]	; (8008048 <HAL_GPIO_Init+0x2d0>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d007      	beq.n	8007f7c <HAL_GPIO_Init+0x204>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4a37      	ldr	r2, [pc, #220]	; (800804c <HAL_GPIO_Init+0x2d4>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d101      	bne.n	8007f78 <HAL_GPIO_Init+0x200>
 8007f74:	2305      	movs	r3, #5
 8007f76:	e00a      	b.n	8007f8e <HAL_GPIO_Init+0x216>
 8007f78:	2306      	movs	r3, #6
 8007f7a:	e008      	b.n	8007f8e <HAL_GPIO_Init+0x216>
 8007f7c:	2304      	movs	r3, #4
 8007f7e:	e006      	b.n	8007f8e <HAL_GPIO_Init+0x216>
 8007f80:	2303      	movs	r3, #3
 8007f82:	e004      	b.n	8007f8e <HAL_GPIO_Init+0x216>
 8007f84:	2302      	movs	r3, #2
 8007f86:	e002      	b.n	8007f8e <HAL_GPIO_Init+0x216>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e000      	b.n	8007f8e <HAL_GPIO_Init+0x216>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f90:	f002 0203 	and.w	r2, r2, #3
 8007f94:	0092      	lsls	r2, r2, #2
 8007f96:	4093      	lsls	r3, r2
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8007f9e:	4925      	ldr	r1, [pc, #148]	; (8008034 <HAL_GPIO_Init+0x2bc>)
 8007fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa2:	089b      	lsrs	r3, r3, #2
 8007fa4:	3302      	adds	r3, #2
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d006      	beq.n	8007fc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007fb8:	4b25      	ldr	r3, [pc, #148]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	4924      	ldr	r1, [pc, #144]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007fbe:	69bb      	ldr	r3, [r7, #24]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	600b      	str	r3, [r1, #0]
 8007fc4:	e006      	b.n	8007fd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007fc6:	4b22      	ldr	r3, [pc, #136]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	69bb      	ldr	r3, [r7, #24]
 8007fcc:	43db      	mvns	r3, r3
 8007fce:	4920      	ldr	r1, [pc, #128]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d006      	beq.n	8007fee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007fe0:	4b1b      	ldr	r3, [pc, #108]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	491a      	ldr	r1, [pc, #104]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	604b      	str	r3, [r1, #4]
 8007fec:	e006      	b.n	8007ffc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007fee:	4b18      	ldr	r3, [pc, #96]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007ff0:	685a      	ldr	r2, [r3, #4]
 8007ff2:	69bb      	ldr	r3, [r7, #24]
 8007ff4:	43db      	mvns	r3, r3
 8007ff6:	4916      	ldr	r1, [pc, #88]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008004:	2b00      	cmp	r3, #0
 8008006:	d025      	beq.n	8008054 <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8008008:	4b11      	ldr	r3, [pc, #68]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 800800a:	689a      	ldr	r2, [r3, #8]
 800800c:	4910      	ldr	r1, [pc, #64]	; (8008050 <HAL_GPIO_Init+0x2d8>)
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	4313      	orrs	r3, r2
 8008012:	608b      	str	r3, [r1, #8]
 8008014:	e025      	b.n	8008062 <HAL_GPIO_Init+0x2ea>
 8008016:	bf00      	nop
 8008018:	10320000 	.word	0x10320000
 800801c:	10310000 	.word	0x10310000
 8008020:	10220000 	.word	0x10220000
 8008024:	10210000 	.word	0x10210000
 8008028:	10120000 	.word	0x10120000
 800802c:	10110000 	.word	0x10110000
 8008030:	40021000 	.word	0x40021000
 8008034:	40010000 	.word	0x40010000
 8008038:	40010800 	.word	0x40010800
 800803c:	40010c00 	.word	0x40010c00
 8008040:	40011000 	.word	0x40011000
 8008044:	40011400 	.word	0x40011400
 8008048:	40011800 	.word	0x40011800
 800804c:	40011c00 	.word	0x40011c00
 8008050:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8008054:	4b13      	ldr	r3, [pc, #76]	; (80080a4 <HAL_GPIO_Init+0x32c>)
 8008056:	689a      	ldr	r2, [r3, #8]
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	43db      	mvns	r3, r3
 800805c:	4911      	ldr	r1, [pc, #68]	; (80080a4 <HAL_GPIO_Init+0x32c>)
 800805e:	4013      	ands	r3, r2
 8008060:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d006      	beq.n	800807c <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800806e:	4b0d      	ldr	r3, [pc, #52]	; (80080a4 <HAL_GPIO_Init+0x32c>)
 8008070:	68da      	ldr	r2, [r3, #12]
 8008072:	490c      	ldr	r1, [pc, #48]	; (80080a4 <HAL_GPIO_Init+0x32c>)
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	4313      	orrs	r3, r2
 8008078:	60cb      	str	r3, [r1, #12]
 800807a:	e006      	b.n	800808a <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800807c:	4b09      	ldr	r3, [pc, #36]	; (80080a4 <HAL_GPIO_Init+0x32c>)
 800807e:	68da      	ldr	r2, [r3, #12]
 8008080:	69bb      	ldr	r3, [r7, #24]
 8008082:	43db      	mvns	r3, r3
 8008084:	4907      	ldr	r1, [pc, #28]	; (80080a4 <HAL_GPIO_Init+0x32c>)
 8008086:	4013      	ands	r3, r2
 8008088:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800808a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808c:	3301      	adds	r3, #1
 800808e:	627b      	str	r3, [r7, #36]	; 0x24
 8008090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008092:	2b0f      	cmp	r3, #15
 8008094:	f67f ae82 	bls.w	8007d9c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8008098:	bf00      	nop
 800809a:	bf00      	nop
 800809c:	372c      	adds	r7, #44	; 0x2c
 800809e:	46bd      	mov	sp, r7
 80080a0:	bc80      	pop	{r7}
 80080a2:	4770      	bx	lr
 80080a4:	40010400 	.word	0x40010400

080080a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b085      	sub	sp, #20
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	460b      	mov	r3, r1
 80080b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	689a      	ldr	r2, [r3, #8]
 80080b8:	887b      	ldrh	r3, [r7, #2]
 80080ba:	4013      	ands	r3, r2
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d002      	beq.n	80080c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80080c0:	2301      	movs	r3, #1
 80080c2:	73fb      	strb	r3, [r7, #15]
 80080c4:	e001      	b.n	80080ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80080c6:	2300      	movs	r3, #0
 80080c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80080ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3714      	adds	r7, #20
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bc80      	pop	{r7}
 80080d4:	4770      	bx	lr

080080d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80080d6:	b480      	push	{r7}
 80080d8:	b083      	sub	sp, #12
 80080da:	af00      	add	r7, sp, #0
 80080dc:	6078      	str	r0, [r7, #4]
 80080de:	460b      	mov	r3, r1
 80080e0:	807b      	strh	r3, [r7, #2]
 80080e2:	4613      	mov	r3, r2
 80080e4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80080e6:	787b      	ldrb	r3, [r7, #1]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d003      	beq.n	80080f4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80080ec:	887a      	ldrh	r2, [r7, #2]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80080f2:	e003      	b.n	80080fc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80080f4:	887b      	ldrh	r3, [r7, #2]
 80080f6:	041a      	lsls	r2, r3, #16
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	611a      	str	r2, [r3, #16]
}
 80080fc:	bf00      	nop
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	bc80      	pop	{r7}
 8008104:	4770      	bx	lr
	...

08008108 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	4603      	mov	r3, r0
 8008110:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008112:	4b08      	ldr	r3, [pc, #32]	; (8008134 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008114:	695a      	ldr	r2, [r3, #20]
 8008116:	88fb      	ldrh	r3, [r7, #6]
 8008118:	4013      	ands	r3, r2
 800811a:	2b00      	cmp	r3, #0
 800811c:	d006      	beq.n	800812c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800811e:	4a05      	ldr	r2, [pc, #20]	; (8008134 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008120:	88fb      	ldrh	r3, [r7, #6]
 8008122:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008124:	88fb      	ldrh	r3, [r7, #6]
 8008126:	4618      	mov	r0, r3
 8008128:	f000 f806 	bl	8008138 <HAL_GPIO_EXTI_Callback>
  }
}
 800812c:	bf00      	nop
 800812e:	3708      	adds	r7, #8
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}
 8008134:	40010400 	.word	0x40010400

08008138 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
 800813e:	4603      	mov	r3, r0
 8008140:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008142:	bf00      	nop
 8008144:	370c      	adds	r7, #12
 8008146:	46bd      	mov	sp, r7
 8008148:	bc80      	pop	{r7}
 800814a:	4770      	bx	lr

0800814c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800814c:	b480      	push	{r7}
 800814e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8008150:	4b03      	ldr	r3, [pc, #12]	; (8008160 <HAL_PWR_EnableBkUpAccess+0x14>)
 8008152:	2201      	movs	r2, #1
 8008154:	601a      	str	r2, [r3, #0]
}
 8008156:	bf00      	nop
 8008158:	46bd      	mov	sp, r7
 800815a:	bc80      	pop	{r7}
 800815c:	4770      	bx	lr
 800815e:	bf00      	nop
 8008160:	420e0020 	.word	0x420e0020

08008164 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800816c:	2300      	movs	r3, #0
 800816e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0301 	and.w	r3, r3, #1
 8008178:	2b00      	cmp	r3, #0
 800817a:	f000 8087 	beq.w	800828c <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800817e:	4b92      	ldr	r3, [pc, #584]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	f003 030c 	and.w	r3, r3, #12
 8008186:	2b04      	cmp	r3, #4
 8008188:	d00c      	beq.n	80081a4 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800818a:	4b8f      	ldr	r3, [pc, #572]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	f003 030c 	and.w	r3, r3, #12
 8008192:	2b08      	cmp	r3, #8
 8008194:	d112      	bne.n	80081bc <HAL_RCC_OscConfig+0x58>
 8008196:	4b8c      	ldr	r3, [pc, #560]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800819e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081a2:	d10b      	bne.n	80081bc <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081a4:	4b88      	ldr	r3, [pc, #544]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d06c      	beq.n	800828a <HAL_RCC_OscConfig+0x126>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d168      	bne.n	800828a <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80081b8:	2301      	movs	r3, #1
 80081ba:	e22d      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081c4:	d106      	bne.n	80081d4 <HAL_RCC_OscConfig+0x70>
 80081c6:	4b80      	ldr	r3, [pc, #512]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a7f      	ldr	r2, [pc, #508]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80081cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081d0:	6013      	str	r3, [r2, #0]
 80081d2:	e02e      	b.n	8008232 <HAL_RCC_OscConfig+0xce>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d10c      	bne.n	80081f6 <HAL_RCC_OscConfig+0x92>
 80081dc:	4b7a      	ldr	r3, [pc, #488]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a79      	ldr	r2, [pc, #484]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80081e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081e6:	6013      	str	r3, [r2, #0]
 80081e8:	4b77      	ldr	r3, [pc, #476]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a76      	ldr	r2, [pc, #472]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80081ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081f2:	6013      	str	r3, [r2, #0]
 80081f4:	e01d      	b.n	8008232 <HAL_RCC_OscConfig+0xce>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081fe:	d10c      	bne.n	800821a <HAL_RCC_OscConfig+0xb6>
 8008200:	4b71      	ldr	r3, [pc, #452]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a70      	ldr	r2, [pc, #448]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008206:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800820a:	6013      	str	r3, [r2, #0]
 800820c:	4b6e      	ldr	r3, [pc, #440]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a6d      	ldr	r2, [pc, #436]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008216:	6013      	str	r3, [r2, #0]
 8008218:	e00b      	b.n	8008232 <HAL_RCC_OscConfig+0xce>
 800821a:	4b6b      	ldr	r3, [pc, #428]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a6a      	ldr	r2, [pc, #424]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008220:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008224:	6013      	str	r3, [r2, #0]
 8008226:	4b68      	ldr	r3, [pc, #416]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a67      	ldr	r2, [pc, #412]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 800822c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008230:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d013      	beq.n	8008262 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800823a:	f7fe fe9f 	bl	8006f7c <HAL_GetTick>
 800823e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008240:	e008      	b.n	8008254 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008242:	f7fe fe9b 	bl	8006f7c <HAL_GetTick>
 8008246:	4602      	mov	r2, r0
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	1ad3      	subs	r3, r2, r3
 800824c:	2b64      	cmp	r3, #100	; 0x64
 800824e:	d901      	bls.n	8008254 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	e1e1      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008254:	4b5c      	ldr	r3, [pc, #368]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800825c:	2b00      	cmp	r3, #0
 800825e:	d0f0      	beq.n	8008242 <HAL_RCC_OscConfig+0xde>
 8008260:	e014      	b.n	800828c <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008262:	f7fe fe8b 	bl	8006f7c <HAL_GetTick>
 8008266:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008268:	e008      	b.n	800827c <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800826a:	f7fe fe87 	bl	8006f7c <HAL_GetTick>
 800826e:	4602      	mov	r2, r0
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	2b64      	cmp	r3, #100	; 0x64
 8008276:	d901      	bls.n	800827c <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	e1cd      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800827c:	4b52      	ldr	r3, [pc, #328]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1f0      	bne.n	800826a <HAL_RCC_OscConfig+0x106>
 8008288:	e000      	b.n	800828c <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800828a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f003 0302 	and.w	r3, r3, #2
 8008294:	2b00      	cmp	r3, #0
 8008296:	d063      	beq.n	8008360 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8008298:	4b4b      	ldr	r3, [pc, #300]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	f003 030c 	and.w	r3, r3, #12
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d00b      	beq.n	80082bc <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80082a4:	4b48      	ldr	r3, [pc, #288]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	f003 030c 	and.w	r3, r3, #12
 80082ac:	2b08      	cmp	r3, #8
 80082ae:	d11c      	bne.n	80082ea <HAL_RCC_OscConfig+0x186>
 80082b0:	4b45      	ldr	r3, [pc, #276]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d116      	bne.n	80082ea <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082bc:	4b42      	ldr	r3, [pc, #264]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f003 0302 	and.w	r3, r3, #2
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d005      	beq.n	80082d4 <HAL_RCC_OscConfig+0x170>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	691b      	ldr	r3, [r3, #16]
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d001      	beq.n	80082d4 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e1a1      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082d4:	4b3c      	ldr	r3, [pc, #240]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	695b      	ldr	r3, [r3, #20]
 80082e0:	00db      	lsls	r3, r3, #3
 80082e2:	4939      	ldr	r1, [pc, #228]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 80082e4:	4313      	orrs	r3, r2
 80082e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082e8:	e03a      	b.n	8008360 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d020      	beq.n	8008334 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80082f2:	4b36      	ldr	r3, [pc, #216]	; (80083cc <HAL_RCC_OscConfig+0x268>)
 80082f4:	2201      	movs	r2, #1
 80082f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80082f8:	f7fe fe40 	bl	8006f7c <HAL_GetTick>
 80082fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082fe:	e008      	b.n	8008312 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008300:	f7fe fe3c 	bl	8006f7c <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	2b02      	cmp	r3, #2
 800830c:	d901      	bls.n	8008312 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800830e:	2303      	movs	r3, #3
 8008310:	e182      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008312:	4b2d      	ldr	r3, [pc, #180]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0302 	and.w	r3, r3, #2
 800831a:	2b00      	cmp	r3, #0
 800831c:	d0f0      	beq.n	8008300 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800831e:	4b2a      	ldr	r3, [pc, #168]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	00db      	lsls	r3, r3, #3
 800832c:	4926      	ldr	r1, [pc, #152]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 800832e:	4313      	orrs	r3, r2
 8008330:	600b      	str	r3, [r1, #0]
 8008332:	e015      	b.n	8008360 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008334:	4b25      	ldr	r3, [pc, #148]	; (80083cc <HAL_RCC_OscConfig+0x268>)
 8008336:	2200      	movs	r2, #0
 8008338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800833a:	f7fe fe1f 	bl	8006f7c <HAL_GetTick>
 800833e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008340:	e008      	b.n	8008354 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008342:	f7fe fe1b 	bl	8006f7c <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	2b02      	cmp	r3, #2
 800834e:	d901      	bls.n	8008354 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8008350:	2303      	movs	r3, #3
 8008352:	e161      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008354:	4b1c      	ldr	r3, [pc, #112]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0302 	and.w	r3, r3, #2
 800835c:	2b00      	cmp	r3, #0
 800835e:	d1f0      	bne.n	8008342 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f003 0308 	and.w	r3, r3, #8
 8008368:	2b00      	cmp	r3, #0
 800836a:	d039      	beq.n	80083e0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	699b      	ldr	r3, [r3, #24]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d019      	beq.n	80083a8 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008374:	4b16      	ldr	r3, [pc, #88]	; (80083d0 <HAL_RCC_OscConfig+0x26c>)
 8008376:	2201      	movs	r2, #1
 8008378:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800837a:	f7fe fdff 	bl	8006f7c <HAL_GetTick>
 800837e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008380:	e008      	b.n	8008394 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008382:	f7fe fdfb 	bl	8006f7c <HAL_GetTick>
 8008386:	4602      	mov	r2, r0
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	1ad3      	subs	r3, r2, r3
 800838c:	2b02      	cmp	r3, #2
 800838e:	d901      	bls.n	8008394 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8008390:	2303      	movs	r3, #3
 8008392:	e141      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008394:	4b0c      	ldr	r3, [pc, #48]	; (80083c8 <HAL_RCC_OscConfig+0x264>)
 8008396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008398:	f003 0302 	and.w	r3, r3, #2
 800839c:	2b00      	cmp	r3, #0
 800839e:	d0f0      	beq.n	8008382 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80083a0:	2001      	movs	r0, #1
 80083a2:	f000 fadf 	bl	8008964 <RCC_Delay>
 80083a6:	e01b      	b.n	80083e0 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083a8:	4b09      	ldr	r3, [pc, #36]	; (80083d0 <HAL_RCC_OscConfig+0x26c>)
 80083aa:	2200      	movs	r2, #0
 80083ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083ae:	f7fe fde5 	bl	8006f7c <HAL_GetTick>
 80083b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083b4:	e00e      	b.n	80083d4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083b6:	f7fe fde1 	bl	8006f7c <HAL_GetTick>
 80083ba:	4602      	mov	r2, r0
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	2b02      	cmp	r3, #2
 80083c2:	d907      	bls.n	80083d4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e127      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
 80083c8:	40021000 	.word	0x40021000
 80083cc:	42420000 	.word	0x42420000
 80083d0:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083d4:	4b92      	ldr	r3, [pc, #584]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80083d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d8:	f003 0302 	and.w	r3, r3, #2
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1ea      	bne.n	80083b6 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 0304 	and.w	r3, r3, #4
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f000 80a6 	beq.w	800853a <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80083ee:	2300      	movs	r3, #0
 80083f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80083f2:	4b8b      	ldr	r3, [pc, #556]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80083f4:	69db      	ldr	r3, [r3, #28]
 80083f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d10d      	bne.n	800841a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083fe:	4b88      	ldr	r3, [pc, #544]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008400:	69db      	ldr	r3, [r3, #28]
 8008402:	4a87      	ldr	r2, [pc, #540]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008408:	61d3      	str	r3, [r2, #28]
 800840a:	4b85      	ldr	r3, [pc, #532]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 800840c:	69db      	ldr	r3, [r3, #28]
 800840e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008412:	60fb      	str	r3, [r7, #12]
 8008414:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008416:	2301      	movs	r3, #1
 8008418:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800841a:	4b82      	ldr	r3, [pc, #520]	; (8008624 <HAL_RCC_OscConfig+0x4c0>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008422:	2b00      	cmp	r3, #0
 8008424:	d118      	bne.n	8008458 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008426:	4b7f      	ldr	r3, [pc, #508]	; (8008624 <HAL_RCC_OscConfig+0x4c0>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a7e      	ldr	r2, [pc, #504]	; (8008624 <HAL_RCC_OscConfig+0x4c0>)
 800842c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008432:	f7fe fda3 	bl	8006f7c <HAL_GetTick>
 8008436:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008438:	e008      	b.n	800844c <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800843a:	f7fe fd9f 	bl	8006f7c <HAL_GetTick>
 800843e:	4602      	mov	r2, r0
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	2b64      	cmp	r3, #100	; 0x64
 8008446:	d901      	bls.n	800844c <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e0e5      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800844c:	4b75      	ldr	r3, [pc, #468]	; (8008624 <HAL_RCC_OscConfig+0x4c0>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008454:	2b00      	cmp	r3, #0
 8008456:	d0f0      	beq.n	800843a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	2b01      	cmp	r3, #1
 800845e:	d106      	bne.n	800846e <HAL_RCC_OscConfig+0x30a>
 8008460:	4b6f      	ldr	r3, [pc, #444]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008462:	6a1b      	ldr	r3, [r3, #32]
 8008464:	4a6e      	ldr	r2, [pc, #440]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008466:	f043 0301 	orr.w	r3, r3, #1
 800846a:	6213      	str	r3, [r2, #32]
 800846c:	e02d      	b.n	80084ca <HAL_RCC_OscConfig+0x366>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	68db      	ldr	r3, [r3, #12]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d10c      	bne.n	8008490 <HAL_RCC_OscConfig+0x32c>
 8008476:	4b6a      	ldr	r3, [pc, #424]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008478:	6a1b      	ldr	r3, [r3, #32]
 800847a:	4a69      	ldr	r2, [pc, #420]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 800847c:	f023 0301 	bic.w	r3, r3, #1
 8008480:	6213      	str	r3, [r2, #32]
 8008482:	4b67      	ldr	r3, [pc, #412]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008484:	6a1b      	ldr	r3, [r3, #32]
 8008486:	4a66      	ldr	r2, [pc, #408]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008488:	f023 0304 	bic.w	r3, r3, #4
 800848c:	6213      	str	r3, [r2, #32]
 800848e:	e01c      	b.n	80084ca <HAL_RCC_OscConfig+0x366>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	2b05      	cmp	r3, #5
 8008496:	d10c      	bne.n	80084b2 <HAL_RCC_OscConfig+0x34e>
 8008498:	4b61      	ldr	r3, [pc, #388]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 800849a:	6a1b      	ldr	r3, [r3, #32]
 800849c:	4a60      	ldr	r2, [pc, #384]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 800849e:	f043 0304 	orr.w	r3, r3, #4
 80084a2:	6213      	str	r3, [r2, #32]
 80084a4:	4b5e      	ldr	r3, [pc, #376]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80084a6:	6a1b      	ldr	r3, [r3, #32]
 80084a8:	4a5d      	ldr	r2, [pc, #372]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80084aa:	f043 0301 	orr.w	r3, r3, #1
 80084ae:	6213      	str	r3, [r2, #32]
 80084b0:	e00b      	b.n	80084ca <HAL_RCC_OscConfig+0x366>
 80084b2:	4b5b      	ldr	r3, [pc, #364]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80084b4:	6a1b      	ldr	r3, [r3, #32]
 80084b6:	4a5a      	ldr	r2, [pc, #360]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80084b8:	f023 0301 	bic.w	r3, r3, #1
 80084bc:	6213      	str	r3, [r2, #32]
 80084be:	4b58      	ldr	r3, [pc, #352]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	4a57      	ldr	r2, [pc, #348]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80084c4:	f023 0304 	bic.w	r3, r3, #4
 80084c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d015      	beq.n	80084fe <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084d2:	f7fe fd53 	bl	8006f7c <HAL_GetTick>
 80084d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084d8:	e00a      	b.n	80084f0 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084da:	f7fe fd4f 	bl	8006f7c <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d901      	bls.n	80084f0 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e093      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084f0:	4b4b      	ldr	r3, [pc, #300]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80084f2:	6a1b      	ldr	r3, [r3, #32]
 80084f4:	f003 0302 	and.w	r3, r3, #2
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d0ee      	beq.n	80084da <HAL_RCC_OscConfig+0x376>
 80084fc:	e014      	b.n	8008528 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084fe:	f7fe fd3d 	bl	8006f7c <HAL_GetTick>
 8008502:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008504:	e00a      	b.n	800851c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008506:	f7fe fd39 	bl	8006f7c <HAL_GetTick>
 800850a:	4602      	mov	r2, r0
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	1ad3      	subs	r3, r2, r3
 8008510:	f241 3288 	movw	r2, #5000	; 0x1388
 8008514:	4293      	cmp	r3, r2
 8008516:	d901      	bls.n	800851c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8008518:	2303      	movs	r3, #3
 800851a:	e07d      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800851c:	4b40      	ldr	r3, [pc, #256]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 800851e:	6a1b      	ldr	r3, [r3, #32]
 8008520:	f003 0302 	and.w	r3, r3, #2
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1ee      	bne.n	8008506 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008528:	7dfb      	ldrb	r3, [r7, #23]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d105      	bne.n	800853a <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800852e:	4b3c      	ldr	r3, [pc, #240]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008530:	69db      	ldr	r3, [r3, #28]
 8008532:	4a3b      	ldr	r2, [pc, #236]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008534:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008538:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	69db      	ldr	r3, [r3, #28]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d069      	beq.n	8008616 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008542:	4b37      	ldr	r3, [pc, #220]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f003 030c 	and.w	r3, r3, #12
 800854a:	2b08      	cmp	r3, #8
 800854c:	d061      	beq.n	8008612 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	69db      	ldr	r3, [r3, #28]
 8008552:	2b02      	cmp	r3, #2
 8008554:	d146      	bne.n	80085e4 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008556:	4b34      	ldr	r3, [pc, #208]	; (8008628 <HAL_RCC_OscConfig+0x4c4>)
 8008558:	2200      	movs	r2, #0
 800855a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800855c:	f7fe fd0e 	bl	8006f7c <HAL_GetTick>
 8008560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008562:	e008      	b.n	8008576 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008564:	f7fe fd0a 	bl	8006f7c <HAL_GetTick>
 8008568:	4602      	mov	r2, r0
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	1ad3      	subs	r3, r2, r3
 800856e:	2b02      	cmp	r3, #2
 8008570:	d901      	bls.n	8008576 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8008572:	2303      	movs	r3, #3
 8008574:	e050      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008576:	4b2a      	ldr	r3, [pc, #168]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800857e:	2b00      	cmp	r3, #0
 8008580:	d1f0      	bne.n	8008564 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800858a:	d108      	bne.n	800859e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800858c:	4b24      	ldr	r3, [pc, #144]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	4921      	ldr	r1, [pc, #132]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 800859a:	4313      	orrs	r3, r2
 800859c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800859e:	4b20      	ldr	r3, [pc, #128]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a19      	ldr	r1, [r3, #32]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ae:	430b      	orrs	r3, r1
 80085b0:	491b      	ldr	r1, [pc, #108]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80085b2:	4313      	orrs	r3, r2
 80085b4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80085b6:	4b1c      	ldr	r3, [pc, #112]	; (8008628 <HAL_RCC_OscConfig+0x4c4>)
 80085b8:	2201      	movs	r2, #1
 80085ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085bc:	f7fe fcde 	bl	8006f7c <HAL_GetTick>
 80085c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80085c2:	e008      	b.n	80085d6 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085c4:	f7fe fcda 	bl	8006f7c <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d901      	bls.n	80085d6 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 80085d2:	2303      	movs	r3, #3
 80085d4:	e020      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80085d6:	4b12      	ldr	r3, [pc, #72]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d0f0      	beq.n	80085c4 <HAL_RCC_OscConfig+0x460>
 80085e2:	e018      	b.n	8008616 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085e4:	4b10      	ldr	r3, [pc, #64]	; (8008628 <HAL_RCC_OscConfig+0x4c4>)
 80085e6:	2200      	movs	r2, #0
 80085e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085ea:	f7fe fcc7 	bl	8006f7c <HAL_GetTick>
 80085ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80085f0:	e008      	b.n	8008604 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085f2:	f7fe fcc3 	bl	8006f7c <HAL_GetTick>
 80085f6:	4602      	mov	r2, r0
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	1ad3      	subs	r3, r2, r3
 80085fc:	2b02      	cmp	r3, #2
 80085fe:	d901      	bls.n	8008604 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8008600:	2303      	movs	r3, #3
 8008602:	e009      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008604:	4b06      	ldr	r3, [pc, #24]	; (8008620 <HAL_RCC_OscConfig+0x4bc>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800860c:	2b00      	cmp	r3, #0
 800860e:	d1f0      	bne.n	80085f2 <HAL_RCC_OscConfig+0x48e>
 8008610:	e001      	b.n	8008616 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e000      	b.n	8008618 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	3718      	adds	r7, #24
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}
 8008620:	40021000 	.word	0x40021000
 8008624:	40007000 	.word	0x40007000
 8008628:	42420060 	.word	0x42420060

0800862c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008636:	2300      	movs	r3, #0
 8008638:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800863a:	4b7e      	ldr	r3, [pc, #504]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f003 0307 	and.w	r3, r3, #7
 8008642:	683a      	ldr	r2, [r7, #0]
 8008644:	429a      	cmp	r2, r3
 8008646:	d910      	bls.n	800866a <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008648:	4b7a      	ldr	r3, [pc, #488]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f023 0207 	bic.w	r2, r3, #7
 8008650:	4978      	ldr	r1, [pc, #480]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	4313      	orrs	r3, r2
 8008656:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008658:	4b76      	ldr	r3, [pc, #472]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 0307 	and.w	r3, r3, #7
 8008660:	683a      	ldr	r2, [r7, #0]
 8008662:	429a      	cmp	r2, r3
 8008664:	d001      	beq.n	800866a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	e0e0      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f003 0302 	and.w	r3, r3, #2
 8008672:	2b00      	cmp	r3, #0
 8008674:	d020      	beq.n	80086b8 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f003 0304 	and.w	r3, r3, #4
 800867e:	2b00      	cmp	r3, #0
 8008680:	d005      	beq.n	800868e <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008682:	4b6d      	ldr	r3, [pc, #436]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	4a6c      	ldr	r2, [pc, #432]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 8008688:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800868c:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 0308 	and.w	r3, r3, #8
 8008696:	2b00      	cmp	r3, #0
 8008698:	d005      	beq.n	80086a6 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800869a:	4b67      	ldr	r3, [pc, #412]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	4a66      	ldr	r2, [pc, #408]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80086a0:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80086a4:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086a6:	4b64      	ldr	r3, [pc, #400]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	4961      	ldr	r1, [pc, #388]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80086b4:	4313      	orrs	r3, r2
 80086b6:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f003 0301 	and.w	r3, r3, #1
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d06a      	beq.n	800879a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d107      	bne.n	80086dc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80086cc:	4b5a      	ldr	r3, [pc, #360]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d115      	bne.n	8008704 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	e0a7      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d107      	bne.n	80086f4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086e4:	4b54      	ldr	r3, [pc, #336]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d109      	bne.n	8008704 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 80086f0:	2301      	movs	r3, #1
 80086f2:	e09b      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086f4:	4b50      	ldr	r3, [pc, #320]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d101      	bne.n	8008704 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e093      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008704:	4b4c      	ldr	r3, [pc, #304]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	f023 0203 	bic.w	r2, r3, #3
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	4949      	ldr	r1, [pc, #292]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 8008712:	4313      	orrs	r3, r2
 8008714:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008716:	f7fe fc31 	bl	8006f7c <HAL_GetTick>
 800871a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	2b01      	cmp	r3, #1
 8008722:	d112      	bne.n	800874a <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008724:	e00a      	b.n	800873c <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008726:	f7fe fc29 	bl	8006f7c <HAL_GetTick>
 800872a:	4602      	mov	r2, r0
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	1ad3      	subs	r3, r2, r3
 8008730:	f241 3288 	movw	r2, #5000	; 0x1388
 8008734:	4293      	cmp	r3, r2
 8008736:	d901      	bls.n	800873c <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8008738:	2303      	movs	r3, #3
 800873a:	e077      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800873c:	4b3e      	ldr	r3, [pc, #248]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	f003 030c 	and.w	r3, r3, #12
 8008744:	2b04      	cmp	r3, #4
 8008746:	d1ee      	bne.n	8008726 <HAL_RCC_ClockConfig+0xfa>
 8008748:	e027      	b.n	800879a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	2b02      	cmp	r3, #2
 8008750:	d11d      	bne.n	800878e <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008752:	e00a      	b.n	800876a <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008754:	f7fe fc12 	bl	8006f7c <HAL_GetTick>
 8008758:	4602      	mov	r2, r0
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	1ad3      	subs	r3, r2, r3
 800875e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008762:	4293      	cmp	r3, r2
 8008764:	d901      	bls.n	800876a <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8008766:	2303      	movs	r3, #3
 8008768:	e060      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800876a:	4b33      	ldr	r3, [pc, #204]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	f003 030c 	and.w	r3, r3, #12
 8008772:	2b08      	cmp	r3, #8
 8008774:	d1ee      	bne.n	8008754 <HAL_RCC_ClockConfig+0x128>
 8008776:	e010      	b.n	800879a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008778:	f7fe fc00 	bl	8006f7c <HAL_GetTick>
 800877c:	4602      	mov	r2, r0
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	1ad3      	subs	r3, r2, r3
 8008782:	f241 3288 	movw	r2, #5000	; 0x1388
 8008786:	4293      	cmp	r3, r2
 8008788:	d901      	bls.n	800878e <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e04e      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800878e:	4b2a      	ldr	r3, [pc, #168]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 8008790:	685b      	ldr	r3, [r3, #4]
 8008792:	f003 030c 	and.w	r3, r3, #12
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1ee      	bne.n	8008778 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800879a:	4b26      	ldr	r3, [pc, #152]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 0307 	and.w	r3, r3, #7
 80087a2:	683a      	ldr	r2, [r7, #0]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d210      	bcs.n	80087ca <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087a8:	4b22      	ldr	r3, [pc, #136]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f023 0207 	bic.w	r2, r3, #7
 80087b0:	4920      	ldr	r1, [pc, #128]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80087b8:	4b1e      	ldr	r3, [pc, #120]	; (8008834 <HAL_RCC_ClockConfig+0x208>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f003 0307 	and.w	r3, r3, #7
 80087c0:	683a      	ldr	r2, [r7, #0]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d001      	beq.n	80087ca <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e030      	b.n	800882c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f003 0304 	and.w	r3, r3, #4
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d008      	beq.n	80087e8 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80087d6:	4b18      	ldr	r3, [pc, #96]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	4915      	ldr	r1, [pc, #84]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80087e4:	4313      	orrs	r3, r2
 80087e6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f003 0308 	and.w	r3, r3, #8
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d009      	beq.n	8008808 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80087f4:	4b10      	ldr	r3, [pc, #64]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	00db      	lsls	r3, r3, #3
 8008802:	490d      	ldr	r1, [pc, #52]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 8008804:	4313      	orrs	r3, r2
 8008806:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008808:	f000 f81c 	bl	8008844 <HAL_RCC_GetSysClockFreq>
 800880c:	4602      	mov	r2, r0
 800880e:	4b0a      	ldr	r3, [pc, #40]	; (8008838 <HAL_RCC_ClockConfig+0x20c>)
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	091b      	lsrs	r3, r3, #4
 8008814:	f003 030f 	and.w	r3, r3, #15
 8008818:	4908      	ldr	r1, [pc, #32]	; (800883c <HAL_RCC_ClockConfig+0x210>)
 800881a:	5ccb      	ldrb	r3, [r1, r3]
 800881c:	fa22 f303 	lsr.w	r3, r2, r3
 8008820:	4a07      	ldr	r2, [pc, #28]	; (8008840 <HAL_RCC_ClockConfig+0x214>)
 8008822:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8008824:	2000      	movs	r0, #0
 8008826:	f7fe fb67 	bl	8006ef8 <HAL_InitTick>
  
  return HAL_OK;
 800882a:	2300      	movs	r3, #0
}
 800882c:	4618      	mov	r0, r3
 800882e:	3710      	adds	r7, #16
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}
 8008834:	40022000 	.word	0x40022000
 8008838:	40021000 	.word	0x40021000
 800883c:	0800d2b8 	.word	0x0800d2b8
 8008840:	20000014 	.word	0x20000014

08008844 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008844:	b490      	push	{r4, r7}
 8008846:	b08a      	sub	sp, #40	; 0x28
 8008848:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800884a:	4b29      	ldr	r3, [pc, #164]	; (80088f0 <HAL_RCC_GetSysClockFreq+0xac>)
 800884c:	1d3c      	adds	r4, r7, #4
 800884e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008850:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008854:	f240 2301 	movw	r3, #513	; 0x201
 8008858:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800885a:	2300      	movs	r3, #0
 800885c:	61fb      	str	r3, [r7, #28]
 800885e:	2300      	movs	r3, #0
 8008860:	61bb      	str	r3, [r7, #24]
 8008862:	2300      	movs	r3, #0
 8008864:	627b      	str	r3, [r7, #36]	; 0x24
 8008866:	2300      	movs	r3, #0
 8008868:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800886a:	2300      	movs	r3, #0
 800886c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800886e:	4b21      	ldr	r3, [pc, #132]	; (80088f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	f003 030c 	and.w	r3, r3, #12
 800887a:	2b04      	cmp	r3, #4
 800887c:	d002      	beq.n	8008884 <HAL_RCC_GetSysClockFreq+0x40>
 800887e:	2b08      	cmp	r3, #8
 8008880:	d003      	beq.n	800888a <HAL_RCC_GetSysClockFreq+0x46>
 8008882:	e02b      	b.n	80088dc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008884:	4b1c      	ldr	r3, [pc, #112]	; (80088f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008886:	623b      	str	r3, [r7, #32]
      break;
 8008888:	e02b      	b.n	80088e2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	0c9b      	lsrs	r3, r3, #18
 800888e:	f003 030f 	and.w	r3, r3, #15
 8008892:	3328      	adds	r3, #40	; 0x28
 8008894:	443b      	add	r3, r7
 8008896:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800889a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800889c:	69fb      	ldr	r3, [r7, #28]
 800889e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d012      	beq.n	80088cc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80088a6:	4b13      	ldr	r3, [pc, #76]	; (80088f4 <HAL_RCC_GetSysClockFreq+0xb0>)
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	0c5b      	lsrs	r3, r3, #17
 80088ac:	f003 0301 	and.w	r3, r3, #1
 80088b0:	3328      	adds	r3, #40	; 0x28
 80088b2:	443b      	add	r3, r7
 80088b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80088b8:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	4a0e      	ldr	r2, [pc, #56]	; (80088f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80088be:	fb03 f202 	mul.w	r2, r3, r2
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80088c8:	627b      	str	r3, [r7, #36]	; 0x24
 80088ca:	e004      	b.n	80088d6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	4a0b      	ldr	r2, [pc, #44]	; (80088fc <HAL_RCC_GetSysClockFreq+0xb8>)
 80088d0:	fb02 f303 	mul.w	r3, r2, r3
 80088d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80088d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d8:	623b      	str	r3, [r7, #32]
      break;
 80088da:	e002      	b.n	80088e2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80088dc:	4b06      	ldr	r3, [pc, #24]	; (80088f8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80088de:	623b      	str	r3, [r7, #32]
      break;
 80088e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80088e2:	6a3b      	ldr	r3, [r7, #32]
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3728      	adds	r7, #40	; 0x28
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bc90      	pop	{r4, r7}
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	0800cb40 	.word	0x0800cb40
 80088f4:	40021000 	.word	0x40021000
 80088f8:	007a1200 	.word	0x007a1200
 80088fc:	003d0900 	.word	0x003d0900

08008900 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008900:	b480      	push	{r7}
 8008902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008904:	4b02      	ldr	r3, [pc, #8]	; (8008910 <HAL_RCC_GetHCLKFreq+0x10>)
 8008906:	681b      	ldr	r3, [r3, #0]
}
 8008908:	4618      	mov	r0, r3
 800890a:	46bd      	mov	sp, r7
 800890c:	bc80      	pop	{r7}
 800890e:	4770      	bx	lr
 8008910:	20000014 	.word	0x20000014

08008914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008918:	f7ff fff2 	bl	8008900 <HAL_RCC_GetHCLKFreq>
 800891c:	4602      	mov	r2, r0
 800891e:	4b05      	ldr	r3, [pc, #20]	; (8008934 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	0a1b      	lsrs	r3, r3, #8
 8008924:	f003 0307 	and.w	r3, r3, #7
 8008928:	4903      	ldr	r1, [pc, #12]	; (8008938 <HAL_RCC_GetPCLK1Freq+0x24>)
 800892a:	5ccb      	ldrb	r3, [r1, r3]
 800892c:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8008930:	4618      	mov	r0, r3
 8008932:	bd80      	pop	{r7, pc}
 8008934:	40021000 	.word	0x40021000
 8008938:	0800d2c8 	.word	0x0800d2c8

0800893c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008940:	f7ff ffde 	bl	8008900 <HAL_RCC_GetHCLKFreq>
 8008944:	4602      	mov	r2, r0
 8008946:	4b05      	ldr	r3, [pc, #20]	; (800895c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	0adb      	lsrs	r3, r3, #11
 800894c:	f003 0307 	and.w	r3, r3, #7
 8008950:	4903      	ldr	r1, [pc, #12]	; (8008960 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008952:	5ccb      	ldrb	r3, [r1, r3]
 8008954:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8008958:	4618      	mov	r0, r3
 800895a:	bd80      	pop	{r7, pc}
 800895c:	40021000 	.word	0x40021000
 8008960:	0800d2c8 	.word	0x0800d2c8

08008964 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008964:	b480      	push	{r7}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800896c:	4b0b      	ldr	r3, [pc, #44]	; (800899c <RCC_Delay+0x38>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a0b      	ldr	r2, [pc, #44]	; (80089a0 <RCC_Delay+0x3c>)
 8008972:	fba2 2303 	umull	r2, r3, r2, r3
 8008976:	0a5b      	lsrs	r3, r3, #9
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	fb02 f303 	mul.w	r3, r2, r3
 800897e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8008980:	bf00      	nop
}
 8008982:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	1e5a      	subs	r2, r3, #1
 8008988:	60fa      	str	r2, [r7, #12]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d1f8      	bne.n	8008980 <RCC_Delay+0x1c>
}
 800898e:	bf00      	nop
 8008990:	bf00      	nop
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	bc80      	pop	{r7}
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	20000014 	.word	0x20000014
 80089a0:	10624dd3 	.word	0x10624dd3

080089a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b086      	sub	sp, #24
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80089ac:	2300      	movs	r3, #0
 80089ae:	613b      	str	r3, [r7, #16]
 80089b0:	2300      	movs	r3, #0
 80089b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f003 0301 	and.w	r3, r3, #1
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d07d      	beq.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80089c0:	2300      	movs	r3, #0
 80089c2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089c4:	4b4f      	ldr	r3, [pc, #316]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80089c6:	69db      	ldr	r3, [r3, #28]
 80089c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d10d      	bne.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80089d0:	4b4c      	ldr	r3, [pc, #304]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80089d2:	69db      	ldr	r3, [r3, #28]
 80089d4:	4a4b      	ldr	r2, [pc, #300]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80089d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80089da:	61d3      	str	r3, [r2, #28]
 80089dc:	4b49      	ldr	r3, [pc, #292]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80089de:	69db      	ldr	r3, [r3, #28]
 80089e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089e4:	60bb      	str	r3, [r7, #8]
 80089e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80089e8:	2301      	movs	r3, #1
 80089ea:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80089ec:	4b46      	ldr	r3, [pc, #280]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d118      	bne.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80089f8:	4b43      	ldr	r3, [pc, #268]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a42      	ldr	r2, [pc, #264]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80089fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a02:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a04:	f7fe faba 	bl	8006f7c <HAL_GetTick>
 8008a08:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a0a:	e008      	b.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a0c:	f7fe fab6 	bl	8006f7c <HAL_GetTick>
 8008a10:	4602      	mov	r2, r0
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	1ad3      	subs	r3, r2, r3
 8008a16:	2b64      	cmp	r3, #100	; 0x64
 8008a18:	d901      	bls.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008a1a:	2303      	movs	r3, #3
 8008a1c:	e06d      	b.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a1e:	4b3a      	ldr	r3, [pc, #232]	; (8008b08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d0f0      	beq.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008a2a:	4b36      	ldr	r3, [pc, #216]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a2c:	6a1b      	ldr	r3, [r3, #32]
 8008a2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a32:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d02e      	beq.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d027      	beq.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008a48:	4b2e      	ldr	r3, [pc, #184]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a4a:	6a1b      	ldr	r3, [r3, #32]
 8008a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a50:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008a52:	4b2e      	ldr	r3, [pc, #184]	; (8008b0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008a54:	2201      	movs	r2, #1
 8008a56:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008a58:	4b2c      	ldr	r3, [pc, #176]	; (8008b0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008a5e:	4a29      	ldr	r2, [pc, #164]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f003 0301 	and.w	r3, r3, #1
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d014      	beq.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a6e:	f7fe fa85 	bl	8006f7c <HAL_GetTick>
 8008a72:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a74:	e00a      	b.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a76:	f7fe fa81 	bl	8006f7c <HAL_GetTick>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	1ad3      	subs	r3, r2, r3
 8008a80:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d901      	bls.n	8008a8c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008a88:	2303      	movs	r3, #3
 8008a8a:	e036      	b.n	8008afa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a8c:	4b1d      	ldr	r3, [pc, #116]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a8e:	6a1b      	ldr	r3, [r3, #32]
 8008a90:	f003 0302 	and.w	r3, r3, #2
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d0ee      	beq.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008a98:	4b1a      	ldr	r3, [pc, #104]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008a9a:	6a1b      	ldr	r3, [r3, #32]
 8008a9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	4917      	ldr	r1, [pc, #92]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008aaa:	7dfb      	ldrb	r3, [r7, #23]
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	d105      	bne.n	8008abc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008ab0:	4b14      	ldr	r3, [pc, #80]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ab2:	69db      	ldr	r3, [r3, #28]
 8008ab4:	4a13      	ldr	r2, [pc, #76]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ab6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008aba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 0302 	and.w	r3, r3, #2
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d008      	beq.n	8008ada <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008ac8:	4b0e      	ldr	r3, [pc, #56]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	490b      	ldr	r1, [pc, #44]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f003 0310 	and.w	r3, r3, #16
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d008      	beq.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008ae6:	4b07      	ldr	r3, [pc, #28]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	695b      	ldr	r3, [r3, #20]
 8008af2:	4904      	ldr	r1, [pc, #16]	; (8008b04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008af4:	4313      	orrs	r3, r2
 8008af6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008af8:	2300      	movs	r3, #0
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3718      	adds	r7, #24
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	bf00      	nop
 8008b04:	40021000 	.word	0x40021000
 8008b08:	40007000 	.word	0x40007000
 8008b0c:	42420440 	.word	0x42420440

08008b10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008b10:	b590      	push	{r4, r7, lr}
 8008b12:	b08d      	sub	sp, #52	; 0x34
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008b18:	4b6b      	ldr	r3, [pc, #428]	; (8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8008b1a:	f107 040c 	add.w	r4, r7, #12
 8008b1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008b20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008b24:	f240 2301 	movw	r3, #513	; 0x201
 8008b28:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8008b2e:	2300      	movs	r3, #0
 8008b30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b32:	2300      	movs	r3, #0
 8008b34:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008b36:	2300      	movs	r3, #0
 8008b38:	61fb      	str	r3, [r7, #28]
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	3b01      	subs	r3, #1
 8008b42:	2b0f      	cmp	r3, #15
 8008b44:	f200 80b7 	bhi.w	8008cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8008b48:	a201      	add	r2, pc, #4	; (adr r2, 8008b50 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8008b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b4e:	bf00      	nop
 8008b50:	08008c2f 	.word	0x08008c2f
 8008b54:	08008c9b 	.word	0x08008c9b
 8008b58:	08008cb7 	.word	0x08008cb7
 8008b5c:	08008c1f 	.word	0x08008c1f
 8008b60:	08008cb7 	.word	0x08008cb7
 8008b64:	08008cb7 	.word	0x08008cb7
 8008b68:	08008cb7 	.word	0x08008cb7
 8008b6c:	08008c27 	.word	0x08008c27
 8008b70:	08008cb7 	.word	0x08008cb7
 8008b74:	08008cb7 	.word	0x08008cb7
 8008b78:	08008cb7 	.word	0x08008cb7
 8008b7c:	08008cb7 	.word	0x08008cb7
 8008b80:	08008cb7 	.word	0x08008cb7
 8008b84:	08008cb7 	.word	0x08008cb7
 8008b88:	08008cb7 	.word	0x08008cb7
 8008b8c:	08008b91 	.word	0x08008b91
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8008b90:	4b4e      	ldr	r3, [pc, #312]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8008b96:	4b4d      	ldr	r3, [pc, #308]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	f000 808b 	beq.w	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	0c9b      	lsrs	r3, r3, #18
 8008ba8:	f003 030f 	and.w	r3, r3, #15
 8008bac:	3330      	adds	r3, #48	; 0x30
 8008bae:	443b      	add	r3, r7
 8008bb0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008bb4:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d017      	beq.n	8008bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008bc0:	4b42      	ldr	r3, [pc, #264]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	0c5b      	lsrs	r3, r3, #17
 8008bc6:	f003 0301 	and.w	r3, r3, #1
 8008bca:	3330      	adds	r3, #48	; 0x30
 8008bcc:	443b      	add	r3, r7
 8008bce:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008bd2:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d00d      	beq.n	8008bfa <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8008bde:	4a3c      	ldr	r2, [pc, #240]	; (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8008be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be2:	fbb2 f2f3 	udiv	r2, r2, r3
 8008be6:	6a3b      	ldr	r3, [r7, #32]
 8008be8:	fb02 f303 	mul.w	r3, r2, r3
 8008bec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bee:	e004      	b.n	8008bfa <HAL_RCCEx_GetPeriphCLKFreq+0xea>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008bf0:	6a3b      	ldr	r3, [r7, #32]
 8008bf2:	4a38      	ldr	r2, [pc, #224]	; (8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8008bf4:	fb02 f303 	mul.w	r3, r2, r3
 8008bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8008bfa:	4b34      	ldr	r3, [pc, #208]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c06:	d102      	bne.n	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8008c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c0a:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8008c0c:	e055      	b.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
          frequency = (pllclk * 2) / 3;
 8008c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c10:	005b      	lsls	r3, r3, #1
 8008c12:	4a31      	ldr	r2, [pc, #196]	; (8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8008c14:	fba2 2303 	umull	r2, r3, r2, r3
 8008c18:	085b      	lsrs	r3, r3, #1
 8008c1a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008c1c:	e04d      	b.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008c1e:	f7ff fe11 	bl	8008844 <HAL_RCC_GetSysClockFreq>
 8008c22:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008c24:	e04a      	b.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008c26:	f7ff fe0d 	bl	8008844 <HAL_RCC_GetSysClockFreq>
 8008c2a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008c2c:	e046      	b.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8008c2e:	4b27      	ldr	r3, [pc, #156]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008c30:	6a1b      	ldr	r3, [r3, #32]
 8008c32:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c3e:	d108      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8008c40:	69fb      	ldr	r3, [r7, #28]
 8008c42:	f003 0302 	and.w	r3, r3, #2
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d003      	beq.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      {
        frequency = LSE_VALUE;
 8008c4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c50:	e022      	b.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008c52:	69fb      	ldr	r3, [r7, #28]
 8008c54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c5c:	d109      	bne.n	8008c72 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8008c5e:	4b1b      	ldr	r3, [pc, #108]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c62:	f003 0302 	and.w	r3, r3, #2
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d003      	beq.n	8008c72 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSI_VALUE;
 8008c6a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8008c6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c70:	e012      	b.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008c72:	69fb      	ldr	r3, [r7, #28]
 8008c74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c7c:	d109      	bne.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8008c7e:	4b13      	ldr	r3, [pc, #76]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d003      	beq.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        frequency = HSE_VALUE / 128U;
 8008c8a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008c8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008c90:	e002      	b.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8008c92:	2300      	movs	r3, #0
 8008c94:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8008c96:	e011      	b.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8008c98:	e010      	b.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008c9a:	f7ff fe4f 	bl	800893c <HAL_RCC_GetPCLK2Freq>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	4b0a      	ldr	r3, [pc, #40]	; (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	0b9b      	lsrs	r3, r3, #14
 8008ca6:	f003 0303 	and.w	r3, r3, #3
 8008caa:	3301      	adds	r3, #1
 8008cac:	005b      	lsls	r3, r3, #1
 8008cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cb2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008cb4:	e002      	b.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
  default: 
    {
      break;
 8008cb6:	bf00      	nop
 8008cb8:	e000      	b.n	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      break;
 8008cba:	bf00      	nop
    }
  }
  return(frequency);
 8008cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3734      	adds	r7, #52	; 0x34
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd90      	pop	{r4, r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	0800cb50 	.word	0x0800cb50
 8008ccc:	40021000 	.word	0x40021000
 8008cd0:	007a1200 	.word	0x007a1200
 8008cd4:	003d0900 	.word	0x003d0900
 8008cd8:	aaaaaaab 	.word	0xaaaaaaab

08008cdc <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if(hrtc == NULL)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d101      	bne.n	8008cf2 <HAL_RTC_Init+0x16>
  {
     return HAL_ERROR;
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e084      	b.n	8008dfc <HAL_RTC_Init+0x120>
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance));
  assert_param(IS_RTC_CALIB_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv));
    
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	7c5b      	ldrb	r3, [r3, #17]
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d105      	bne.n	8008d08 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	741a      	strb	r2, [r3, #16]
    
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f7fc ff5e 	bl	8005bc4 <HAL_RTC_MspInit>
  }
  
  /* Set RTC state */  
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2202      	movs	r2, #2
 8008d0c:	745a      	strb	r2, [r3, #17]
       
  /* Waiting for synchro */
  if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f000 f87a 	bl	8008e08 <HAL_RTC_WaitForSynchro>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d004      	beq.n	8008d24 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2204      	movs	r2, #4
 8008d1e:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8008d20:	2301      	movs	r3, #1
 8008d22:	e06b      	b.n	8008dfc <HAL_RTC_Init+0x120>
  } 

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 f89c 	bl	8008e62 <RTC_EnterInitMode>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d004      	beq.n	8008d3a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2204      	movs	r2, #4
 8008d34:	745a      	strb	r2, [r3, #17]
    
    return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e060      	b.n	8008dfc <HAL_RTC_Init+0x120>
  } 
  else
  { 
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	685a      	ldr	r2, [r3, #4]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f022 0207 	bic.w	r2, r2, #7
 8008d48:	605a      	str	r2, [r3, #4]
    
    if(hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d005      	beq.n	8008d5e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8008d52:	4b2c      	ldr	r3, [pc, #176]	; (8008e04 <HAL_RTC_Init+0x128>)
 8008d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d56:	4a2b      	ldr	r2, [pc, #172]	; (8008e04 <HAL_RTC_Init+0x128>)
 8008d58:	f023 0301 	bic.w	r3, r3, #1
 8008d5c:	6313      	str	r3, [r2, #48]	; 0x30
    }
    
    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8008d5e:	4b29      	ldr	r3, [pc, #164]	; (8008e04 <HAL_RTC_Init+0x128>)
 8008d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d62:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	4926      	ldr	r1, [pc, #152]	; (8008e04 <HAL_RTC_Init+0x128>)
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d78:	d003      	beq.n	8008d82 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	60fb      	str	r3, [r7, #12]
 8008d80:	e00e      	b.n	8008da0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8008d82:	2001      	movs	r0, #1
 8008d84:	f7ff fec4 	bl	8008b10 <HAL_RCCEx_GetPeriphCLKFreq>
 8008d88:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d104      	bne.n	8008d9a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2204      	movs	r2, #4
 8008d94:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8008d96:	2301      	movs	r3, #1
 8008d98:	e030      	b.n	8008dfc <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	60fb      	str	r3, [r7, #12]
      }
    }
    
    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	f023 010f 	bic.w	r1, r3, #15
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	0c1a      	lsrs	r2, r3, #16
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	430a      	orrs	r2, r1
 8008db4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	0c1b      	lsrs	r3, r3, #16
 8008dbe:	041b      	lsls	r3, r3, #16
 8008dc0:	68fa      	ldr	r2, [r7, #12]
 8008dc2:	b291      	uxth	r1, r2
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	6812      	ldr	r2, [r2, #0]
 8008dc8:	430b      	orrs	r3, r1
 8008dca:	60d3      	str	r3, [r2, #12]
      
    /* Wait for synchro */
    if(RTC_ExitInitMode(hrtc) != HAL_OK)
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 f870 	bl	8008eb2 <RTC_ExitInitMode>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d004      	beq.n	8008de2 <HAL_RTC_Init+0x106>
    {       
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2204      	movs	r2, #4
 8008ddc:	745a      	strb	r2, [r3, #17]
      
      return HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e00c      	b.n	8008dfc <HAL_RTC_Init+0x120>
    }
    
    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2200      	movs	r2, #0
 8008de6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2201      	movs	r2, #1
 8008df2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	745a      	strb	r2, [r3, #17]
    
    return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
  }
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	40006c00 	.word	0x40006c00

08008e08 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b084      	sub	sp, #16
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e10:	2300      	movs	r3, #0
 8008e12:	60fb      	str	r3, [r7, #12]
  
  /* Check input parameters */
  if(hrtc == NULL)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d101      	bne.n	8008e1e <HAL_RTC_WaitForSynchro+0x16>
  {
     return HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	e01d      	b.n	8008e5a <HAL_RTC_WaitForSynchro+0x52>
  }
  
  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	685a      	ldr	r2, [r3, #4]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f022 0208 	bic.w	r2, r2, #8
 8008e2c:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8008e2e:	f7fe f8a5 	bl	8006f7c <HAL_GetTick>
 8008e32:	60f8      	str	r0, [r7, #12]
  
  /* Wait the registers to be synchronised */
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008e34:	e009      	b.n	8008e4a <HAL_RTC_WaitForSynchro+0x42>
  {
    if((HAL_GetTick() - tickstart ) >  RTC_TIMEOUT_VALUE)
 8008e36:	f7fe f8a1 	bl	8006f7c <HAL_GetTick>
 8008e3a:	4602      	mov	r2, r0
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	1ad3      	subs	r3, r2, r3
 8008e40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e44:	d901      	bls.n	8008e4a <HAL_RTC_WaitForSynchro+0x42>
    {       
      return HAL_TIMEOUT;
 8008e46:	2303      	movs	r3, #3
 8008e48:	e007      	b.n	8008e5a <HAL_RTC_WaitForSynchro+0x52>
  while((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	f003 0308 	and.w	r3, r3, #8
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d0ee      	beq.n	8008e36 <HAL_RTC_WaitForSynchro+0x2e>
    } 
  }
  
  return HAL_OK;
 8008e58:	2300      	movs	r3, #0
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3710      	adds	r7, #16
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b084      	sub	sp, #16
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	60fb      	str	r3, [r7, #12]
  
  tickstart = HAL_GetTick();
 8008e6e:	f7fe f885 	bl	8006f7c <HAL_GetTick>
 8008e72:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008e74:	e009      	b.n	8008e8a <RTC_EnterInitMode+0x28>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008e76:	f7fe f881 	bl	8006f7c <HAL_GetTick>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	1ad3      	subs	r3, r2, r3
 8008e80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e84:	d901      	bls.n	8008e8a <RTC_EnterInitMode+0x28>
    {       
      return HAL_TIMEOUT;
 8008e86:	2303      	movs	r3, #3
 8008e88:	e00f      	b.n	8008eaa <RTC_EnterInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	f003 0320 	and.w	r3, r3, #32
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d0ee      	beq.n	8008e76 <RTC_EnterInitMode+0x14>
    } 
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	685a      	ldr	r2, [r3, #4]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f042 0210 	orr.w	r2, r2, #16
 8008ea6:	605a      	str	r2, [r3, #4]
  
  
  return HAL_OK;  
 8008ea8:	2300      	movs	r3, #0
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3710      	adds	r7, #16
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef* hrtc)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b084      	sub	sp, #16
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	60fb      	str	r3, [r7, #12]
  
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	685a      	ldr	r2, [r3, #4]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f022 0210 	bic.w	r2, r2, #16
 8008ecc:	605a      	str	r2, [r3, #4]
  
  tickstart = HAL_GetTick();
 8008ece:	f7fe f855 	bl	8006f7c <HAL_GetTick>
 8008ed2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008ed4:	e009      	b.n	8008eea <RTC_ExitInitMode+0x38>
  {
    if((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8008ed6:	f7fe f851 	bl	8006f7c <HAL_GetTick>
 8008eda:	4602      	mov	r2, r0
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	1ad3      	subs	r3, r2, r3
 8008ee0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ee4:	d901      	bls.n	8008eea <RTC_ExitInitMode+0x38>
    {       
      return HAL_TIMEOUT;
 8008ee6:	2303      	movs	r3, #3
 8008ee8:	e007      	b.n	8008efa <RTC_ExitInitMode+0x48>
  while((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	f003 0320 	and.w	r3, r3, #32
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d0ee      	beq.n	8008ed6 <RTC_ExitInitMode+0x24>
    } 
  }
  
  return HAL_OK;  
 8008ef8:	2300      	movs	r3, #0
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3710      	adds	r7, #16
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
	...

08008f04 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b087      	sub	sp, #28
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8008f10:	2300      	movs	r3, #0
 8008f12:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)BKP_BASE; 
 8008f14:	4b07      	ldr	r3, [pc, #28]	; (8008f34 <HAL_RTCEx_BKUPWrite+0x30>)
 8008f16:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	697a      	ldr	r2, [r7, #20]
 8008f1e:	4413      	add	r3, r2
 8008f20:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	b292      	uxth	r2, r2
 8008f28:	601a      	str	r2, [r3, #0]
}
 8008f2a:	bf00      	nop
 8008f2c:	371c      	adds	r7, #28
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bc80      	pop	{r7}
 8008f32:	4770      	bx	lr
 8008f34:	40006c00 	.word	0x40006c00

08008f38 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to 
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b085      	sub	sp, #20
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8008f42:	2300      	movs	r3, #0
 8008f44:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8008f46:	2300      	movs	r3, #0
 8008f48:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE; 
 8008f4a:	4b08      	ldr	r3, [pc, #32]	; (8008f6c <HAL_RTCEx_BKUPRead+0x34>)
 8008f4c:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	4413      	add	r3, r2
 8008f56:	60fb      	str	r3, [r7, #12]
  
  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8008f60:	68bb      	ldr	r3, [r7, #8]
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3714      	adds	r7, #20
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bc80      	pop	{r7}
 8008f6a:	4770      	bx	lr
 8008f6c:	40006c00 	.word	0x40006c00

08008f70 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	e034      	b.n	8008ff0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d106      	bne.n	8008fa0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f7fc ffae 	bl	8005efc <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3308      	adds	r3, #8
 8008fa8:	4619      	mov	r1, r3
 8008faa:	4610      	mov	r0, r2
 8008fac:	f001 fcb2 	bl	800a914 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6818      	ldr	r0, [r3, #0]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	461a      	mov	r2, r3
 8008fba:	68b9      	ldr	r1, [r7, #8]
 8008fbc:	f001 fd2a 	bl	800aa14 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6858      	ldr	r0, [r3, #4]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	689a      	ldr	r2, [r3, #8]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fcc:	6879      	ldr	r1, [r7, #4]
 8008fce:	f001 fd55 	bl	800aa7c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	6892      	ldr	r2, [r2, #8]
 8008fda:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	68fa      	ldr	r2, [r7, #12]
 8008fe4:	6892      	ldr	r2, [r2, #8]
 8008fe6:	f041 0101 	orr.w	r1, r1, #1
 8008fea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e01d      	b.n	8009046 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b00      	cmp	r3, #0
 8009014:	d106      	bne.n	8009024 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f7fc fdf4 	bl	8005c0c <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2202      	movs	r2, #2
 8009028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	3304      	adds	r3, #4
 8009034:	4619      	mov	r1, r3
 8009036:	4610      	mov	r0, r2
 8009038:	f000 fc38 	bl	80098ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3708      	adds	r7, #8
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}

0800904e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800904e:	b480      	push	{r7}
 8009050:	b083      	sub	sp, #12
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2202      	movs	r2, #2
 800905a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	681a      	ldr	r2, [r3, #0]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f042 0201 	orr.w	r2, r2, #1
 800906c:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2201      	movs	r2, #1
 8009072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009076:	2300      	movs	r3, #0
}
 8009078:	4618      	mov	r0, r3
 800907a:	370c      	adds	r7, #12
 800907c:	46bd      	mov	sp, r7
 800907e:	bc80      	pop	{r7}
 8009080:	4770      	bx	lr

08009082 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8009082:	b480      	push	{r7}
 8009084:	b083      	sub	sp, #12
 8009086:	af00      	add	r7, sp, #0
 8009088:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2202      	movs	r2, #2
 800908e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	6a1a      	ldr	r2, [r3, #32]
 8009098:	f241 1311 	movw	r3, #4369	; 0x1111
 800909c:	4013      	ands	r3, r2
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d10f      	bne.n	80090c2 <HAL_TIM_Base_Stop+0x40>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6a1a      	ldr	r2, [r3, #32]
 80090a8:	f240 4344 	movw	r3, #1092	; 0x444
 80090ac:	4013      	ands	r3, r2
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d107      	bne.n	80090c2 <HAL_TIM_Base_Stop+0x40>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f022 0201 	bic.w	r2, r2, #1
 80090c0:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2201      	movs	r2, #1
 80090c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80090ca:	2300      	movs	r3, #0
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	370c      	adds	r7, #12
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bc80      	pop	{r7}
 80090d4:	4770      	bx	lr

080090d6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80090d6:	b480      	push	{r7}
 80090d8:	b083      	sub	sp, #12
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	68da      	ldr	r2, [r3, #12]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f042 0201 	orr.w	r2, r2, #1
 80090ec:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f042 0201 	orr.w	r2, r2, #1
 80090fc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80090fe:	2300      	movs	r3, #0
}
 8009100:	4618      	mov	r0, r3
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	bc80      	pop	{r7}
 8009108:	4770      	bx	lr

0800910a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800910a:	b480      	push	{r7}
 800910c:	b083      	sub	sp, #12
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	68da      	ldr	r2, [r3, #12]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f022 0201 	bic.w	r2, r2, #1
 8009120:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	6a1a      	ldr	r2, [r3, #32]
 8009128:	f241 1311 	movw	r3, #4369	; 0x1111
 800912c:	4013      	ands	r3, r2
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10f      	bne.n	8009152 <HAL_TIM_Base_Stop_IT+0x48>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	6a1a      	ldr	r2, [r3, #32]
 8009138:	f240 4344 	movw	r3, #1092	; 0x444
 800913c:	4013      	ands	r3, r2
 800913e:	2b00      	cmp	r3, #0
 8009140:	d107      	bne.n	8009152 <HAL_TIM_Base_Stop_IT+0x48>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f022 0201 	bic.w	r2, r2, #1
 8009150:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	bc80      	pop	{r7}
 800915c:	4770      	bx	lr

0800915e <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b082      	sub	sp, #8
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d101      	bne.n	8009170 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e01d      	b.n	80091ac <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009176:	b2db      	uxtb	r3, r3
 8009178:	2b00      	cmp	r3, #0
 800917a:	d106      	bne.n	800918a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 f815 	bl	80091b4 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2202      	movs	r2, #2
 800918e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	3304      	adds	r3, #4
 800919a:	4619      	mov	r1, r3
 800919c:	4610      	mov	r0, r2
 800919e:	f000 fb85 	bl	80098ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2201      	movs	r2, #1
 80091a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3708      	adds	r7, #8
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80091bc:	bf00      	nop
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bc80      	pop	{r7}
 80091c4:	4770      	bx	lr
	...

080091c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2201      	movs	r2, #1
 80091d8:	6839      	ldr	r1, [r7, #0]
 80091da:	4618      	mov	r0, r3
 80091dc:	f000 fe4d 	bl	8009e7a <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a10      	ldr	r2, [pc, #64]	; (8009228 <HAL_TIM_PWM_Start+0x60>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d004      	beq.n	80091f4 <HAL_TIM_PWM_Start+0x2c>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a0f      	ldr	r2, [pc, #60]	; (800922c <HAL_TIM_PWM_Start+0x64>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d101      	bne.n	80091f8 <HAL_TIM_PWM_Start+0x30>
 80091f4:	2301      	movs	r3, #1
 80091f6:	e000      	b.n	80091fa <HAL_TIM_PWM_Start+0x32>
 80091f8:	2300      	movs	r3, #0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d007      	beq.n	800920e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800920c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681a      	ldr	r2, [r3, #0]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f042 0201 	orr.w	r2, r2, #1
 800921c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	40012c00 	.word	0x40012c00
 800922c:	40013400 	.word	0x40013400

08009230 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2200      	movs	r2, #0
 8009240:	6839      	ldr	r1, [r7, #0]
 8009242:	4618      	mov	r0, r3
 8009244:	f000 fe19 	bl	8009e7a <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a22      	ldr	r2, [pc, #136]	; (80092d8 <HAL_TIM_PWM_Stop+0xa8>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d004      	beq.n	800925c <HAL_TIM_PWM_Stop+0x2c>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4a21      	ldr	r2, [pc, #132]	; (80092dc <HAL_TIM_PWM_Stop+0xac>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d101      	bne.n	8009260 <HAL_TIM_PWM_Stop+0x30>
 800925c:	2301      	movs	r3, #1
 800925e:	e000      	b.n	8009262 <HAL_TIM_PWM_Stop+0x32>
 8009260:	2300      	movs	r3, #0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d017      	beq.n	8009296 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	6a1a      	ldr	r2, [r3, #32]
 800926c:	f241 1311 	movw	r3, #4369	; 0x1111
 8009270:	4013      	ands	r3, r2
 8009272:	2b00      	cmp	r3, #0
 8009274:	d10f      	bne.n	8009296 <HAL_TIM_PWM_Stop+0x66>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	6a1a      	ldr	r2, [r3, #32]
 800927c:	f240 4344 	movw	r3, #1092	; 0x444
 8009280:	4013      	ands	r3, r2
 8009282:	2b00      	cmp	r3, #0
 8009284:	d107      	bne.n	8009296 <HAL_TIM_PWM_Stop+0x66>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009294:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	6a1a      	ldr	r2, [r3, #32]
 800929c:	f241 1311 	movw	r3, #4369	; 0x1111
 80092a0:	4013      	ands	r3, r2
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d10f      	bne.n	80092c6 <HAL_TIM_PWM_Stop+0x96>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	6a1a      	ldr	r2, [r3, #32]
 80092ac:	f240 4344 	movw	r3, #1092	; 0x444
 80092b0:	4013      	ands	r3, r2
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d107      	bne.n	80092c6 <HAL_TIM_PWM_Stop+0x96>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f022 0201 	bic.w	r2, r2, #1
 80092c4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2201      	movs	r2, #1
 80092ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80092ce:	2300      	movs	r3, #0
}
 80092d0:	4618      	mov	r0, r3
 80092d2:	3708      	adds	r7, #8
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}
 80092d8:	40012c00 	.word	0x40012c00
 80092dc:	40013400 	.word	0x40013400

080092e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	691b      	ldr	r3, [r3, #16]
 80092ee:	f003 0302 	and.w	r3, r3, #2
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d122      	bne.n	800933c <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	f003 0302 	and.w	r3, r3, #2
 8009300:	2b02      	cmp	r3, #2
 8009302:	d11b      	bne.n	800933c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f06f 0202 	mvn.w	r2, #2
 800930c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2201      	movs	r2, #1
 8009312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	699b      	ldr	r3, [r3, #24]
 800931a:	f003 0303 	and.w	r3, r3, #3
 800931e:	2b00      	cmp	r3, #0
 8009320:	d003      	beq.n	800932a <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 faa7 	bl	8009876 <HAL_TIM_IC_CaptureCallback>
 8009328:	e005      	b.n	8009336 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 fa9a 	bl	8009864 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 faa9 	bl	8009888 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2200      	movs	r2, #0
 800933a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	691b      	ldr	r3, [r3, #16]
 8009342:	f003 0304 	and.w	r3, r3, #4
 8009346:	2b04      	cmp	r3, #4
 8009348:	d122      	bne.n	8009390 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	f003 0304 	and.w	r3, r3, #4
 8009354:	2b04      	cmp	r3, #4
 8009356:	d11b      	bne.n	8009390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f06f 0204 	mvn.w	r2, #4
 8009360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2202      	movs	r2, #2
 8009366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009372:	2b00      	cmp	r3, #0
 8009374:	d003      	beq.n	800937e <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 fa7d 	bl	8009876 <HAL_TIM_IC_CaptureCallback>
 800937c:	e005      	b.n	800938a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 fa70 	bl	8009864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f000 fa7f 	bl	8009888 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	f003 0308 	and.w	r3, r3, #8
 800939a:	2b08      	cmp	r3, #8
 800939c:	d122      	bne.n	80093e4 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68db      	ldr	r3, [r3, #12]
 80093a4:	f003 0308 	and.w	r3, r3, #8
 80093a8:	2b08      	cmp	r3, #8
 80093aa:	d11b      	bne.n	80093e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f06f 0208 	mvn.w	r2, #8
 80093b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2204      	movs	r2, #4
 80093ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	69db      	ldr	r3, [r3, #28]
 80093c2:	f003 0303 	and.w	r3, r3, #3
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d003      	beq.n	80093d2 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 fa53 	bl	8009876 <HAL_TIM_IC_CaptureCallback>
 80093d0:	e005      	b.n	80093de <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 fa46 	bl	8009864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 fa55 	bl	8009888 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2200      	movs	r2, #0
 80093e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	f003 0310 	and.w	r3, r3, #16
 80093ee:	2b10      	cmp	r3, #16
 80093f0:	d122      	bne.n	8009438 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	f003 0310 	and.w	r3, r3, #16
 80093fc:	2b10      	cmp	r3, #16
 80093fe:	d11b      	bne.n	8009438 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f06f 0210 	mvn.w	r2, #16
 8009408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2208      	movs	r2, #8
 800940e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	69db      	ldr	r3, [r3, #28]
 8009416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800941a:	2b00      	cmp	r3, #0
 800941c:	d003      	beq.n	8009426 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 fa29 	bl	8009876 <HAL_TIM_IC_CaptureCallback>
 8009424:	e005      	b.n	8009432 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 fa1c 	bl	8009864 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 fa2b 	bl	8009888 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2200      	movs	r2, #0
 8009436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	691b      	ldr	r3, [r3, #16]
 800943e:	f003 0301 	and.w	r3, r3, #1
 8009442:	2b01      	cmp	r3, #1
 8009444:	d10e      	bne.n	8009464 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	68db      	ldr	r3, [r3, #12]
 800944c:	f003 0301 	and.w	r3, r3, #1
 8009450:	2b01      	cmp	r3, #1
 8009452:	d107      	bne.n	8009464 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f06f 0201 	mvn.w	r2, #1
 800945c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 f9f7 	bl	8009852 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	691b      	ldr	r3, [r3, #16]
 800946a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800946e:	2b80      	cmp	r3, #128	; 0x80
 8009470:	d10e      	bne.n	8009490 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	68db      	ldr	r3, [r3, #12]
 8009478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800947c:	2b80      	cmp	r3, #128	; 0x80
 800947e:	d107      	bne.n	8009490 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009488:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 fdbc 	bl	800a008 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800949a:	2b40      	cmp	r3, #64	; 0x40
 800949c:	d10e      	bne.n	80094bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	68db      	ldr	r3, [r3, #12]
 80094a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a8:	2b40      	cmp	r3, #64	; 0x40
 80094aa:	d107      	bne.n	80094bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80094b4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 f9ef 	bl	800989a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	f003 0320 	and.w	r3, r3, #32
 80094c6:	2b20      	cmp	r3, #32
 80094c8:	d10e      	bne.n	80094e8 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	f003 0320 	and.w	r3, r3, #32
 80094d4:	2b20      	cmp	r3, #32
 80094d6:	d107      	bne.n	80094e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f06f 0220 	mvn.w	r2, #32
 80094e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 fd87 	bl	8009ff6 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80094e8:	bf00      	nop
 80094ea:	3708      	adds	r7, #8
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009502:	2b01      	cmp	r3, #1
 8009504:	d101      	bne.n	800950a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009506:	2302      	movs	r3, #2
 8009508:	e0b4      	b.n	8009674 <HAL_TIM_PWM_ConfigChannel+0x184>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2201      	movs	r2, #1
 800950e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2202      	movs	r2, #2
 8009516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2b0c      	cmp	r3, #12
 800951e:	f200 809f 	bhi.w	8009660 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009522:	a201      	add	r2, pc, #4	; (adr r2, 8009528 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009528:	0800955d 	.word	0x0800955d
 800952c:	08009661 	.word	0x08009661
 8009530:	08009661 	.word	0x08009661
 8009534:	08009661 	.word	0x08009661
 8009538:	0800959d 	.word	0x0800959d
 800953c:	08009661 	.word	0x08009661
 8009540:	08009661 	.word	0x08009661
 8009544:	08009661 	.word	0x08009661
 8009548:	080095df 	.word	0x080095df
 800954c:	08009661 	.word	0x08009661
 8009550:	08009661 	.word	0x08009661
 8009554:	08009661 	.word	0x08009661
 8009558:	0800961f 	.word	0x0800961f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	68b9      	ldr	r1, [r7, #8]
 8009562:	4618      	mov	r0, r3
 8009564:	f000 fa20 	bl	80099a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	699a      	ldr	r2, [r3, #24]
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f042 0208 	orr.w	r2, r2, #8
 8009576:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	699a      	ldr	r2, [r3, #24]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f022 0204 	bic.w	r2, r2, #4
 8009586:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	6999      	ldr	r1, [r3, #24]
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	691a      	ldr	r2, [r3, #16]
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	430a      	orrs	r2, r1
 8009598:	619a      	str	r2, [r3, #24]
    }
    break;
 800959a:	e062      	b.n	8009662 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68b9      	ldr	r1, [r7, #8]
 80095a2:	4618      	mov	r0, r3
 80095a4:	f000 fa76 	bl	8009a94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	699a      	ldr	r2, [r3, #24]
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	699a      	ldr	r2, [r3, #24]
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6999      	ldr	r1, [r3, #24]
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	691b      	ldr	r3, [r3, #16]
 80095d2:	021a      	lsls	r2, r3, #8
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	430a      	orrs	r2, r1
 80095da:	619a      	str	r2, [r3, #24]
    }
    break;
 80095dc:	e041      	b.n	8009662 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68b9      	ldr	r1, [r7, #8]
 80095e4:	4618      	mov	r0, r3
 80095e6:	f000 facf 	bl	8009b88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	69da      	ldr	r2, [r3, #28]
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f042 0208 	orr.w	r2, r2, #8
 80095f8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	69da      	ldr	r2, [r3, #28]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f022 0204 	bic.w	r2, r2, #4
 8009608:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	69d9      	ldr	r1, [r3, #28]
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	691a      	ldr	r2, [r3, #16]
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	430a      	orrs	r2, r1
 800961a:	61da      	str	r2, [r3, #28]
    }
    break;
 800961c:	e021      	b.n	8009662 <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	68b9      	ldr	r1, [r7, #8]
 8009624:	4618      	mov	r0, r3
 8009626:	f000 fb29 	bl	8009c7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	69da      	ldr	r2, [r3, #28]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009638:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	69da      	ldr	r2, [r3, #28]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009648:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	69d9      	ldr	r1, [r3, #28]
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	021a      	lsls	r2, r3, #8
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	430a      	orrs	r2, r1
 800965c:	61da      	str	r2, [r3, #28]
    }
    break;
 800965e:	e000      	b.n	8009662 <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8009660:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2201      	movs	r2, #1
 8009666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8009686:	2300      	movs	r3, #0
 8009688:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009690:	2b01      	cmp	r3, #1
 8009692:	d101      	bne.n	8009698 <HAL_TIM_ConfigClockSource+0x1c>
 8009694:	2302      	movs	r3, #2
 8009696:	e0d8      	b.n	800984a <HAL_TIM_ConfigClockSource+0x1ce>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2202      	movs	r2, #2
 80096a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80096b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80096be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096d0:	d052      	beq.n	8009778 <HAL_TIM_ConfigClockSource+0xfc>
 80096d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096d6:	f200 80ae 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 80096da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096de:	d027      	beq.n	8009730 <HAL_TIM_ConfigClockSource+0xb4>
 80096e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096e4:	f200 80a7 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 80096e8:	2b70      	cmp	r3, #112	; 0x70
 80096ea:	d02a      	beq.n	8009742 <HAL_TIM_ConfigClockSource+0xc6>
 80096ec:	2b70      	cmp	r3, #112	; 0x70
 80096ee:	f200 80a2 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 80096f2:	2b60      	cmp	r3, #96	; 0x60
 80096f4:	d063      	beq.n	80097be <HAL_TIM_ConfigClockSource+0x142>
 80096f6:	2b60      	cmp	r3, #96	; 0x60
 80096f8:	f200 809d 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 80096fc:	2b50      	cmp	r3, #80	; 0x50
 80096fe:	d04e      	beq.n	800979e <HAL_TIM_ConfigClockSource+0x122>
 8009700:	2b50      	cmp	r3, #80	; 0x50
 8009702:	f200 8098 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 8009706:	2b40      	cmp	r3, #64	; 0x40
 8009708:	d069      	beq.n	80097de <HAL_TIM_ConfigClockSource+0x162>
 800970a:	2b40      	cmp	r3, #64	; 0x40
 800970c:	f200 8093 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 8009710:	2b30      	cmp	r3, #48	; 0x30
 8009712:	f000 8089 	beq.w	8009828 <HAL_TIM_ConfigClockSource+0x1ac>
 8009716:	2b30      	cmp	r3, #48	; 0x30
 8009718:	f200 808d 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 800971c:	2b20      	cmp	r3, #32
 800971e:	d07c      	beq.n	800981a <HAL_TIM_ConfigClockSource+0x19e>
 8009720:	2b20      	cmp	r3, #32
 8009722:	f200 8088 	bhi.w	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
 8009726:	2b00      	cmp	r3, #0
 8009728:	d069      	beq.n	80097fe <HAL_TIM_ConfigClockSource+0x182>
 800972a:	2b10      	cmp	r3, #16
 800972c:	d06e      	beq.n	800980c <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800972e:	e082      	b.n	8009836 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689a      	ldr	r2, [r3, #8]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f022 0207 	bic.w	r2, r2, #7
 800973e:	609a      	str	r2, [r3, #8]
    break;
 8009740:	e07a      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6818      	ldr	r0, [r3, #0]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	6899      	ldr	r1, [r3, #8]
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	685a      	ldr	r2, [r3, #4]
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	f000 fb71 	bl	8009e38 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009764:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800976c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	609a      	str	r2, [r3, #8]
    break;
 8009776:	e05f      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6818      	ldr	r0, [r3, #0]
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	6899      	ldr	r1, [r3, #8]
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	685a      	ldr	r2, [r3, #4]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	f000 fb56 	bl	8009e38 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	689a      	ldr	r2, [r3, #8]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800979a:	609a      	str	r2, [r3, #8]
    break;
 800979c:	e04c      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6818      	ldr	r0, [r3, #0]
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	6859      	ldr	r1, [r3, #4]
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	68db      	ldr	r3, [r3, #12]
 80097aa:	461a      	mov	r2, r3
 80097ac:	f000 fac0 	bl	8009d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	2150      	movs	r1, #80	; 0x50
 80097b6:	4618      	mov	r0, r3
 80097b8:	f000 fb1f 	bl	8009dfa <TIM_ITRx_SetConfig>
    break;
 80097bc:	e03c      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6818      	ldr	r0, [r3, #0]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	6859      	ldr	r1, [r3, #4]
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	461a      	mov	r2, r3
 80097cc:	f000 fae2 	bl	8009d94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2160      	movs	r1, #96	; 0x60
 80097d6:	4618      	mov	r0, r3
 80097d8:	f000 fb0f 	bl	8009dfa <TIM_ITRx_SetConfig>
    break;
 80097dc:	e02c      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	6818      	ldr	r0, [r3, #0]
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	6859      	ldr	r1, [r3, #4]
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	68db      	ldr	r3, [r3, #12]
 80097ea:	461a      	mov	r2, r3
 80097ec:	f000 faa0 	bl	8009d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	2140      	movs	r1, #64	; 0x40
 80097f6:	4618      	mov	r0, r3
 80097f8:	f000 faff 	bl	8009dfa <TIM_ITRx_SetConfig>
    break;
 80097fc:	e01c      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	2100      	movs	r1, #0
 8009804:	4618      	mov	r0, r3
 8009806:	f000 faf8 	bl	8009dfa <TIM_ITRx_SetConfig>
    break;
 800980a:	e015      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2110      	movs	r1, #16
 8009812:	4618      	mov	r0, r3
 8009814:	f000 faf1 	bl	8009dfa <TIM_ITRx_SetConfig>
    break;
 8009818:	e00e      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2120      	movs	r1, #32
 8009820:	4618      	mov	r0, r3
 8009822:	f000 faea 	bl	8009dfa <TIM_ITRx_SetConfig>
    break;
 8009826:	e007      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	2130      	movs	r1, #48	; 0x30
 800982e:	4618      	mov	r0, r3
 8009830:	f000 fae3 	bl	8009dfa <TIM_ITRx_SetConfig>
    break;
 8009834:	e000      	b.n	8009838 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 8009836:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2201      	movs	r2, #1
 800983c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2200      	movs	r2, #0
 8009844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3710      	adds	r7, #16
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}

08009852 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009852:	b480      	push	{r7}
 8009854:	b083      	sub	sp, #12
 8009856:	af00      	add	r7, sp, #0
 8009858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 800985a:	bf00      	nop
 800985c:	370c      	adds	r7, #12
 800985e:	46bd      	mov	sp, r7
 8009860:	bc80      	pop	{r7}
 8009862:	4770      	bx	lr

08009864 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009864:	b480      	push	{r7}
 8009866:	b083      	sub	sp, #12
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800986c:	bf00      	nop
 800986e:	370c      	adds	r7, #12
 8009870:	46bd      	mov	sp, r7
 8009872:	bc80      	pop	{r7}
 8009874:	4770      	bx	lr

08009876 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009876:	b480      	push	{r7}
 8009878:	b083      	sub	sp, #12
 800987a:	af00      	add	r7, sp, #0
 800987c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800987e:	bf00      	nop
 8009880:	370c      	adds	r7, #12
 8009882:	46bd      	mov	sp, r7
 8009884:	bc80      	pop	{r7}
 8009886:	4770      	bx	lr

08009888 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009888:	b480      	push	{r7}
 800988a:	b083      	sub	sp, #12
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009890:	bf00      	nop
 8009892:	370c      	adds	r7, #12
 8009894:	46bd      	mov	sp, r7
 8009896:	bc80      	pop	{r7}
 8009898:	4770      	bx	lr

0800989a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800989a:	b480      	push	{r7}
 800989c:	b083      	sub	sp, #12
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098a2:	bf00      	nop
 80098a4:	370c      	adds	r7, #12
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bc80      	pop	{r7}
 80098aa:	4770      	bx	lr

080098ac <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80098b6:	2300      	movs	r3, #0
 80098b8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a34      	ldr	r2, [pc, #208]	; (8009994 <TIM_Base_SetConfig+0xe8>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d013      	beq.n	80098f0 <TIM_Base_SetConfig+0x44>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a33      	ldr	r2, [pc, #204]	; (8009998 <TIM_Base_SetConfig+0xec>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d00f      	beq.n	80098f0 <TIM_Base_SetConfig+0x44>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098d6:	d00b      	beq.n	80098f0 <TIM_Base_SetConfig+0x44>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a30      	ldr	r2, [pc, #192]	; (800999c <TIM_Base_SetConfig+0xf0>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d007      	beq.n	80098f0 <TIM_Base_SetConfig+0x44>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a2f      	ldr	r2, [pc, #188]	; (80099a0 <TIM_Base_SetConfig+0xf4>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d003      	beq.n	80098f0 <TIM_Base_SetConfig+0x44>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a2e      	ldr	r2, [pc, #184]	; (80099a4 <TIM_Base_SetConfig+0xf8>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d108      	bne.n	8009902 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	4313      	orrs	r3, r2
 8009900:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a23      	ldr	r2, [pc, #140]	; (8009994 <TIM_Base_SetConfig+0xe8>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d013      	beq.n	8009932 <TIM_Base_SetConfig+0x86>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a22      	ldr	r2, [pc, #136]	; (8009998 <TIM_Base_SetConfig+0xec>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d00f      	beq.n	8009932 <TIM_Base_SetConfig+0x86>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009918:	d00b      	beq.n	8009932 <TIM_Base_SetConfig+0x86>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a1f      	ldr	r2, [pc, #124]	; (800999c <TIM_Base_SetConfig+0xf0>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d007      	beq.n	8009932 <TIM_Base_SetConfig+0x86>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a1e      	ldr	r2, [pc, #120]	; (80099a0 <TIM_Base_SetConfig+0xf4>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d003      	beq.n	8009932 <TIM_Base_SetConfig+0x86>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a1d      	ldr	r2, [pc, #116]	; (80099a4 <TIM_Base_SetConfig+0xf8>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d108      	bne.n	8009944 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009938:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	68db      	ldr	r3, [r3, #12]
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	4313      	orrs	r3, r2
 8009942:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800994a:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	695b      	ldr	r3, [r3, #20]
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	4313      	orrs	r3, r2
 8009954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	68fa      	ldr	r2, [r7, #12]
 800995a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	689a      	ldr	r2, [r3, #8]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	4a09      	ldr	r2, [pc, #36]	; (8009994 <TIM_Base_SetConfig+0xe8>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d003      	beq.n	800997c <TIM_Base_SetConfig+0xd0>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	4a08      	ldr	r2, [pc, #32]	; (8009998 <TIM_Base_SetConfig+0xec>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d103      	bne.n	8009984 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	691a      	ldr	r2, [r3, #16]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	615a      	str	r2, [r3, #20]
}
 800998a:	bf00      	nop
 800998c:	3714      	adds	r7, #20
 800998e:	46bd      	mov	sp, r7
 8009990:	bc80      	pop	{r7}
 8009992:	4770      	bx	lr
 8009994:	40012c00 	.word	0x40012c00
 8009998:	40013400 	.word	0x40013400
 800999c:	40000400 	.word	0x40000400
 80099a0:	40000800 	.word	0x40000800
 80099a4:	40000c00 	.word	0x40000c00

080099a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b087      	sub	sp, #28
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80099b2:	2300      	movs	r3, #0
 80099b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80099b6:	2300      	movs	r3, #0
 80099b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80099ba:	2300      	movs	r3, #0
 80099bc:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a1b      	ldr	r3, [r3, #32]
 80099c2:	f023 0201 	bic.w	r2, r3, #1
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6a1b      	ldr	r3, [r3, #32]
 80099ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	699b      	ldr	r3, [r3, #24]
 80099da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	f023 0303 	bic.w	r3, r3, #3
 80099ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	68fa      	ldr	r2, [r7, #12]
 80099f2:	4313      	orrs	r3, r2
 80099f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	f023 0302 	bic.w	r3, r3, #2
 80099fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	689b      	ldr	r3, [r3, #8]
 8009a02:	697a      	ldr	r2, [r7, #20]
 8009a04:	4313      	orrs	r3, r2
 8009a06:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4a20      	ldr	r2, [pc, #128]	; (8009a8c <TIM_OC1_SetConfig+0xe4>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d003      	beq.n	8009a18 <TIM_OC1_SetConfig+0x70>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4a1f      	ldr	r2, [pc, #124]	; (8009a90 <TIM_OC1_SetConfig+0xe8>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d10c      	bne.n	8009a32 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a18:	697b      	ldr	r3, [r7, #20]
 8009a1a:	f023 0308 	bic.w	r3, r3, #8
 8009a1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	697a      	ldr	r2, [r7, #20]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	f023 0304 	bic.w	r3, r3, #4
 8009a30:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	4a15      	ldr	r2, [pc, #84]	; (8009a8c <TIM_OC1_SetConfig+0xe4>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d003      	beq.n	8009a42 <TIM_OC1_SetConfig+0x9a>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	4a14      	ldr	r2, [pc, #80]	; (8009a90 <TIM_OC1_SetConfig+0xe8>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d111      	bne.n	8009a66 <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a42:	693b      	ldr	r3, [r7, #16]
 8009a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009a50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	695b      	ldr	r3, [r3, #20]
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	699b      	ldr	r3, [r3, #24]
 8009a60:	693a      	ldr	r2, [r7, #16]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	693a      	ldr	r2, [r7, #16]
 8009a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	68fa      	ldr	r2, [r7, #12]
 8009a70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	685a      	ldr	r2, [r3, #4]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	697a      	ldr	r2, [r7, #20]
 8009a7e:	621a      	str	r2, [r3, #32]
}
 8009a80:	bf00      	nop
 8009a82:	371c      	adds	r7, #28
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bc80      	pop	{r7}
 8009a88:	4770      	bx	lr
 8009a8a:	bf00      	nop
 8009a8c:	40012c00 	.word	0x40012c00
 8009a90:	40013400 	.word	0x40013400

08009a94 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b087      	sub	sp, #28
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6a1b      	ldr	r3, [r3, #32]
 8009aae:	f023 0210 	bic.w	r2, r3, #16
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a1b      	ldr	r3, [r3, #32]
 8009aba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	699b      	ldr	r3, [r3, #24]
 8009ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ad6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	021b      	lsls	r3, r3, #8
 8009ade:	68fa      	ldr	r2, [r7, #12]
 8009ae0:	4313      	orrs	r3, r2
 8009ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	f023 0320 	bic.w	r3, r3, #32
 8009aea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	011b      	lsls	r3, r3, #4
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	4313      	orrs	r3, r2
 8009af6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	4a21      	ldr	r2, [pc, #132]	; (8009b80 <TIM_OC2_SetConfig+0xec>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d003      	beq.n	8009b08 <TIM_OC2_SetConfig+0x74>
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a20      	ldr	r2, [pc, #128]	; (8009b84 <TIM_OC2_SetConfig+0xf0>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d10d      	bne.n	8009b24 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	011b      	lsls	r3, r3, #4
 8009b16:	697a      	ldr	r2, [r7, #20]
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b1c:	697b      	ldr	r3, [r7, #20]
 8009b1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b22:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a16      	ldr	r2, [pc, #88]	; (8009b80 <TIM_OC2_SetConfig+0xec>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d003      	beq.n	8009b34 <TIM_OC2_SetConfig+0xa0>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	4a15      	ldr	r2, [pc, #84]	; (8009b84 <TIM_OC2_SetConfig+0xf0>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d113      	bne.n	8009b5c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	695b      	ldr	r3, [r3, #20]
 8009b48:	009b      	lsls	r3, r3, #2
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	699b      	ldr	r3, [r3, #24]
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	693a      	ldr	r2, [r7, #16]
 8009b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	68fa      	ldr	r2, [r7, #12]
 8009b66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	685a      	ldr	r2, [r3, #4]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	697a      	ldr	r2, [r7, #20]
 8009b74:	621a      	str	r2, [r3, #32]
}
 8009b76:	bf00      	nop
 8009b78:	371c      	adds	r7, #28
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bc80      	pop	{r7}
 8009b7e:	4770      	bx	lr
 8009b80:	40012c00 	.word	0x40012c00
 8009b84:	40013400 	.word	0x40013400

08009b88 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b087      	sub	sp, #28
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8009b92:	2300      	movs	r3, #0
 8009b94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8009b96:	2300      	movs	r3, #0
 8009b98:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6a1b      	ldr	r3, [r3, #32]
 8009ba2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6a1b      	ldr	r3, [r3, #32]
 8009bae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	69db      	ldr	r3, [r3, #28]
 8009bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f023 0303 	bic.w	r3, r3, #3
 8009bca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009bd6:	697b      	ldr	r3, [r7, #20]
 8009bd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009bdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	021b      	lsls	r3, r3, #8
 8009be4:	697a      	ldr	r2, [r7, #20]
 8009be6:	4313      	orrs	r3, r2
 8009be8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a21      	ldr	r2, [pc, #132]	; (8009c74 <TIM_OC3_SetConfig+0xec>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d003      	beq.n	8009bfa <TIM_OC3_SetConfig+0x72>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a20      	ldr	r2, [pc, #128]	; (8009c78 <TIM_OC3_SetConfig+0xf0>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d10d      	bne.n	8009c16 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	68db      	ldr	r3, [r3, #12]
 8009c06:	021b      	lsls	r3, r3, #8
 8009c08:	697a      	ldr	r2, [r7, #20]
 8009c0a:	4313      	orrs	r3, r2
 8009c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c14:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	4a16      	ldr	r2, [pc, #88]	; (8009c74 <TIM_OC3_SetConfig+0xec>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d003      	beq.n	8009c26 <TIM_OC3_SetConfig+0x9e>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a15      	ldr	r2, [pc, #84]	; (8009c78 <TIM_OC3_SetConfig+0xf0>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d113      	bne.n	8009c4e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c26:	693b      	ldr	r3, [r7, #16]
 8009c28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	695b      	ldr	r3, [r3, #20]
 8009c3a:	011b      	lsls	r3, r3, #4
 8009c3c:	693a      	ldr	r2, [r7, #16]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	699b      	ldr	r3, [r3, #24]
 8009c46:	011b      	lsls	r3, r3, #4
 8009c48:	693a      	ldr	r2, [r7, #16]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	693a      	ldr	r2, [r7, #16]
 8009c52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	68fa      	ldr	r2, [r7, #12]
 8009c58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	685a      	ldr	r2, [r3, #4]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	697a      	ldr	r2, [r7, #20]
 8009c66:	621a      	str	r2, [r3, #32]
}
 8009c68:	bf00      	nop
 8009c6a:	371c      	adds	r7, #28
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	bc80      	pop	{r7}
 8009c70:	4770      	bx	lr
 8009c72:	bf00      	nop
 8009c74:	40012c00 	.word	0x40012c00
 8009c78:	40013400 	.word	0x40013400

08009c7c <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b087      	sub	sp, #28
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8009c86:	2300      	movs	r3, #0
 8009c88:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6a1b      	ldr	r3, [r3, #32]
 8009c96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6a1b      	ldr	r3, [r3, #32]
 8009ca2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	69db      	ldr	r3, [r3, #28]
 8009cae:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009cb6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009cbe:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	021b      	lsls	r3, r3, #8
 8009cc6:	693a      	ldr	r2, [r7, #16]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009cd2:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	031b      	lsls	r3, r3, #12
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	4a11      	ldr	r2, [pc, #68]	; (8009d28 <TIM_OC4_SetConfig+0xac>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d003      	beq.n	8009cf0 <TIM_OC4_SetConfig+0x74>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	4a10      	ldr	r2, [pc, #64]	; (8009d2c <TIM_OC4_SetConfig+0xb0>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d109      	bne.n	8009d04 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009cf0:	697b      	ldr	r3, [r7, #20]
 8009cf2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cf6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8009cf8:	683b      	ldr	r3, [r7, #0]
 8009cfa:	695b      	ldr	r3, [r3, #20]
 8009cfc:	019b      	lsls	r3, r3, #6
 8009cfe:	697a      	ldr	r2, [r7, #20]
 8009d00:	4313      	orrs	r3, r2
 8009d02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	697a      	ldr	r2, [r7, #20]
 8009d08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	693a      	ldr	r2, [r7, #16]
 8009d0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	685a      	ldr	r2, [r3, #4]
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	68fa      	ldr	r2, [r7, #12]
 8009d1c:	621a      	str	r2, [r3, #32]
}
 8009d1e:	bf00      	nop
 8009d20:	371c      	adds	r7, #28
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bc80      	pop	{r7}
 8009d26:	4770      	bx	lr
 8009d28:	40012c00 	.word	0x40012c00
 8009d2c:	40013400 	.word	0x40013400

08009d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b087      	sub	sp, #28
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	60b9      	str	r1, [r7, #8]
 8009d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8009d40:	2300      	movs	r3, #0
 8009d42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6a1b      	ldr	r3, [r3, #32]
 8009d48:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	6a1b      	ldr	r3, [r3, #32]
 8009d4e:	f023 0201 	bic.w	r2, r3, #1
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	699b      	ldr	r3, [r3, #24]
 8009d5a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d5c:	697b      	ldr	r3, [r7, #20]
 8009d5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	011b      	lsls	r3, r3, #4
 8009d68:	697a      	ldr	r2, [r7, #20]
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	f023 030a 	bic.w	r3, r3, #10
 8009d74:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8009d76:	693a      	ldr	r2, [r7, #16]
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	4313      	orrs	r3, r2
 8009d7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	697a      	ldr	r2, [r7, #20]
 8009d82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	693a      	ldr	r2, [r7, #16]
 8009d88:	621a      	str	r2, [r3, #32]
}
 8009d8a:	bf00      	nop
 8009d8c:	371c      	adds	r7, #28
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bc80      	pop	{r7}
 8009d92:	4770      	bx	lr

08009d94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b087      	sub	sp, #28
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	60f8      	str	r0, [r7, #12]
 8009d9c:	60b9      	str	r1, [r7, #8]
 8009d9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8009da0:	2300      	movs	r3, #0
 8009da2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8009da4:	2300      	movs	r3, #0
 8009da6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6a1b      	ldr	r3, [r3, #32]
 8009dac:	f023 0210 	bic.w	r2, r3, #16
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	699b      	ldr	r3, [r3, #24]
 8009db8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6a1b      	ldr	r3, [r3, #32]
 8009dbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009dc6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	031b      	lsls	r3, r3, #12
 8009dcc:	697a      	ldr	r2, [r7, #20]
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009dd8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	011b      	lsls	r3, r3, #4
 8009dde:	693a      	ldr	r2, [r7, #16]
 8009de0:	4313      	orrs	r3, r2
 8009de2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	697a      	ldr	r2, [r7, #20]
 8009de8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	693a      	ldr	r2, [r7, #16]
 8009dee:	621a      	str	r2, [r3, #32]
}
 8009df0:	bf00      	nop
 8009df2:	371c      	adds	r7, #28
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bc80      	pop	{r7}
 8009df8:	4770      	bx	lr

08009dfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b085      	sub	sp, #20
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
 8009e02:	460b      	mov	r3, r1
 8009e04:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8009e06:	2300      	movs	r3, #0
 8009e08:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e16:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8009e18:	887b      	ldrh	r3, [r7, #2]
 8009e1a:	f043 0307 	orr.w	r3, r3, #7
 8009e1e:	b29b      	uxth	r3, r3
 8009e20:	461a      	mov	r2, r3
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	4313      	orrs	r3, r2
 8009e26:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	68fa      	ldr	r2, [r7, #12]
 8009e2c:	609a      	str	r2, [r3, #8]
}
 8009e2e:	bf00      	nop
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bc80      	pop	{r7}
 8009e36:	4770      	bx	lr

08009e38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b087      	sub	sp, #28
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	60f8      	str	r0, [r7, #12]
 8009e40:	60b9      	str	r1, [r7, #8]
 8009e42:	607a      	str	r2, [r7, #4]
 8009e44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8009e46:	2300      	movs	r3, #0
 8009e48:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	021a      	lsls	r2, r3, #8
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	431a      	orrs	r2, r3
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	4313      	orrs	r3, r2
 8009e64:	697a      	ldr	r2, [r7, #20]
 8009e66:	4313      	orrs	r3, r2
 8009e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	697a      	ldr	r2, [r7, #20]
 8009e6e:	609a      	str	r2, [r3, #8]
}
 8009e70:	bf00      	nop
 8009e72:	371c      	adds	r7, #28
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bc80      	pop	{r7}
 8009e78:	4770      	bx	lr

08009e7a <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009e7a:	b480      	push	{r7}
 8009e7c:	b087      	sub	sp, #28
 8009e7e:	af00      	add	r7, sp, #0
 8009e80:	60f8      	str	r0, [r7, #12]
 8009e82:	60b9      	str	r1, [r7, #8]
 8009e84:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8009e86:	2300      	movs	r3, #0
 8009e88:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009e92:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6a1a      	ldr	r2, [r3, #32]
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	43db      	mvns	r3, r3
 8009e9c:	401a      	ands	r2, r3
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	6a1a      	ldr	r2, [r3, #32]
 8009ea6:	6879      	ldr	r1, [r7, #4]
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8009eae:	431a      	orrs	r2, r3
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	621a      	str	r2, [r3, #32]
}
 8009eb4:	bf00      	nop
 8009eb6:	371c      	adds	r7, #28
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bc80      	pop	{r7}
 8009ebc:	4770      	bx	lr

08009ebe <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009ebe:	b480      	push	{r7}
 8009ec0:	b085      	sub	sp, #20
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
 8009ec6:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d101      	bne.n	8009eda <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	e044      	b.n	8009f64 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2201      	movs	r2, #1
 8009ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	4313      	orrs	r3, r2
 8009eee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	4313      	orrs	r3, r2
 8009efc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	4313      	orrs	r3, r2
 8009f0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4313      	orrs	r3, r2
 8009f18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	691b      	ldr	r3, [r3, #16]
 8009f24:	4313      	orrs	r3, r2
 8009f26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	695b      	ldr	r3, [r3, #20]
 8009f32:	4313      	orrs	r3, r2
 8009f34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	699b      	ldr	r3, [r3, #24]
 8009f40:	4313      	orrs	r3, r2
 8009f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	699b      	ldr	r3, [r3, #24]
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	68fa      	ldr	r2, [r7, #12]
 8009f58:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3714      	adds	r7, #20
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bc80      	pop	{r7}
 8009f6c:	4770      	bx	lr

08009f6e <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8009f6e:	b480      	push	{r7}
 8009f70:	b083      	sub	sp, #12
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d101      	bne.n	8009f86 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009f82:	2302      	movs	r3, #2
 8009f84:	e032      	b.n	8009fec <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2201      	movs	r2, #1
 8009f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2202      	movs	r2, #2
 8009f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	685a      	ldr	r2, [r3, #4]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009fa4:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	6859      	ldr	r1, [r3, #4]
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	430a      	orrs	r2, r1
 8009fb6:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	689a      	ldr	r2, [r3, #8]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fc6:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	6899      	ldr	r1, [r3, #8]
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	685a      	ldr	r2, [r3, #4]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	430a      	orrs	r2, r1
 8009fd8:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009fea:	2300      	movs	r3, #0
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bc80      	pop	{r7}
 8009ff4:	4770      	bx	lr

08009ff6 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8009ff6:	b480      	push	{r7}
 8009ff8:	b083      	sub	sp, #12
 8009ffa:	af00      	add	r7, sp, #0
 8009ffc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8009ffe:	bf00      	nop
 800a000:	370c      	adds	r7, #12
 800a002:	46bd      	mov	sp, r7
 800a004:	bc80      	pop	{r7}
 800a006:	4770      	bx	lr

0800a008 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a008:	b480      	push	{r7}
 800a00a:	b083      	sub	sp, #12
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	bc80      	pop	{r7}
 800a018:	4770      	bx	lr

0800a01a <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b082      	sub	sp, #8
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d101      	bne.n	800a02c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a028:	2301      	movs	r3, #1
 800a02a:	e03f      	b.n	800a0ac <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a032:	b2db      	uxtb	r3, r3
 800a034:	2b00      	cmp	r3, #0
 800a036:	d106      	bne.n	800a046 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f7fb fe7f 	bl	8005d44 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2224      	movs	r2, #36	; 0x24
 800a04a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	68da      	ldr	r2, [r3, #12]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a05c:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 fb40 	bl	800a6e4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	691a      	ldr	r2, [r3, #16]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a072:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	695a      	ldr	r2, [r3, #20]
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a082:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	68da      	ldr	r2, [r3, #12]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a092:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2200      	movs	r2, #0
 800a098:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2220      	movs	r2, #32
 800a09e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2220      	movs	r2, #32
 800a0a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800a0aa:	2300      	movs	r3, #0
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3708      	adds	r7, #8
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd80      	pop	{r7, pc}

0800a0b4 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b088      	sub	sp, #32
 800a0b8:	af02      	add	r7, sp, #8
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	603b      	str	r3, [r7, #0]
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	2b20      	cmp	r3, #32
 800a0d2:	f040 8083 	bne.w	800a1dc <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d002      	beq.n	800a0e2 <HAL_UART_Transmit+0x2e>
 800a0dc:	88fb      	ldrh	r3, [r7, #6]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d101      	bne.n	800a0e6 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	e07b      	b.n	800a1de <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	d101      	bne.n	800a0f4 <HAL_UART_Transmit+0x40>
 800a0f0:	2302      	movs	r3, #2
 800a0f2:	e074      	b.n	800a1de <HAL_UART_Transmit+0x12a>
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2200      	movs	r2, #0
 800a100:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2221      	movs	r2, #33	; 0x21
 800a106:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a10a:	f7fc ff37 	bl	8006f7c <HAL_GetTick>
 800a10e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	88fa      	ldrh	r2, [r7, #6]
 800a114:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	88fa      	ldrh	r2, [r7, #6]
 800a11a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800a11c:	e042      	b.n	800a1a4 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a122:	b29b      	uxth	r3, r3
 800a124:	3b01      	subs	r3, #1
 800a126:	b29a      	uxth	r2, r3
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a134:	d122      	bne.n	800a17c <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	9300      	str	r3, [sp, #0]
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	2200      	movs	r2, #0
 800a13e:	2180      	movs	r1, #128	; 0x80
 800a140:	68f8      	ldr	r0, [r7, #12]
 800a142:	f000 f966 	bl	800a412 <UART_WaitOnFlagUntilTimeout>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d001      	beq.n	800a150 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800a14c:	2303      	movs	r3, #3
 800a14e:	e046      	b.n	800a1de <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	881b      	ldrh	r3, [r3, #0]
 800a158:	461a      	mov	r2, r3
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a162:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d103      	bne.n	800a174 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	3302      	adds	r3, #2
 800a170:	60bb      	str	r3, [r7, #8]
 800a172:	e017      	b.n	800a1a4 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	3301      	adds	r3, #1
 800a178:	60bb      	str	r3, [r7, #8]
 800a17a:	e013      	b.n	800a1a4 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	2200      	movs	r2, #0
 800a184:	2180      	movs	r1, #128	; 0x80
 800a186:	68f8      	ldr	r0, [r7, #12]
 800a188:	f000 f943 	bl	800a412 <UART_WaitOnFlagUntilTimeout>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d001      	beq.n	800a196 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800a192:	2303      	movs	r3, #3
 800a194:	e023      	b.n	800a1de <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	1c5a      	adds	r2, r3, #1
 800a19a:	60ba      	str	r2, [r7, #8]
 800a19c:	781a      	ldrb	r2, [r3, #0]
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a1a8:	b29b      	uxth	r3, r3
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d1b7      	bne.n	800a11e <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	9300      	str	r3, [sp, #0]
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	2140      	movs	r1, #64	; 0x40
 800a1b8:	68f8      	ldr	r0, [r7, #12]
 800a1ba:	f000 f92a 	bl	800a412 <UART_WaitOnFlagUntilTimeout>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d001      	beq.n	800a1c8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800a1c4:	2303      	movs	r3, #3
 800a1c6:	e00a      	b.n	800a1de <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2220      	movs	r2, #32
 800a1cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800a1d8:	2300      	movs	r3, #0
 800a1da:	e000      	b.n	800a1de <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a1dc:	2302      	movs	r3, #2
  }
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3718      	adds	r7, #24
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
	...

0800a1e8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b088      	sub	sp, #32
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68db      	ldr	r3, [r3, #12]
 800a1fe:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	695b      	ldr	r3, [r3, #20]
 800a206:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800a208:	2300      	movs	r3, #0
 800a20a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800a20c:	2300      	movs	r3, #0
 800a20e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a210:	69fb      	ldr	r3, [r7, #28]
 800a212:	f003 030f 	and.w	r3, r3, #15
 800a216:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d10d      	bne.n	800a23a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a21e:	69fb      	ldr	r3, [r7, #28]
 800a220:	f003 0320 	and.w	r3, r3, #32
 800a224:	2b00      	cmp	r3, #0
 800a226:	d008      	beq.n	800a23a <HAL_UART_IRQHandler+0x52>
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	f003 0320 	and.w	r3, r3, #32
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d003      	beq.n	800a23a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a232:	6878      	ldr	r0, [r7, #4]
 800a234:	f000 f9d5 	bl	800a5e2 <UART_Receive_IT>
      return;
 800a238:	e0cb      	b.n	800a3d2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 80ab 	beq.w	800a398 <HAL_UART_IRQHandler+0x1b0>
 800a242:	697b      	ldr	r3, [r7, #20]
 800a244:	f003 0301 	and.w	r3, r3, #1
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d105      	bne.n	800a258 <HAL_UART_IRQHandler+0x70>
 800a24c:	69bb      	ldr	r3, [r7, #24]
 800a24e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a252:	2b00      	cmp	r3, #0
 800a254:	f000 80a0 	beq.w	800a398 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a258:	69fb      	ldr	r3, [r7, #28]
 800a25a:	f003 0301 	and.w	r3, r3, #1
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d00a      	beq.n	800a278 <HAL_UART_IRQHandler+0x90>
 800a262:	69bb      	ldr	r3, [r7, #24]
 800a264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d005      	beq.n	800a278 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a270:	f043 0201 	orr.w	r2, r3, #1
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a278:	69fb      	ldr	r3, [r7, #28]
 800a27a:	f003 0304 	and.w	r3, r3, #4
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d00a      	beq.n	800a298 <HAL_UART_IRQHandler+0xb0>
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	f003 0301 	and.w	r3, r3, #1
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d005      	beq.n	800a298 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a290:	f043 0202 	orr.w	r2, r3, #2
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a298:	69fb      	ldr	r3, [r7, #28]
 800a29a:	f003 0302 	and.w	r3, r3, #2
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d00a      	beq.n	800a2b8 <HAL_UART_IRQHandler+0xd0>
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	f003 0301 	and.w	r3, r3, #1
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d005      	beq.n	800a2b8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2b0:	f043 0204 	orr.w	r2, r3, #4
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a2b8:	69fb      	ldr	r3, [r7, #28]
 800a2ba:	f003 0308 	and.w	r3, r3, #8
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00a      	beq.n	800a2d8 <HAL_UART_IRQHandler+0xf0>
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	f003 0301 	and.w	r3, r3, #1
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d005      	beq.n	800a2d8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2d0:	f043 0208 	orr.w	r2, r3, #8
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d077      	beq.n	800a3d0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a2e0:	69fb      	ldr	r3, [r7, #28]
 800a2e2:	f003 0320 	and.w	r3, r3, #32
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d007      	beq.n	800a2fa <HAL_UART_IRQHandler+0x112>
 800a2ea:	69bb      	ldr	r3, [r7, #24]
 800a2ec:	f003 0320 	and.w	r3, r3, #32
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d002      	beq.n	800a2fa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 f974 	bl	800a5e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	695b      	ldr	r3, [r3, #20]
 800a300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a304:	2b00      	cmp	r3, #0
 800a306:	bf14      	ite	ne
 800a308:	2301      	movne	r3, #1
 800a30a:	2300      	moveq	r3, #0
 800a30c:	b2db      	uxtb	r3, r3
 800a30e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a314:	f003 0308 	and.w	r3, r3, #8
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d102      	bne.n	800a322 <HAL_UART_IRQHandler+0x13a>
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d031      	beq.n	800a386 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f8bf 	bl	800a4a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	695b      	ldr	r3, [r3, #20]
 800a32e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a332:	2b00      	cmp	r3, #0
 800a334:	d023      	beq.n	800a37e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	695a      	ldr	r2, [r3, #20]
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a344:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d013      	beq.n	800a376 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a352:	4a21      	ldr	r2, [pc, #132]	; (800a3d8 <HAL_UART_IRQHandler+0x1f0>)
 800a354:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7fd fc04 	bl	8007b68 <HAL_DMA_Abort_IT>
 800a360:	4603      	mov	r3, r0
 800a362:	2b00      	cmp	r3, #0
 800a364:	d016      	beq.n	800a394 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a36a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a36c:	687a      	ldr	r2, [r7, #4]
 800a36e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a370:	4610      	mov	r0, r2
 800a372:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a374:	e00e      	b.n	800a394 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 f842 	bl	800a400 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a37c:	e00a      	b.n	800a394 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f000 f83e 	bl	800a400 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a384:	e006      	b.n	800a394 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 f83a 	bl	800a400 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2200      	movs	r2, #0
 800a390:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a392:	e01d      	b.n	800a3d0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a394:	bf00      	nop
    return;
 800a396:	e01b      	b.n	800a3d0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d008      	beq.n	800a3b4 <HAL_UART_IRQHandler+0x1cc>
 800a3a2:	69bb      	ldr	r3, [r7, #24]
 800a3a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d003      	beq.n	800a3b4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f000 f8ab 	bl	800a508 <UART_Transmit_IT>
    return;
 800a3b2:	e00e      	b.n	800a3d2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a3b4:	69fb      	ldr	r3, [r7, #28]
 800a3b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d009      	beq.n	800a3d2 <HAL_UART_IRQHandler+0x1ea>
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d004      	beq.n	800a3d2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 f8f2 	bl	800a5b2 <UART_EndTransmit_IT>
    return;
 800a3ce:	e000      	b.n	800a3d2 <HAL_UART_IRQHandler+0x1ea>
    return;
 800a3d0:	bf00      	nop
  }
}
 800a3d2:	3720      	adds	r7, #32
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}
 800a3d8:	0800a4e1 	.word	0x0800a4e1

0800a3dc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b083      	sub	sp, #12
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800a3e4:	bf00      	nop
 800a3e6:	370c      	adds	r7, #12
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bc80      	pop	{r7}
 800a3ec:	4770      	bx	lr

0800a3ee <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a3ee:	b480      	push	{r7}
 800a3f0:	b083      	sub	sp, #12
 800a3f2:	af00      	add	r7, sp, #0
 800a3f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a3f6:	bf00      	nop
 800a3f8:	370c      	adds	r7, #12
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bc80      	pop	{r7}
 800a3fe:	4770      	bx	lr

0800a400 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a400:	b480      	push	{r7}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800a408:	bf00      	nop
 800a40a:	370c      	adds	r7, #12
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bc80      	pop	{r7}
 800a410:	4770      	bx	lr

0800a412 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a412:	b580      	push	{r7, lr}
 800a414:	b084      	sub	sp, #16
 800a416:	af00      	add	r7, sp, #0
 800a418:	60f8      	str	r0, [r7, #12]
 800a41a:	60b9      	str	r1, [r7, #8]
 800a41c:	603b      	str	r3, [r7, #0]
 800a41e:	4613      	mov	r3, r2
 800a420:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800a422:	e02c      	b.n	800a47e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800a424:	69bb      	ldr	r3, [r7, #24]
 800a426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a42a:	d028      	beq.n	800a47e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800a42c:	69bb      	ldr	r3, [r7, #24]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d007      	beq.n	800a442 <UART_WaitOnFlagUntilTimeout+0x30>
 800a432:	f7fc fda3 	bl	8006f7c <HAL_GetTick>
 800a436:	4602      	mov	r2, r0
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	1ad3      	subs	r3, r2, r3
 800a43c:	69ba      	ldr	r2, [r7, #24]
 800a43e:	429a      	cmp	r2, r3
 800a440:	d21d      	bcs.n	800a47e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68da      	ldr	r2, [r3, #12]
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a450:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	695a      	ldr	r2, [r3, #20]
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f022 0201 	bic.w	r2, r2, #1
 800a460:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	2220      	movs	r2, #32
 800a466:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2220      	movs	r2, #32
 800a46e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800a47a:	2303      	movs	r3, #3
 800a47c:	e00f      	b.n	800a49e <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	68bb      	ldr	r3, [r7, #8]
 800a486:	4013      	ands	r3, r2
 800a488:	68ba      	ldr	r2, [r7, #8]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	bf0c      	ite	eq
 800a48e:	2301      	moveq	r3, #1
 800a490:	2300      	movne	r3, #0
 800a492:	b2db      	uxtb	r3, r3
 800a494:	461a      	mov	r2, r3
 800a496:	79fb      	ldrb	r3, [r7, #7]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d0c3      	beq.n	800a424 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800a49c:	2300      	movs	r3, #0
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3710      	adds	r7, #16
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}

0800a4a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b083      	sub	sp, #12
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	68da      	ldr	r2, [r3, #12]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a4bc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	695a      	ldr	r2, [r3, #20]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f022 0201 	bic.w	r2, r2, #1
 800a4cc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2220      	movs	r2, #32
 800a4d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a4d6:	bf00      	nop
 800a4d8:	370c      	adds	r7, #12
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bc80      	pop	{r7}
 800a4de:	4770      	bx	lr

0800a4e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800a4fa:	68f8      	ldr	r0, [r7, #12]
 800a4fc:	f7ff ff80 	bl	800a400 <HAL_UART_ErrorCallback>
}
 800a500:	bf00      	nop
 800a502:	3710      	adds	r7, #16
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a508:	b480      	push	{r7}
 800a50a:	b085      	sub	sp, #20
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a516:	b2db      	uxtb	r3, r3
 800a518:	2b21      	cmp	r3, #33	; 0x21
 800a51a:	d144      	bne.n	800a5a6 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a524:	d11a      	bne.n	800a55c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a1b      	ldr	r3, [r3, #32]
 800a52a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	881b      	ldrh	r3, [r3, #0]
 800a530:	461a      	mov	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a53a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	691b      	ldr	r3, [r3, #16]
 800a540:	2b00      	cmp	r3, #0
 800a542:	d105      	bne.n	800a550 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6a1b      	ldr	r3, [r3, #32]
 800a548:	1c9a      	adds	r2, r3, #2
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	621a      	str	r2, [r3, #32]
 800a54e:	e00e      	b.n	800a56e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6a1b      	ldr	r3, [r3, #32]
 800a554:	1c5a      	adds	r2, r3, #1
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	621a      	str	r2, [r3, #32]
 800a55a:	e008      	b.n	800a56e <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a1b      	ldr	r3, [r3, #32]
 800a560:	1c59      	adds	r1, r3, #1
 800a562:	687a      	ldr	r2, [r7, #4]
 800a564:	6211      	str	r1, [r2, #32]
 800a566:	781a      	ldrb	r2, [r3, #0]
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a572:	b29b      	uxth	r3, r3
 800a574:	3b01      	subs	r3, #1
 800a576:	b29b      	uxth	r3, r3
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	4619      	mov	r1, r3
 800a57c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d10f      	bne.n	800a5a2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	68da      	ldr	r2, [r3, #12]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a590:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	68da      	ldr	r2, [r3, #12]
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a5a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	e000      	b.n	800a5a8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a5a6:	2302      	movs	r3, #2
  }
}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3714      	adds	r7, #20
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bc80      	pop	{r7}
 800a5b0:	4770      	bx	lr

0800a5b2 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a5b2:	b580      	push	{r7, lr}
 800a5b4:	b082      	sub	sp, #8
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	68da      	ldr	r2, [r3, #12]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5c8:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2220      	movs	r2, #32
 800a5ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f7ff ff02 	bl	800a3dc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a5e2:	b580      	push	{r7, lr}
 800a5e4:	b084      	sub	sp, #16
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	2b22      	cmp	r3, #34	; 0x22
 800a5f4:	d171      	bne.n	800a6da <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	689b      	ldr	r3, [r3, #8]
 800a5fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5fe:	d123      	bne.n	800a648 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a604:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	691b      	ldr	r3, [r3, #16]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d10e      	bne.n	800a62c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	b29b      	uxth	r3, r3
 800a616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a61a:	b29a      	uxth	r2, r3
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a624:	1c9a      	adds	r2, r3, #2
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	629a      	str	r2, [r3, #40]	; 0x28
 800a62a:	e029      	b.n	800a680 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	b29b      	uxth	r3, r3
 800a634:	b2db      	uxtb	r3, r3
 800a636:	b29a      	uxth	r2, r3
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a640:	1c5a      	adds	r2, r3, #1
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	629a      	str	r2, [r3, #40]	; 0x28
 800a646:	e01b      	b.n	800a680 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	691b      	ldr	r3, [r3, #16]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d10a      	bne.n	800a666 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	6858      	ldr	r0, [r3, #4]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a65a:	1c59      	adds	r1, r3, #1
 800a65c:	687a      	ldr	r2, [r7, #4]
 800a65e:	6291      	str	r1, [r2, #40]	; 0x28
 800a660:	b2c2      	uxtb	r2, r0
 800a662:	701a      	strb	r2, [r3, #0]
 800a664:	e00c      	b.n	800a680 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	b2da      	uxtb	r2, r3
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a672:	1c58      	adds	r0, r3, #1
 800a674:	6879      	ldr	r1, [r7, #4]
 800a676:	6288      	str	r0, [r1, #40]	; 0x28
 800a678:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a67c:	b2d2      	uxtb	r2, r2
 800a67e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a684:	b29b      	uxth	r3, r3
 800a686:	3b01      	subs	r3, #1
 800a688:	b29b      	uxth	r3, r3
 800a68a:	687a      	ldr	r2, [r7, #4]
 800a68c:	4619      	mov	r1, r3
 800a68e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a690:	2b00      	cmp	r3, #0
 800a692:	d120      	bne.n	800a6d6 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	68da      	ldr	r2, [r3, #12]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f022 0220 	bic.w	r2, r2, #32
 800a6a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	68da      	ldr	r2, [r3, #12]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a6b2:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	695a      	ldr	r2, [r3, #20]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f022 0201 	bic.w	r2, r2, #1
 800a6c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2220      	movs	r2, #32
 800a6c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7ff fe8e 	bl	800a3ee <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	e002      	b.n	800a6dc <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	e000      	b.n	800a6dc <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a6da:	2302      	movs	r3, #2
  }
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3710      	adds	r7, #16
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6e4:	b5b0      	push	{r4, r5, r7, lr}
 800a6e6:	b084      	sub	sp, #16
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	691b      	ldr	r3, [r3, #16]
 800a6f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	68da      	ldr	r2, [r3, #12]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	430a      	orrs	r2, r1
 800a704:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	689a      	ldr	r2, [r3, #8]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	691b      	ldr	r3, [r3, #16]
 800a70e:	431a      	orrs	r2, r3
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	695b      	ldr	r3, [r3, #20]
 800a714:	4313      	orrs	r3, r2
 800a716:	68fa      	ldr	r2, [r7, #12]
 800a718:	4313      	orrs	r3, r2
 800a71a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68db      	ldr	r3, [r3, #12]
 800a722:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a726:	f023 030c 	bic.w	r3, r3, #12
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	6812      	ldr	r2, [r2, #0]
 800a72e:	68f9      	ldr	r1, [r7, #12]
 800a730:	430b      	orrs	r3, r1
 800a732:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	695b      	ldr	r3, [r3, #20]
 800a73a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	699a      	ldr	r2, [r3, #24]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	430a      	orrs	r2, r1
 800a748:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4a6f      	ldr	r2, [pc, #444]	; (800a90c <UART_SetConfig+0x228>)
 800a750:	4293      	cmp	r3, r2
 800a752:	d16b      	bne.n	800a82c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800a754:	f7fe f8f2 	bl	800893c <HAL_RCC_GetPCLK2Freq>
 800a758:	4602      	mov	r2, r0
 800a75a:	4613      	mov	r3, r2
 800a75c:	009b      	lsls	r3, r3, #2
 800a75e:	4413      	add	r3, r2
 800a760:	009a      	lsls	r2, r3, #2
 800a762:	441a      	add	r2, r3
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	009b      	lsls	r3, r3, #2
 800a76a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a76e:	4a68      	ldr	r2, [pc, #416]	; (800a910 <UART_SetConfig+0x22c>)
 800a770:	fba2 2303 	umull	r2, r3, r2, r3
 800a774:	095b      	lsrs	r3, r3, #5
 800a776:	011c      	lsls	r4, r3, #4
 800a778:	f7fe f8e0 	bl	800893c <HAL_RCC_GetPCLK2Freq>
 800a77c:	4602      	mov	r2, r0
 800a77e:	4613      	mov	r3, r2
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	4413      	add	r3, r2
 800a784:	009a      	lsls	r2, r3, #2
 800a786:	441a      	add	r2, r3
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	009b      	lsls	r3, r3, #2
 800a78e:	fbb2 f5f3 	udiv	r5, r2, r3
 800a792:	f7fe f8d3 	bl	800893c <HAL_RCC_GetPCLK2Freq>
 800a796:	4602      	mov	r2, r0
 800a798:	4613      	mov	r3, r2
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	4413      	add	r3, r2
 800a79e:	009a      	lsls	r2, r3, #2
 800a7a0:	441a      	add	r2, r3
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	685b      	ldr	r3, [r3, #4]
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ac:	4a58      	ldr	r2, [pc, #352]	; (800a910 <UART_SetConfig+0x22c>)
 800a7ae:	fba2 2303 	umull	r2, r3, r2, r3
 800a7b2:	095b      	lsrs	r3, r3, #5
 800a7b4:	2264      	movs	r2, #100	; 0x64
 800a7b6:	fb02 f303 	mul.w	r3, r2, r3
 800a7ba:	1aeb      	subs	r3, r5, r3
 800a7bc:	011b      	lsls	r3, r3, #4
 800a7be:	3332      	adds	r3, #50	; 0x32
 800a7c0:	4a53      	ldr	r2, [pc, #332]	; (800a910 <UART_SetConfig+0x22c>)
 800a7c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a7c6:	095b      	lsrs	r3, r3, #5
 800a7c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7cc:	441c      	add	r4, r3
 800a7ce:	f7fe f8b5 	bl	800893c <HAL_RCC_GetPCLK2Freq>
 800a7d2:	4602      	mov	r2, r0
 800a7d4:	4613      	mov	r3, r2
 800a7d6:	009b      	lsls	r3, r3, #2
 800a7d8:	4413      	add	r3, r2
 800a7da:	009a      	lsls	r2, r3, #2
 800a7dc:	441a      	add	r2, r3
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	685b      	ldr	r3, [r3, #4]
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	fbb2 f5f3 	udiv	r5, r2, r3
 800a7e8:	f7fe f8a8 	bl	800893c <HAL_RCC_GetPCLK2Freq>
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	4613      	mov	r3, r2
 800a7f0:	009b      	lsls	r3, r3, #2
 800a7f2:	4413      	add	r3, r2
 800a7f4:	009a      	lsls	r2, r3, #2
 800a7f6:	441a      	add	r2, r3
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	009b      	lsls	r3, r3, #2
 800a7fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800a802:	4a43      	ldr	r2, [pc, #268]	; (800a910 <UART_SetConfig+0x22c>)
 800a804:	fba2 2303 	umull	r2, r3, r2, r3
 800a808:	095b      	lsrs	r3, r3, #5
 800a80a:	2264      	movs	r2, #100	; 0x64
 800a80c:	fb02 f303 	mul.w	r3, r2, r3
 800a810:	1aeb      	subs	r3, r5, r3
 800a812:	011b      	lsls	r3, r3, #4
 800a814:	3332      	adds	r3, #50	; 0x32
 800a816:	4a3e      	ldr	r2, [pc, #248]	; (800a910 <UART_SetConfig+0x22c>)
 800a818:	fba2 2303 	umull	r2, r3, r2, r3
 800a81c:	095b      	lsrs	r3, r3, #5
 800a81e:	f003 020f 	and.w	r2, r3, #15
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	4422      	add	r2, r4
 800a828:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800a82a:	e06a      	b.n	800a902 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a82c:	f7fe f872 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800a830:	4602      	mov	r2, r0
 800a832:	4613      	mov	r3, r2
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4413      	add	r3, r2
 800a838:	009a      	lsls	r2, r3, #2
 800a83a:	441a      	add	r2, r3
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	685b      	ldr	r3, [r3, #4]
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	fbb2 f3f3 	udiv	r3, r2, r3
 800a846:	4a32      	ldr	r2, [pc, #200]	; (800a910 <UART_SetConfig+0x22c>)
 800a848:	fba2 2303 	umull	r2, r3, r2, r3
 800a84c:	095b      	lsrs	r3, r3, #5
 800a84e:	011c      	lsls	r4, r3, #4
 800a850:	f7fe f860 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800a854:	4602      	mov	r2, r0
 800a856:	4613      	mov	r3, r2
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	4413      	add	r3, r2
 800a85c:	009a      	lsls	r2, r3, #2
 800a85e:	441a      	add	r2, r3
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	685b      	ldr	r3, [r3, #4]
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	fbb2 f5f3 	udiv	r5, r2, r3
 800a86a:	f7fe f853 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800a86e:	4602      	mov	r2, r0
 800a870:	4613      	mov	r3, r2
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	4413      	add	r3, r2
 800a876:	009a      	lsls	r2, r3, #2
 800a878:	441a      	add	r2, r3
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	009b      	lsls	r3, r3, #2
 800a880:	fbb2 f3f3 	udiv	r3, r2, r3
 800a884:	4a22      	ldr	r2, [pc, #136]	; (800a910 <UART_SetConfig+0x22c>)
 800a886:	fba2 2303 	umull	r2, r3, r2, r3
 800a88a:	095b      	lsrs	r3, r3, #5
 800a88c:	2264      	movs	r2, #100	; 0x64
 800a88e:	fb02 f303 	mul.w	r3, r2, r3
 800a892:	1aeb      	subs	r3, r5, r3
 800a894:	011b      	lsls	r3, r3, #4
 800a896:	3332      	adds	r3, #50	; 0x32
 800a898:	4a1d      	ldr	r2, [pc, #116]	; (800a910 <UART_SetConfig+0x22c>)
 800a89a:	fba2 2303 	umull	r2, r3, r2, r3
 800a89e:	095b      	lsrs	r3, r3, #5
 800a8a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8a4:	441c      	add	r4, r3
 800a8a6:	f7fe f835 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	4613      	mov	r3, r2
 800a8ae:	009b      	lsls	r3, r3, #2
 800a8b0:	4413      	add	r3, r2
 800a8b2:	009a      	lsls	r2, r3, #2
 800a8b4:	441a      	add	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	009b      	lsls	r3, r3, #2
 800a8bc:	fbb2 f5f3 	udiv	r5, r2, r3
 800a8c0:	f7fe f828 	bl	8008914 <HAL_RCC_GetPCLK1Freq>
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	4613      	mov	r3, r2
 800a8c8:	009b      	lsls	r3, r3, #2
 800a8ca:	4413      	add	r3, r2
 800a8cc:	009a      	lsls	r2, r3, #2
 800a8ce:	441a      	add	r2, r3
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8da:	4a0d      	ldr	r2, [pc, #52]	; (800a910 <UART_SetConfig+0x22c>)
 800a8dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a8e0:	095b      	lsrs	r3, r3, #5
 800a8e2:	2264      	movs	r2, #100	; 0x64
 800a8e4:	fb02 f303 	mul.w	r3, r2, r3
 800a8e8:	1aeb      	subs	r3, r5, r3
 800a8ea:	011b      	lsls	r3, r3, #4
 800a8ec:	3332      	adds	r3, #50	; 0x32
 800a8ee:	4a08      	ldr	r2, [pc, #32]	; (800a910 <UART_SetConfig+0x22c>)
 800a8f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a8f4:	095b      	lsrs	r3, r3, #5
 800a8f6:	f003 020f 	and.w	r2, r3, #15
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4422      	add	r2, r4
 800a900:	609a      	str	r2, [r3, #8]
}
 800a902:	bf00      	nop
 800a904:	3710      	adds	r7, #16
 800a906:	46bd      	mov	sp, r7
 800a908:	bdb0      	pop	{r4, r5, r7, pc}
 800a90a:	bf00      	nop
 800a90c:	40013800 	.word	0x40013800
 800a910:	51eb851f 	.word	0x51eb851f

0800a914 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 800a914:	b480      	push	{r7}
 800a916:	b083      	sub	sp, #12
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a928:	683a      	ldr	r2, [r7, #0]
 800a92a:	6812      	ldr	r2, [r2, #0]
 800a92c:	f023 0101 	bic.w	r1, r3, #1
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	689b      	ldr	r3, [r3, #8]
 800a93a:	2b08      	cmp	r3, #8
 800a93c:	d132      	bne.n	800a9a4 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a948:	4b31      	ldr	r3, [pc, #196]	; (800aa10 <FSMC_NORSRAM_Init+0xfc>)
 800a94a:	4013      	ands	r3, r2
 800a94c:	683a      	ldr	r2, [r7, #0]
 800a94e:	6851      	ldr	r1, [r2, #4]
 800a950:	683a      	ldr	r2, [r7, #0]
 800a952:	6892      	ldr	r2, [r2, #8]
 800a954:	4311      	orrs	r1, r2
 800a956:	683a      	ldr	r2, [r7, #0]
 800a958:	68d2      	ldr	r2, [r2, #12]
 800a95a:	4311      	orrs	r1, r2
 800a95c:	683a      	ldr	r2, [r7, #0]
 800a95e:	6912      	ldr	r2, [r2, #16]
 800a960:	4311      	orrs	r1, r2
 800a962:	683a      	ldr	r2, [r7, #0]
 800a964:	6952      	ldr	r2, [r2, #20]
 800a966:	4311      	orrs	r1, r2
 800a968:	683a      	ldr	r2, [r7, #0]
 800a96a:	6992      	ldr	r2, [r2, #24]
 800a96c:	4311      	orrs	r1, r2
 800a96e:	683a      	ldr	r2, [r7, #0]
 800a970:	69d2      	ldr	r2, [r2, #28]
 800a972:	4311      	orrs	r1, r2
 800a974:	683a      	ldr	r2, [r7, #0]
 800a976:	6a12      	ldr	r2, [r2, #32]
 800a978:	4311      	orrs	r1, r2
 800a97a:	683a      	ldr	r2, [r7, #0]
 800a97c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a97e:	4311      	orrs	r1, r2
 800a980:	683a      	ldr	r2, [r7, #0]
 800a982:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a984:	4311      	orrs	r1, r2
 800a986:	683a      	ldr	r2, [r7, #0]
 800a988:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a98a:	4311      	orrs	r1, r2
 800a98c:	683a      	ldr	r2, [r7, #0]
 800a98e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a990:	430a      	orrs	r2, r1
 800a992:	4313      	orrs	r3, r2
 800a994:	683a      	ldr	r2, [r7, #0]
 800a996:	6812      	ldr	r2, [r2, #0]
 800a998:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a9a2:	e02f      	b.n	800aa04 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a9ae:	4b18      	ldr	r3, [pc, #96]	; (800aa10 <FSMC_NORSRAM_Init+0xfc>)
 800a9b0:	4013      	ands	r3, r2
 800a9b2:	683a      	ldr	r2, [r7, #0]
 800a9b4:	6851      	ldr	r1, [r2, #4]
 800a9b6:	683a      	ldr	r2, [r7, #0]
 800a9b8:	6892      	ldr	r2, [r2, #8]
 800a9ba:	4311      	orrs	r1, r2
 800a9bc:	683a      	ldr	r2, [r7, #0]
 800a9be:	68d2      	ldr	r2, [r2, #12]
 800a9c0:	4311      	orrs	r1, r2
 800a9c2:	683a      	ldr	r2, [r7, #0]
 800a9c4:	6912      	ldr	r2, [r2, #16]
 800a9c6:	4311      	orrs	r1, r2
 800a9c8:	683a      	ldr	r2, [r7, #0]
 800a9ca:	6952      	ldr	r2, [r2, #20]
 800a9cc:	4311      	orrs	r1, r2
 800a9ce:	683a      	ldr	r2, [r7, #0]
 800a9d0:	6992      	ldr	r2, [r2, #24]
 800a9d2:	4311      	orrs	r1, r2
 800a9d4:	683a      	ldr	r2, [r7, #0]
 800a9d6:	69d2      	ldr	r2, [r2, #28]
 800a9d8:	4311      	orrs	r1, r2
 800a9da:	683a      	ldr	r2, [r7, #0]
 800a9dc:	6a12      	ldr	r2, [r2, #32]
 800a9de:	4311      	orrs	r1, r2
 800a9e0:	683a      	ldr	r2, [r7, #0]
 800a9e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a9e4:	4311      	orrs	r1, r2
 800a9e6:	683a      	ldr	r2, [r7, #0]
 800a9e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a9ea:	4311      	orrs	r1, r2
 800a9ec:	683a      	ldr	r2, [r7, #0]
 800a9ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a9f0:	4311      	orrs	r1, r2
 800a9f2:	683a      	ldr	r2, [r7, #0]
 800a9f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a9f6:	4311      	orrs	r1, r2
 800a9f8:	683a      	ldr	r2, [r7, #0]
 800a9fa:	6812      	ldr	r2, [r2, #0]
 800a9fc:	4319      	orrs	r1, r3
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 800aa04:	2300      	movs	r3, #0
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	370c      	adds	r7, #12
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bc80      	pop	{r7}
 800aa0e:	4770      	bx	lr
 800aa10:	fff70081 	.word	0xfff70081

0800aa14 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b085      	sub	sp, #20
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	60f8      	str	r0, [r7, #12]
 800aa1c:	60b9      	str	r1, [r7, #8]
 800aa1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	1c5a      	adds	r2, r3, #1
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa2a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	011b      	lsls	r3, r3, #4
 800aa38:	431a      	orrs	r2, r3
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	021b      	lsls	r3, r3, #8
 800aa40:	431a      	orrs	r2, r3
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	68db      	ldr	r3, [r3, #12]
 800aa46:	041b      	lsls	r3, r3, #16
 800aa48:	431a      	orrs	r2, r3
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	691b      	ldr	r3, [r3, #16]
 800aa4e:	3b01      	subs	r3, #1
 800aa50:	051b      	lsls	r3, r3, #20
 800aa52:	431a      	orrs	r2, r3
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	695b      	ldr	r3, [r3, #20]
 800aa58:	3b02      	subs	r3, #2
 800aa5a:	061b      	lsls	r3, r3, #24
 800aa5c:	431a      	orrs	r2, r3
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	699b      	ldr	r3, [r3, #24]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	687a      	ldr	r2, [r7, #4]
 800aa66:	3201      	adds	r2, #1
 800aa68:	4319      	orrs	r1, r3
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 800aa70:	2300      	movs	r3, #0
}
 800aa72:	4618      	mov	r0, r3
 800aa74:	3714      	adds	r7, #20
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bc80      	pop	{r7}
 800aa7a:	4770      	bx	lr

0800aa7c <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b085      	sub	sp, #20
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	60b9      	str	r1, [r7, #8]
 800aa86:	607a      	str	r2, [r7, #4]
 800aa88:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aa90:	d11d      	bne.n	800aace <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	687a      	ldr	r2, [r7, #4]
 800aa96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800aa9a:	4b13      	ldr	r3, [pc, #76]	; (800aae8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800aa9c:	4013      	ands	r3, r2
 800aa9e:	68ba      	ldr	r2, [r7, #8]
 800aaa0:	6811      	ldr	r1, [r2, #0]
 800aaa2:	68ba      	ldr	r2, [r7, #8]
 800aaa4:	6852      	ldr	r2, [r2, #4]
 800aaa6:	0112      	lsls	r2, r2, #4
 800aaa8:	4311      	orrs	r1, r2
 800aaaa:	68ba      	ldr	r2, [r7, #8]
 800aaac:	6892      	ldr	r2, [r2, #8]
 800aaae:	0212      	lsls	r2, r2, #8
 800aab0:	4311      	orrs	r1, r2
 800aab2:	68ba      	ldr	r2, [r7, #8]
 800aab4:	6992      	ldr	r2, [r2, #24]
 800aab6:	4311      	orrs	r1, r2
 800aab8:	68ba      	ldr	r2, [r7, #8]
 800aaba:	68d2      	ldr	r2, [r2, #12]
 800aabc:	0412      	lsls	r2, r2, #16
 800aabe:	430a      	orrs	r2, r1
 800aac0:	ea43 0102 	orr.w	r1, r3, r2
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aacc:	e005      	b.n	800aada <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800aad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3714      	adds	r7, #20
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bc80      	pop	{r7}
 800aae4:	4770      	bx	lr
 800aae6:	bf00      	nop
 800aae8:	cff00000 	.word	0xcff00000

0800aaec <__errno>:
 800aaec:	4b01      	ldr	r3, [pc, #4]	; (800aaf4 <__errno+0x8>)
 800aaee:	6818      	ldr	r0, [r3, #0]
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	20000050 	.word	0x20000050

0800aaf8 <__libc_init_array>:
 800aaf8:	b570      	push	{r4, r5, r6, lr}
 800aafa:	2600      	movs	r6, #0
 800aafc:	4d0c      	ldr	r5, [pc, #48]	; (800ab30 <__libc_init_array+0x38>)
 800aafe:	4c0d      	ldr	r4, [pc, #52]	; (800ab34 <__libc_init_array+0x3c>)
 800ab00:	1b64      	subs	r4, r4, r5
 800ab02:	10a4      	asrs	r4, r4, #2
 800ab04:	42a6      	cmp	r6, r4
 800ab06:	d109      	bne.n	800ab1c <__libc_init_array+0x24>
 800ab08:	f001 fe64 	bl	800c7d4 <_init>
 800ab0c:	2600      	movs	r6, #0
 800ab0e:	4d0a      	ldr	r5, [pc, #40]	; (800ab38 <__libc_init_array+0x40>)
 800ab10:	4c0a      	ldr	r4, [pc, #40]	; (800ab3c <__libc_init_array+0x44>)
 800ab12:	1b64      	subs	r4, r4, r5
 800ab14:	10a4      	asrs	r4, r4, #2
 800ab16:	42a6      	cmp	r6, r4
 800ab18:	d105      	bne.n	800ab26 <__libc_init_array+0x2e>
 800ab1a:	bd70      	pop	{r4, r5, r6, pc}
 800ab1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab20:	4798      	blx	r3
 800ab22:	3601      	adds	r6, #1
 800ab24:	e7ee      	b.n	800ab04 <__libc_init_array+0xc>
 800ab26:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab2a:	4798      	blx	r3
 800ab2c:	3601      	adds	r6, #1
 800ab2e:	e7f2      	b.n	800ab16 <__libc_init_array+0x1e>
 800ab30:	08076e28 	.word	0x08076e28
 800ab34:	08076e28 	.word	0x08076e28
 800ab38:	08076e28 	.word	0x08076e28
 800ab3c:	08076e2c 	.word	0x08076e2c

0800ab40 <memset>:
 800ab40:	4603      	mov	r3, r0
 800ab42:	4402      	add	r2, r0
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d100      	bne.n	800ab4a <memset+0xa>
 800ab48:	4770      	bx	lr
 800ab4a:	f803 1b01 	strb.w	r1, [r3], #1
 800ab4e:	e7f9      	b.n	800ab44 <memset+0x4>

0800ab50 <siscanf>:
 800ab50:	b40e      	push	{r1, r2, r3}
 800ab52:	f44f 7201 	mov.w	r2, #516	; 0x204
 800ab56:	b530      	push	{r4, r5, lr}
 800ab58:	b09c      	sub	sp, #112	; 0x70
 800ab5a:	ac1f      	add	r4, sp, #124	; 0x7c
 800ab5c:	f854 5b04 	ldr.w	r5, [r4], #4
 800ab60:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ab64:	9002      	str	r0, [sp, #8]
 800ab66:	9006      	str	r0, [sp, #24]
 800ab68:	f7f5 fb5e 	bl	8000228 <strlen>
 800ab6c:	4b0b      	ldr	r3, [pc, #44]	; (800ab9c <siscanf+0x4c>)
 800ab6e:	9003      	str	r0, [sp, #12]
 800ab70:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab72:	2300      	movs	r3, #0
 800ab74:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab76:	9314      	str	r3, [sp, #80]	; 0x50
 800ab78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ab7c:	9007      	str	r0, [sp, #28]
 800ab7e:	4808      	ldr	r0, [pc, #32]	; (800aba0 <siscanf+0x50>)
 800ab80:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab84:	462a      	mov	r2, r5
 800ab86:	4623      	mov	r3, r4
 800ab88:	a902      	add	r1, sp, #8
 800ab8a:	6800      	ldr	r0, [r0, #0]
 800ab8c:	9401      	str	r4, [sp, #4]
 800ab8e:	f000 f865 	bl	800ac5c <__ssvfiscanf_r>
 800ab92:	b01c      	add	sp, #112	; 0x70
 800ab94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab98:	b003      	add	sp, #12
 800ab9a:	4770      	bx	lr
 800ab9c:	0800aba5 	.word	0x0800aba5
 800aba0:	20000050 	.word	0x20000050

0800aba4 <__seofread>:
 800aba4:	2000      	movs	r0, #0
 800aba6:	4770      	bx	lr

0800aba8 <_sungetc_r>:
 800aba8:	b538      	push	{r3, r4, r5, lr}
 800abaa:	1c4b      	adds	r3, r1, #1
 800abac:	4614      	mov	r4, r2
 800abae:	d103      	bne.n	800abb8 <_sungetc_r+0x10>
 800abb0:	f04f 35ff 	mov.w	r5, #4294967295
 800abb4:	4628      	mov	r0, r5
 800abb6:	bd38      	pop	{r3, r4, r5, pc}
 800abb8:	8993      	ldrh	r3, [r2, #12]
 800abba:	b2cd      	uxtb	r5, r1
 800abbc:	f023 0320 	bic.w	r3, r3, #32
 800abc0:	8193      	strh	r3, [r2, #12]
 800abc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800abc4:	6852      	ldr	r2, [r2, #4]
 800abc6:	b18b      	cbz	r3, 800abec <_sungetc_r+0x44>
 800abc8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800abca:	4293      	cmp	r3, r2
 800abcc:	dd08      	ble.n	800abe0 <_sungetc_r+0x38>
 800abce:	6823      	ldr	r3, [r4, #0]
 800abd0:	1e5a      	subs	r2, r3, #1
 800abd2:	6022      	str	r2, [r4, #0]
 800abd4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800abd8:	6863      	ldr	r3, [r4, #4]
 800abda:	3301      	adds	r3, #1
 800abdc:	6063      	str	r3, [r4, #4]
 800abde:	e7e9      	b.n	800abb4 <_sungetc_r+0xc>
 800abe0:	4621      	mov	r1, r4
 800abe2:	f000 fc31 	bl	800b448 <__submore>
 800abe6:	2800      	cmp	r0, #0
 800abe8:	d0f1      	beq.n	800abce <_sungetc_r+0x26>
 800abea:	e7e1      	b.n	800abb0 <_sungetc_r+0x8>
 800abec:	6921      	ldr	r1, [r4, #16]
 800abee:	6823      	ldr	r3, [r4, #0]
 800abf0:	b151      	cbz	r1, 800ac08 <_sungetc_r+0x60>
 800abf2:	4299      	cmp	r1, r3
 800abf4:	d208      	bcs.n	800ac08 <_sungetc_r+0x60>
 800abf6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800abfa:	42a9      	cmp	r1, r5
 800abfc:	d104      	bne.n	800ac08 <_sungetc_r+0x60>
 800abfe:	3b01      	subs	r3, #1
 800ac00:	3201      	adds	r2, #1
 800ac02:	6023      	str	r3, [r4, #0]
 800ac04:	6062      	str	r2, [r4, #4]
 800ac06:	e7d5      	b.n	800abb4 <_sungetc_r+0xc>
 800ac08:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800ac0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac10:	6363      	str	r3, [r4, #52]	; 0x34
 800ac12:	2303      	movs	r3, #3
 800ac14:	63a3      	str	r3, [r4, #56]	; 0x38
 800ac16:	4623      	mov	r3, r4
 800ac18:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ac1c:	6023      	str	r3, [r4, #0]
 800ac1e:	2301      	movs	r3, #1
 800ac20:	e7dc      	b.n	800abdc <_sungetc_r+0x34>

0800ac22 <__ssrefill_r>:
 800ac22:	b510      	push	{r4, lr}
 800ac24:	460c      	mov	r4, r1
 800ac26:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ac28:	b169      	cbz	r1, 800ac46 <__ssrefill_r+0x24>
 800ac2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac2e:	4299      	cmp	r1, r3
 800ac30:	d001      	beq.n	800ac36 <__ssrefill_r+0x14>
 800ac32:	f000 fc5f 	bl	800b4f4 <_free_r>
 800ac36:	2000      	movs	r0, #0
 800ac38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac3a:	6360      	str	r0, [r4, #52]	; 0x34
 800ac3c:	6063      	str	r3, [r4, #4]
 800ac3e:	b113      	cbz	r3, 800ac46 <__ssrefill_r+0x24>
 800ac40:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ac42:	6023      	str	r3, [r4, #0]
 800ac44:	bd10      	pop	{r4, pc}
 800ac46:	6923      	ldr	r3, [r4, #16]
 800ac48:	f04f 30ff 	mov.w	r0, #4294967295
 800ac4c:	6023      	str	r3, [r4, #0]
 800ac4e:	2300      	movs	r3, #0
 800ac50:	6063      	str	r3, [r4, #4]
 800ac52:	89a3      	ldrh	r3, [r4, #12]
 800ac54:	f043 0320 	orr.w	r3, r3, #32
 800ac58:	81a3      	strh	r3, [r4, #12]
 800ac5a:	e7f3      	b.n	800ac44 <__ssrefill_r+0x22>

0800ac5c <__ssvfiscanf_r>:
 800ac5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac60:	460c      	mov	r4, r1
 800ac62:	2100      	movs	r1, #0
 800ac64:	4606      	mov	r6, r0
 800ac66:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800ac6a:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800ac6e:	49a7      	ldr	r1, [pc, #668]	; (800af0c <__ssvfiscanf_r+0x2b0>)
 800ac70:	f10d 0804 	add.w	r8, sp, #4
 800ac74:	91a0      	str	r1, [sp, #640]	; 0x280
 800ac76:	49a6      	ldr	r1, [pc, #664]	; (800af10 <__ssvfiscanf_r+0x2b4>)
 800ac78:	4fa6      	ldr	r7, [pc, #664]	; (800af14 <__ssvfiscanf_r+0x2b8>)
 800ac7a:	f8df 929c 	ldr.w	r9, [pc, #668]	; 800af18 <__ssvfiscanf_r+0x2bc>
 800ac7e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800ac82:	91a1      	str	r1, [sp, #644]	; 0x284
 800ac84:	9300      	str	r3, [sp, #0]
 800ac86:	7813      	ldrb	r3, [r2, #0]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f000 815c 	beq.w	800af46 <__ssvfiscanf_r+0x2ea>
 800ac8e:	5dd9      	ldrb	r1, [r3, r7]
 800ac90:	1c55      	adds	r5, r2, #1
 800ac92:	f011 0108 	ands.w	r1, r1, #8
 800ac96:	d019      	beq.n	800accc <__ssvfiscanf_r+0x70>
 800ac98:	6863      	ldr	r3, [r4, #4]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	dd0f      	ble.n	800acbe <__ssvfiscanf_r+0x62>
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	781a      	ldrb	r2, [r3, #0]
 800aca2:	5cba      	ldrb	r2, [r7, r2]
 800aca4:	0712      	lsls	r2, r2, #28
 800aca6:	d401      	bmi.n	800acac <__ssvfiscanf_r+0x50>
 800aca8:	462a      	mov	r2, r5
 800acaa:	e7ec      	b.n	800ac86 <__ssvfiscanf_r+0x2a>
 800acac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800acae:	3301      	adds	r3, #1
 800acb0:	3201      	adds	r2, #1
 800acb2:	9245      	str	r2, [sp, #276]	; 0x114
 800acb4:	6862      	ldr	r2, [r4, #4]
 800acb6:	6023      	str	r3, [r4, #0]
 800acb8:	3a01      	subs	r2, #1
 800acba:	6062      	str	r2, [r4, #4]
 800acbc:	e7ec      	b.n	800ac98 <__ssvfiscanf_r+0x3c>
 800acbe:	4621      	mov	r1, r4
 800acc0:	4630      	mov	r0, r6
 800acc2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800acc4:	4798      	blx	r3
 800acc6:	2800      	cmp	r0, #0
 800acc8:	d0e9      	beq.n	800ac9e <__ssvfiscanf_r+0x42>
 800acca:	e7ed      	b.n	800aca8 <__ssvfiscanf_r+0x4c>
 800accc:	2b25      	cmp	r3, #37	; 0x25
 800acce:	d012      	beq.n	800acf6 <__ssvfiscanf_r+0x9a>
 800acd0:	469a      	mov	sl, r3
 800acd2:	6863      	ldr	r3, [r4, #4]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	f340 8094 	ble.w	800ae02 <__ssvfiscanf_r+0x1a6>
 800acda:	6822      	ldr	r2, [r4, #0]
 800acdc:	7813      	ldrb	r3, [r2, #0]
 800acde:	4553      	cmp	r3, sl
 800ace0:	f040 8131 	bne.w	800af46 <__ssvfiscanf_r+0x2ea>
 800ace4:	6863      	ldr	r3, [r4, #4]
 800ace6:	3201      	adds	r2, #1
 800ace8:	3b01      	subs	r3, #1
 800acea:	6063      	str	r3, [r4, #4]
 800acec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800acee:	6022      	str	r2, [r4, #0]
 800acf0:	3301      	adds	r3, #1
 800acf2:	9345      	str	r3, [sp, #276]	; 0x114
 800acf4:	e7d8      	b.n	800aca8 <__ssvfiscanf_r+0x4c>
 800acf6:	9141      	str	r1, [sp, #260]	; 0x104
 800acf8:	9143      	str	r1, [sp, #268]	; 0x10c
 800acfa:	7853      	ldrb	r3, [r2, #1]
 800acfc:	2b2a      	cmp	r3, #42	; 0x2a
 800acfe:	bf04      	itt	eq
 800ad00:	2310      	moveq	r3, #16
 800ad02:	1c95      	addeq	r5, r2, #2
 800ad04:	f04f 020a 	mov.w	r2, #10
 800ad08:	bf08      	it	eq
 800ad0a:	9341      	streq	r3, [sp, #260]	; 0x104
 800ad0c:	46aa      	mov	sl, r5
 800ad0e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ad12:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ad16:	2b09      	cmp	r3, #9
 800ad18:	d91d      	bls.n	800ad56 <__ssvfiscanf_r+0xfa>
 800ad1a:	2203      	movs	r2, #3
 800ad1c:	487e      	ldr	r0, [pc, #504]	; (800af18 <__ssvfiscanf_r+0x2bc>)
 800ad1e:	f000 fbcd 	bl	800b4bc <memchr>
 800ad22:	b140      	cbz	r0, 800ad36 <__ssvfiscanf_r+0xda>
 800ad24:	2301      	movs	r3, #1
 800ad26:	4655      	mov	r5, sl
 800ad28:	eba0 0009 	sub.w	r0, r0, r9
 800ad2c:	fa03 f000 	lsl.w	r0, r3, r0
 800ad30:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ad32:	4318      	orrs	r0, r3
 800ad34:	9041      	str	r0, [sp, #260]	; 0x104
 800ad36:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ad3a:	2b78      	cmp	r3, #120	; 0x78
 800ad3c:	d806      	bhi.n	800ad4c <__ssvfiscanf_r+0xf0>
 800ad3e:	2b57      	cmp	r3, #87	; 0x57
 800ad40:	d810      	bhi.n	800ad64 <__ssvfiscanf_r+0x108>
 800ad42:	2b25      	cmp	r3, #37	; 0x25
 800ad44:	d0c4      	beq.n	800acd0 <__ssvfiscanf_r+0x74>
 800ad46:	d857      	bhi.n	800adf8 <__ssvfiscanf_r+0x19c>
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d065      	beq.n	800ae18 <__ssvfiscanf_r+0x1bc>
 800ad4c:	2303      	movs	r3, #3
 800ad4e:	9347      	str	r3, [sp, #284]	; 0x11c
 800ad50:	230a      	movs	r3, #10
 800ad52:	9342      	str	r3, [sp, #264]	; 0x108
 800ad54:	e072      	b.n	800ae3c <__ssvfiscanf_r+0x1e0>
 800ad56:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800ad58:	4655      	mov	r5, sl
 800ad5a:	fb02 1103 	mla	r1, r2, r3, r1
 800ad5e:	3930      	subs	r1, #48	; 0x30
 800ad60:	9143      	str	r1, [sp, #268]	; 0x10c
 800ad62:	e7d3      	b.n	800ad0c <__ssvfiscanf_r+0xb0>
 800ad64:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800ad68:	2a20      	cmp	r2, #32
 800ad6a:	d8ef      	bhi.n	800ad4c <__ssvfiscanf_r+0xf0>
 800ad6c:	a101      	add	r1, pc, #4	; (adr r1, 800ad74 <__ssvfiscanf_r+0x118>)
 800ad6e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ad72:	bf00      	nop
 800ad74:	0800ae27 	.word	0x0800ae27
 800ad78:	0800ad4d 	.word	0x0800ad4d
 800ad7c:	0800ad4d 	.word	0x0800ad4d
 800ad80:	0800ae85 	.word	0x0800ae85
 800ad84:	0800ad4d 	.word	0x0800ad4d
 800ad88:	0800ad4d 	.word	0x0800ad4d
 800ad8c:	0800ad4d 	.word	0x0800ad4d
 800ad90:	0800ad4d 	.word	0x0800ad4d
 800ad94:	0800ad4d 	.word	0x0800ad4d
 800ad98:	0800ad4d 	.word	0x0800ad4d
 800ad9c:	0800ad4d 	.word	0x0800ad4d
 800ada0:	0800ae9b 	.word	0x0800ae9b
 800ada4:	0800ae71 	.word	0x0800ae71
 800ada8:	0800adff 	.word	0x0800adff
 800adac:	0800adff 	.word	0x0800adff
 800adb0:	0800adff 	.word	0x0800adff
 800adb4:	0800ad4d 	.word	0x0800ad4d
 800adb8:	0800ae75 	.word	0x0800ae75
 800adbc:	0800ad4d 	.word	0x0800ad4d
 800adc0:	0800ad4d 	.word	0x0800ad4d
 800adc4:	0800ad4d 	.word	0x0800ad4d
 800adc8:	0800ad4d 	.word	0x0800ad4d
 800adcc:	0800aeab 	.word	0x0800aeab
 800add0:	0800ae7d 	.word	0x0800ae7d
 800add4:	0800ae1f 	.word	0x0800ae1f
 800add8:	0800ad4d 	.word	0x0800ad4d
 800addc:	0800ad4d 	.word	0x0800ad4d
 800ade0:	0800aea7 	.word	0x0800aea7
 800ade4:	0800ad4d 	.word	0x0800ad4d
 800ade8:	0800ae71 	.word	0x0800ae71
 800adec:	0800ad4d 	.word	0x0800ad4d
 800adf0:	0800ad4d 	.word	0x0800ad4d
 800adf4:	0800ae27 	.word	0x0800ae27
 800adf8:	3b45      	subs	r3, #69	; 0x45
 800adfa:	2b02      	cmp	r3, #2
 800adfc:	d8a6      	bhi.n	800ad4c <__ssvfiscanf_r+0xf0>
 800adfe:	2305      	movs	r3, #5
 800ae00:	e01b      	b.n	800ae3a <__ssvfiscanf_r+0x1de>
 800ae02:	4621      	mov	r1, r4
 800ae04:	4630      	mov	r0, r6
 800ae06:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ae08:	4798      	blx	r3
 800ae0a:	2800      	cmp	r0, #0
 800ae0c:	f43f af65 	beq.w	800acda <__ssvfiscanf_r+0x7e>
 800ae10:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ae12:	2800      	cmp	r0, #0
 800ae14:	f040 808d 	bne.w	800af32 <__ssvfiscanf_r+0x2d6>
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	e08f      	b.n	800af3e <__ssvfiscanf_r+0x2e2>
 800ae1e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ae20:	f042 0220 	orr.w	r2, r2, #32
 800ae24:	9241      	str	r2, [sp, #260]	; 0x104
 800ae26:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ae28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae2c:	9241      	str	r2, [sp, #260]	; 0x104
 800ae2e:	2210      	movs	r2, #16
 800ae30:	2b6f      	cmp	r3, #111	; 0x6f
 800ae32:	bf34      	ite	cc
 800ae34:	2303      	movcc	r3, #3
 800ae36:	2304      	movcs	r3, #4
 800ae38:	9242      	str	r2, [sp, #264]	; 0x108
 800ae3a:	9347      	str	r3, [sp, #284]	; 0x11c
 800ae3c:	6863      	ldr	r3, [r4, #4]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	dd42      	ble.n	800aec8 <__ssvfiscanf_r+0x26c>
 800ae42:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ae44:	0659      	lsls	r1, r3, #25
 800ae46:	d404      	bmi.n	800ae52 <__ssvfiscanf_r+0x1f6>
 800ae48:	6823      	ldr	r3, [r4, #0]
 800ae4a:	781a      	ldrb	r2, [r3, #0]
 800ae4c:	5cba      	ldrb	r2, [r7, r2]
 800ae4e:	0712      	lsls	r2, r2, #28
 800ae50:	d441      	bmi.n	800aed6 <__ssvfiscanf_r+0x27a>
 800ae52:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ae54:	2b02      	cmp	r3, #2
 800ae56:	dc50      	bgt.n	800aefa <__ssvfiscanf_r+0x29e>
 800ae58:	466b      	mov	r3, sp
 800ae5a:	4622      	mov	r2, r4
 800ae5c:	4630      	mov	r0, r6
 800ae5e:	a941      	add	r1, sp, #260	; 0x104
 800ae60:	f000 f876 	bl	800af50 <_scanf_chars>
 800ae64:	2801      	cmp	r0, #1
 800ae66:	d06e      	beq.n	800af46 <__ssvfiscanf_r+0x2ea>
 800ae68:	2802      	cmp	r0, #2
 800ae6a:	f47f af1d 	bne.w	800aca8 <__ssvfiscanf_r+0x4c>
 800ae6e:	e7cf      	b.n	800ae10 <__ssvfiscanf_r+0x1b4>
 800ae70:	220a      	movs	r2, #10
 800ae72:	e7dd      	b.n	800ae30 <__ssvfiscanf_r+0x1d4>
 800ae74:	2300      	movs	r3, #0
 800ae76:	9342      	str	r3, [sp, #264]	; 0x108
 800ae78:	2303      	movs	r3, #3
 800ae7a:	e7de      	b.n	800ae3a <__ssvfiscanf_r+0x1de>
 800ae7c:	2308      	movs	r3, #8
 800ae7e:	9342      	str	r3, [sp, #264]	; 0x108
 800ae80:	2304      	movs	r3, #4
 800ae82:	e7da      	b.n	800ae3a <__ssvfiscanf_r+0x1de>
 800ae84:	4629      	mov	r1, r5
 800ae86:	4640      	mov	r0, r8
 800ae88:	f000 f9b4 	bl	800b1f4 <__sccl>
 800ae8c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ae8e:	4605      	mov	r5, r0
 800ae90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae94:	9341      	str	r3, [sp, #260]	; 0x104
 800ae96:	2301      	movs	r3, #1
 800ae98:	e7cf      	b.n	800ae3a <__ssvfiscanf_r+0x1de>
 800ae9a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ae9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aea0:	9341      	str	r3, [sp, #260]	; 0x104
 800aea2:	2300      	movs	r3, #0
 800aea4:	e7c9      	b.n	800ae3a <__ssvfiscanf_r+0x1de>
 800aea6:	2302      	movs	r3, #2
 800aea8:	e7c7      	b.n	800ae3a <__ssvfiscanf_r+0x1de>
 800aeaa:	9841      	ldr	r0, [sp, #260]	; 0x104
 800aeac:	06c3      	lsls	r3, r0, #27
 800aeae:	f53f aefb 	bmi.w	800aca8 <__ssvfiscanf_r+0x4c>
 800aeb2:	9b00      	ldr	r3, [sp, #0]
 800aeb4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aeb6:	1d19      	adds	r1, r3, #4
 800aeb8:	9100      	str	r1, [sp, #0]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f010 0f01 	tst.w	r0, #1
 800aec0:	bf14      	ite	ne
 800aec2:	801a      	strhne	r2, [r3, #0]
 800aec4:	601a      	streq	r2, [r3, #0]
 800aec6:	e6ef      	b.n	800aca8 <__ssvfiscanf_r+0x4c>
 800aec8:	4621      	mov	r1, r4
 800aeca:	4630      	mov	r0, r6
 800aecc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aece:	4798      	blx	r3
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d0b6      	beq.n	800ae42 <__ssvfiscanf_r+0x1e6>
 800aed4:	e79c      	b.n	800ae10 <__ssvfiscanf_r+0x1b4>
 800aed6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800aed8:	3201      	adds	r2, #1
 800aeda:	9245      	str	r2, [sp, #276]	; 0x114
 800aedc:	6862      	ldr	r2, [r4, #4]
 800aede:	3a01      	subs	r2, #1
 800aee0:	2a00      	cmp	r2, #0
 800aee2:	6062      	str	r2, [r4, #4]
 800aee4:	dd02      	ble.n	800aeec <__ssvfiscanf_r+0x290>
 800aee6:	3301      	adds	r3, #1
 800aee8:	6023      	str	r3, [r4, #0]
 800aeea:	e7ad      	b.n	800ae48 <__ssvfiscanf_r+0x1ec>
 800aeec:	4621      	mov	r1, r4
 800aeee:	4630      	mov	r0, r6
 800aef0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800aef2:	4798      	blx	r3
 800aef4:	2800      	cmp	r0, #0
 800aef6:	d0a7      	beq.n	800ae48 <__ssvfiscanf_r+0x1ec>
 800aef8:	e78a      	b.n	800ae10 <__ssvfiscanf_r+0x1b4>
 800aefa:	2b04      	cmp	r3, #4
 800aefc:	dc0e      	bgt.n	800af1c <__ssvfiscanf_r+0x2c0>
 800aefe:	466b      	mov	r3, sp
 800af00:	4622      	mov	r2, r4
 800af02:	4630      	mov	r0, r6
 800af04:	a941      	add	r1, sp, #260	; 0x104
 800af06:	f000 f87d 	bl	800b004 <_scanf_i>
 800af0a:	e7ab      	b.n	800ae64 <__ssvfiscanf_r+0x208>
 800af0c:	0800aba9 	.word	0x0800aba9
 800af10:	0800ac23 	.word	0x0800ac23
 800af14:	08076ae8 	.word	0x08076ae8
 800af18:	08076ac8 	.word	0x08076ac8
 800af1c:	4b0b      	ldr	r3, [pc, #44]	; (800af4c <__ssvfiscanf_r+0x2f0>)
 800af1e:	2b00      	cmp	r3, #0
 800af20:	f43f aec2 	beq.w	800aca8 <__ssvfiscanf_r+0x4c>
 800af24:	466b      	mov	r3, sp
 800af26:	4622      	mov	r2, r4
 800af28:	4630      	mov	r0, r6
 800af2a:	a941      	add	r1, sp, #260	; 0x104
 800af2c:	f3af 8000 	nop.w
 800af30:	e798      	b.n	800ae64 <__ssvfiscanf_r+0x208>
 800af32:	89a3      	ldrh	r3, [r4, #12]
 800af34:	f013 0f40 	tst.w	r3, #64	; 0x40
 800af38:	bf18      	it	ne
 800af3a:	f04f 30ff 	movne.w	r0, #4294967295
 800af3e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800af42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af46:	9844      	ldr	r0, [sp, #272]	; 0x110
 800af48:	e7f9      	b.n	800af3e <__ssvfiscanf_r+0x2e2>
 800af4a:	bf00      	nop
 800af4c:	00000000 	.word	0x00000000

0800af50 <_scanf_chars>:
 800af50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af54:	4615      	mov	r5, r2
 800af56:	688a      	ldr	r2, [r1, #8]
 800af58:	4680      	mov	r8, r0
 800af5a:	460c      	mov	r4, r1
 800af5c:	b932      	cbnz	r2, 800af6c <_scanf_chars+0x1c>
 800af5e:	698a      	ldr	r2, [r1, #24]
 800af60:	2a00      	cmp	r2, #0
 800af62:	bf0c      	ite	eq
 800af64:	2201      	moveq	r2, #1
 800af66:	f04f 32ff 	movne.w	r2, #4294967295
 800af6a:	608a      	str	r2, [r1, #8]
 800af6c:	2700      	movs	r7, #0
 800af6e:	6822      	ldr	r2, [r4, #0]
 800af70:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800b000 <_scanf_chars+0xb0>
 800af74:	06d1      	lsls	r1, r2, #27
 800af76:	bf5f      	itttt	pl
 800af78:	681a      	ldrpl	r2, [r3, #0]
 800af7a:	1d11      	addpl	r1, r2, #4
 800af7c:	6019      	strpl	r1, [r3, #0]
 800af7e:	6816      	ldrpl	r6, [r2, #0]
 800af80:	69a0      	ldr	r0, [r4, #24]
 800af82:	b188      	cbz	r0, 800afa8 <_scanf_chars+0x58>
 800af84:	2801      	cmp	r0, #1
 800af86:	d107      	bne.n	800af98 <_scanf_chars+0x48>
 800af88:	682b      	ldr	r3, [r5, #0]
 800af8a:	781a      	ldrb	r2, [r3, #0]
 800af8c:	6963      	ldr	r3, [r4, #20]
 800af8e:	5c9b      	ldrb	r3, [r3, r2]
 800af90:	b953      	cbnz	r3, 800afa8 <_scanf_chars+0x58>
 800af92:	2f00      	cmp	r7, #0
 800af94:	d031      	beq.n	800affa <_scanf_chars+0xaa>
 800af96:	e022      	b.n	800afde <_scanf_chars+0x8e>
 800af98:	2802      	cmp	r0, #2
 800af9a:	d120      	bne.n	800afde <_scanf_chars+0x8e>
 800af9c:	682b      	ldr	r3, [r5, #0]
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800afa4:	071b      	lsls	r3, r3, #28
 800afa6:	d41a      	bmi.n	800afde <_scanf_chars+0x8e>
 800afa8:	6823      	ldr	r3, [r4, #0]
 800afaa:	3701      	adds	r7, #1
 800afac:	06da      	lsls	r2, r3, #27
 800afae:	bf5e      	ittt	pl
 800afb0:	682b      	ldrpl	r3, [r5, #0]
 800afb2:	781b      	ldrbpl	r3, [r3, #0]
 800afb4:	f806 3b01 	strbpl.w	r3, [r6], #1
 800afb8:	682a      	ldr	r2, [r5, #0]
 800afba:	686b      	ldr	r3, [r5, #4]
 800afbc:	3201      	adds	r2, #1
 800afbe:	602a      	str	r2, [r5, #0]
 800afc0:	68a2      	ldr	r2, [r4, #8]
 800afc2:	3b01      	subs	r3, #1
 800afc4:	3a01      	subs	r2, #1
 800afc6:	606b      	str	r3, [r5, #4]
 800afc8:	60a2      	str	r2, [r4, #8]
 800afca:	b142      	cbz	r2, 800afde <_scanf_chars+0x8e>
 800afcc:	2b00      	cmp	r3, #0
 800afce:	dcd7      	bgt.n	800af80 <_scanf_chars+0x30>
 800afd0:	4629      	mov	r1, r5
 800afd2:	4640      	mov	r0, r8
 800afd4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800afd8:	4798      	blx	r3
 800afda:	2800      	cmp	r0, #0
 800afdc:	d0d0      	beq.n	800af80 <_scanf_chars+0x30>
 800afde:	6823      	ldr	r3, [r4, #0]
 800afe0:	f013 0310 	ands.w	r3, r3, #16
 800afe4:	d105      	bne.n	800aff2 <_scanf_chars+0xa2>
 800afe6:	68e2      	ldr	r2, [r4, #12]
 800afe8:	3201      	adds	r2, #1
 800afea:	60e2      	str	r2, [r4, #12]
 800afec:	69a2      	ldr	r2, [r4, #24]
 800afee:	b102      	cbz	r2, 800aff2 <_scanf_chars+0xa2>
 800aff0:	7033      	strb	r3, [r6, #0]
 800aff2:	2000      	movs	r0, #0
 800aff4:	6923      	ldr	r3, [r4, #16]
 800aff6:	443b      	add	r3, r7
 800aff8:	6123      	str	r3, [r4, #16]
 800affa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800affe:	bf00      	nop
 800b000:	08076ae8 	.word	0x08076ae8

0800b004 <_scanf_i>:
 800b004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b008:	460c      	mov	r4, r1
 800b00a:	4698      	mov	r8, r3
 800b00c:	4b75      	ldr	r3, [pc, #468]	; (800b1e4 <_scanf_i+0x1e0>)
 800b00e:	b087      	sub	sp, #28
 800b010:	4682      	mov	sl, r0
 800b012:	4616      	mov	r6, r2
 800b014:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b018:	ab03      	add	r3, sp, #12
 800b01a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b01e:	4b72      	ldr	r3, [pc, #456]	; (800b1e8 <_scanf_i+0x1e4>)
 800b020:	69a1      	ldr	r1, [r4, #24]
 800b022:	4a72      	ldr	r2, [pc, #456]	; (800b1ec <_scanf_i+0x1e8>)
 800b024:	4627      	mov	r7, r4
 800b026:	2903      	cmp	r1, #3
 800b028:	bf18      	it	ne
 800b02a:	461a      	movne	r2, r3
 800b02c:	68a3      	ldr	r3, [r4, #8]
 800b02e:	9201      	str	r2, [sp, #4]
 800b030:	1e5a      	subs	r2, r3, #1
 800b032:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b036:	bf81      	itttt	hi
 800b038:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b03c:	eb03 0905 	addhi.w	r9, r3, r5
 800b040:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b044:	60a3      	strhi	r3, [r4, #8]
 800b046:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b04a:	bf98      	it	ls
 800b04c:	f04f 0900 	movls.w	r9, #0
 800b050:	463d      	mov	r5, r7
 800b052:	f04f 0b00 	mov.w	fp, #0
 800b056:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b05a:	6023      	str	r3, [r4, #0]
 800b05c:	6831      	ldr	r1, [r6, #0]
 800b05e:	ab03      	add	r3, sp, #12
 800b060:	2202      	movs	r2, #2
 800b062:	7809      	ldrb	r1, [r1, #0]
 800b064:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b068:	f000 fa28 	bl	800b4bc <memchr>
 800b06c:	b328      	cbz	r0, 800b0ba <_scanf_i+0xb6>
 800b06e:	f1bb 0f01 	cmp.w	fp, #1
 800b072:	d159      	bne.n	800b128 <_scanf_i+0x124>
 800b074:	6862      	ldr	r2, [r4, #4]
 800b076:	b92a      	cbnz	r2, 800b084 <_scanf_i+0x80>
 800b078:	2308      	movs	r3, #8
 800b07a:	6822      	ldr	r2, [r4, #0]
 800b07c:	6063      	str	r3, [r4, #4]
 800b07e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b082:	6022      	str	r2, [r4, #0]
 800b084:	6822      	ldr	r2, [r4, #0]
 800b086:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b08a:	6022      	str	r2, [r4, #0]
 800b08c:	68a2      	ldr	r2, [r4, #8]
 800b08e:	1e51      	subs	r1, r2, #1
 800b090:	60a1      	str	r1, [r4, #8]
 800b092:	b192      	cbz	r2, 800b0ba <_scanf_i+0xb6>
 800b094:	6832      	ldr	r2, [r6, #0]
 800b096:	1c51      	adds	r1, r2, #1
 800b098:	6031      	str	r1, [r6, #0]
 800b09a:	7812      	ldrb	r2, [r2, #0]
 800b09c:	f805 2b01 	strb.w	r2, [r5], #1
 800b0a0:	6872      	ldr	r2, [r6, #4]
 800b0a2:	3a01      	subs	r2, #1
 800b0a4:	2a00      	cmp	r2, #0
 800b0a6:	6072      	str	r2, [r6, #4]
 800b0a8:	dc07      	bgt.n	800b0ba <_scanf_i+0xb6>
 800b0aa:	4631      	mov	r1, r6
 800b0ac:	4650      	mov	r0, sl
 800b0ae:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b0b2:	4790      	blx	r2
 800b0b4:	2800      	cmp	r0, #0
 800b0b6:	f040 8085 	bne.w	800b1c4 <_scanf_i+0x1c0>
 800b0ba:	f10b 0b01 	add.w	fp, fp, #1
 800b0be:	f1bb 0f03 	cmp.w	fp, #3
 800b0c2:	d1cb      	bne.n	800b05c <_scanf_i+0x58>
 800b0c4:	6863      	ldr	r3, [r4, #4]
 800b0c6:	b90b      	cbnz	r3, 800b0cc <_scanf_i+0xc8>
 800b0c8:	230a      	movs	r3, #10
 800b0ca:	6063      	str	r3, [r4, #4]
 800b0cc:	6863      	ldr	r3, [r4, #4]
 800b0ce:	4948      	ldr	r1, [pc, #288]	; (800b1f0 <_scanf_i+0x1ec>)
 800b0d0:	6960      	ldr	r0, [r4, #20]
 800b0d2:	1ac9      	subs	r1, r1, r3
 800b0d4:	f000 f88e 	bl	800b1f4 <__sccl>
 800b0d8:	f04f 0b00 	mov.w	fp, #0
 800b0dc:	68a3      	ldr	r3, [r4, #8]
 800b0de:	6822      	ldr	r2, [r4, #0]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d03d      	beq.n	800b160 <_scanf_i+0x15c>
 800b0e4:	6831      	ldr	r1, [r6, #0]
 800b0e6:	6960      	ldr	r0, [r4, #20]
 800b0e8:	f891 c000 	ldrb.w	ip, [r1]
 800b0ec:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	d035      	beq.n	800b160 <_scanf_i+0x15c>
 800b0f4:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b0f8:	d124      	bne.n	800b144 <_scanf_i+0x140>
 800b0fa:	0510      	lsls	r0, r2, #20
 800b0fc:	d522      	bpl.n	800b144 <_scanf_i+0x140>
 800b0fe:	f10b 0b01 	add.w	fp, fp, #1
 800b102:	f1b9 0f00 	cmp.w	r9, #0
 800b106:	d003      	beq.n	800b110 <_scanf_i+0x10c>
 800b108:	3301      	adds	r3, #1
 800b10a:	f109 39ff 	add.w	r9, r9, #4294967295
 800b10e:	60a3      	str	r3, [r4, #8]
 800b110:	6873      	ldr	r3, [r6, #4]
 800b112:	3b01      	subs	r3, #1
 800b114:	2b00      	cmp	r3, #0
 800b116:	6073      	str	r3, [r6, #4]
 800b118:	dd1b      	ble.n	800b152 <_scanf_i+0x14e>
 800b11a:	6833      	ldr	r3, [r6, #0]
 800b11c:	3301      	adds	r3, #1
 800b11e:	6033      	str	r3, [r6, #0]
 800b120:	68a3      	ldr	r3, [r4, #8]
 800b122:	3b01      	subs	r3, #1
 800b124:	60a3      	str	r3, [r4, #8]
 800b126:	e7d9      	b.n	800b0dc <_scanf_i+0xd8>
 800b128:	f1bb 0f02 	cmp.w	fp, #2
 800b12c:	d1ae      	bne.n	800b08c <_scanf_i+0x88>
 800b12e:	6822      	ldr	r2, [r4, #0]
 800b130:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b134:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b138:	d1bf      	bne.n	800b0ba <_scanf_i+0xb6>
 800b13a:	2310      	movs	r3, #16
 800b13c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b140:	6063      	str	r3, [r4, #4]
 800b142:	e7a2      	b.n	800b08a <_scanf_i+0x86>
 800b144:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b148:	6022      	str	r2, [r4, #0]
 800b14a:	780b      	ldrb	r3, [r1, #0]
 800b14c:	f805 3b01 	strb.w	r3, [r5], #1
 800b150:	e7de      	b.n	800b110 <_scanf_i+0x10c>
 800b152:	4631      	mov	r1, r6
 800b154:	4650      	mov	r0, sl
 800b156:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b15a:	4798      	blx	r3
 800b15c:	2800      	cmp	r0, #0
 800b15e:	d0df      	beq.n	800b120 <_scanf_i+0x11c>
 800b160:	6823      	ldr	r3, [r4, #0]
 800b162:	05db      	lsls	r3, r3, #23
 800b164:	d50d      	bpl.n	800b182 <_scanf_i+0x17e>
 800b166:	42bd      	cmp	r5, r7
 800b168:	d909      	bls.n	800b17e <_scanf_i+0x17a>
 800b16a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b16e:	4632      	mov	r2, r6
 800b170:	4650      	mov	r0, sl
 800b172:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b176:	f105 39ff 	add.w	r9, r5, #4294967295
 800b17a:	4798      	blx	r3
 800b17c:	464d      	mov	r5, r9
 800b17e:	42bd      	cmp	r5, r7
 800b180:	d02d      	beq.n	800b1de <_scanf_i+0x1da>
 800b182:	6822      	ldr	r2, [r4, #0]
 800b184:	f012 0210 	ands.w	r2, r2, #16
 800b188:	d113      	bne.n	800b1b2 <_scanf_i+0x1ae>
 800b18a:	702a      	strb	r2, [r5, #0]
 800b18c:	4639      	mov	r1, r7
 800b18e:	6863      	ldr	r3, [r4, #4]
 800b190:	4650      	mov	r0, sl
 800b192:	9e01      	ldr	r6, [sp, #4]
 800b194:	47b0      	blx	r6
 800b196:	6821      	ldr	r1, [r4, #0]
 800b198:	f8d8 3000 	ldr.w	r3, [r8]
 800b19c:	f011 0f20 	tst.w	r1, #32
 800b1a0:	d013      	beq.n	800b1ca <_scanf_i+0x1c6>
 800b1a2:	1d1a      	adds	r2, r3, #4
 800b1a4:	f8c8 2000 	str.w	r2, [r8]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	6018      	str	r0, [r3, #0]
 800b1ac:	68e3      	ldr	r3, [r4, #12]
 800b1ae:	3301      	adds	r3, #1
 800b1b0:	60e3      	str	r3, [r4, #12]
 800b1b2:	2000      	movs	r0, #0
 800b1b4:	1bed      	subs	r5, r5, r7
 800b1b6:	44ab      	add	fp, r5
 800b1b8:	6925      	ldr	r5, [r4, #16]
 800b1ba:	445d      	add	r5, fp
 800b1bc:	6125      	str	r5, [r4, #16]
 800b1be:	b007      	add	sp, #28
 800b1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1c4:	f04f 0b00 	mov.w	fp, #0
 800b1c8:	e7ca      	b.n	800b160 <_scanf_i+0x15c>
 800b1ca:	1d1a      	adds	r2, r3, #4
 800b1cc:	f8c8 2000 	str.w	r2, [r8]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f011 0f01 	tst.w	r1, #1
 800b1d6:	bf14      	ite	ne
 800b1d8:	8018      	strhne	r0, [r3, #0]
 800b1da:	6018      	streq	r0, [r3, #0]
 800b1dc:	e7e6      	b.n	800b1ac <_scanf_i+0x1a8>
 800b1de:	2001      	movs	r0, #1
 800b1e0:	e7ed      	b.n	800b1be <_scanf_i+0x1ba>
 800b1e2:	bf00      	nop
 800b1e4:	0800cb60 	.word	0x0800cb60
 800b1e8:	0800b445 	.word	0x0800b445
 800b1ec:	0800b35d 	.word	0x0800b35d
 800b1f0:	08076ae5 	.word	0x08076ae5

0800b1f4 <__sccl>:
 800b1f4:	b570      	push	{r4, r5, r6, lr}
 800b1f6:	780b      	ldrb	r3, [r1, #0]
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	2b5e      	cmp	r3, #94	; 0x5e
 800b1fc:	bf13      	iteet	ne
 800b1fe:	2200      	movne	r2, #0
 800b200:	2201      	moveq	r2, #1
 800b202:	784b      	ldrbeq	r3, [r1, #1]
 800b204:	1c48      	addne	r0, r1, #1
 800b206:	bf08      	it	eq
 800b208:	1c88      	addeq	r0, r1, #2
 800b20a:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b20e:	1e61      	subs	r1, r4, #1
 800b210:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b214:	42a9      	cmp	r1, r5
 800b216:	d1fb      	bne.n	800b210 <__sccl+0x1c>
 800b218:	b90b      	cbnz	r3, 800b21e <__sccl+0x2a>
 800b21a:	3801      	subs	r0, #1
 800b21c:	bd70      	pop	{r4, r5, r6, pc}
 800b21e:	f082 0201 	eor.w	r2, r2, #1
 800b222:	4605      	mov	r5, r0
 800b224:	54e2      	strb	r2, [r4, r3]
 800b226:	4628      	mov	r0, r5
 800b228:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b22c:	292d      	cmp	r1, #45	; 0x2d
 800b22e:	d006      	beq.n	800b23e <__sccl+0x4a>
 800b230:	295d      	cmp	r1, #93	; 0x5d
 800b232:	d0f3      	beq.n	800b21c <__sccl+0x28>
 800b234:	b909      	cbnz	r1, 800b23a <__sccl+0x46>
 800b236:	4628      	mov	r0, r5
 800b238:	e7f0      	b.n	800b21c <__sccl+0x28>
 800b23a:	460b      	mov	r3, r1
 800b23c:	e7f1      	b.n	800b222 <__sccl+0x2e>
 800b23e:	786e      	ldrb	r6, [r5, #1]
 800b240:	2e5d      	cmp	r6, #93	; 0x5d
 800b242:	d0fa      	beq.n	800b23a <__sccl+0x46>
 800b244:	42b3      	cmp	r3, r6
 800b246:	dcf8      	bgt.n	800b23a <__sccl+0x46>
 800b248:	4619      	mov	r1, r3
 800b24a:	3502      	adds	r5, #2
 800b24c:	3101      	adds	r1, #1
 800b24e:	428e      	cmp	r6, r1
 800b250:	5462      	strb	r2, [r4, r1]
 800b252:	dcfb      	bgt.n	800b24c <__sccl+0x58>
 800b254:	1af1      	subs	r1, r6, r3
 800b256:	3901      	subs	r1, #1
 800b258:	42b3      	cmp	r3, r6
 800b25a:	bfa8      	it	ge
 800b25c:	2100      	movge	r1, #0
 800b25e:	1c58      	adds	r0, r3, #1
 800b260:	1843      	adds	r3, r0, r1
 800b262:	e7e0      	b.n	800b226 <__sccl+0x32>

0800b264 <_strtol_l.constprop.0>:
 800b264:	2b01      	cmp	r3, #1
 800b266:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b26a:	4680      	mov	r8, r0
 800b26c:	d001      	beq.n	800b272 <_strtol_l.constprop.0+0xe>
 800b26e:	2b24      	cmp	r3, #36	; 0x24
 800b270:	d906      	bls.n	800b280 <_strtol_l.constprop.0+0x1c>
 800b272:	f7ff fc3b 	bl	800aaec <__errno>
 800b276:	2316      	movs	r3, #22
 800b278:	6003      	str	r3, [r0, #0]
 800b27a:	2000      	movs	r0, #0
 800b27c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b280:	460d      	mov	r5, r1
 800b282:	4f35      	ldr	r7, [pc, #212]	; (800b358 <_strtol_l.constprop.0+0xf4>)
 800b284:	4628      	mov	r0, r5
 800b286:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b28a:	5de6      	ldrb	r6, [r4, r7]
 800b28c:	f016 0608 	ands.w	r6, r6, #8
 800b290:	d1f8      	bne.n	800b284 <_strtol_l.constprop.0+0x20>
 800b292:	2c2d      	cmp	r4, #45	; 0x2d
 800b294:	d12f      	bne.n	800b2f6 <_strtol_l.constprop.0+0x92>
 800b296:	2601      	movs	r6, #1
 800b298:	782c      	ldrb	r4, [r5, #0]
 800b29a:	1c85      	adds	r5, r0, #2
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d057      	beq.n	800b350 <_strtol_l.constprop.0+0xec>
 800b2a0:	2b10      	cmp	r3, #16
 800b2a2:	d109      	bne.n	800b2b8 <_strtol_l.constprop.0+0x54>
 800b2a4:	2c30      	cmp	r4, #48	; 0x30
 800b2a6:	d107      	bne.n	800b2b8 <_strtol_l.constprop.0+0x54>
 800b2a8:	7828      	ldrb	r0, [r5, #0]
 800b2aa:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b2ae:	2858      	cmp	r0, #88	; 0x58
 800b2b0:	d149      	bne.n	800b346 <_strtol_l.constprop.0+0xe2>
 800b2b2:	2310      	movs	r3, #16
 800b2b4:	786c      	ldrb	r4, [r5, #1]
 800b2b6:	3502      	adds	r5, #2
 800b2b8:	2700      	movs	r7, #0
 800b2ba:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800b2be:	f10e 3eff 	add.w	lr, lr, #4294967295
 800b2c2:	fbbe f9f3 	udiv	r9, lr, r3
 800b2c6:	4638      	mov	r0, r7
 800b2c8:	fb03 ea19 	mls	sl, r3, r9, lr
 800b2cc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b2d0:	f1bc 0f09 	cmp.w	ip, #9
 800b2d4:	d814      	bhi.n	800b300 <_strtol_l.constprop.0+0x9c>
 800b2d6:	4664      	mov	r4, ip
 800b2d8:	42a3      	cmp	r3, r4
 800b2da:	dd22      	ble.n	800b322 <_strtol_l.constprop.0+0xbe>
 800b2dc:	2f00      	cmp	r7, #0
 800b2de:	db1d      	blt.n	800b31c <_strtol_l.constprop.0+0xb8>
 800b2e0:	4581      	cmp	r9, r0
 800b2e2:	d31b      	bcc.n	800b31c <_strtol_l.constprop.0+0xb8>
 800b2e4:	d101      	bne.n	800b2ea <_strtol_l.constprop.0+0x86>
 800b2e6:	45a2      	cmp	sl, r4
 800b2e8:	db18      	blt.n	800b31c <_strtol_l.constprop.0+0xb8>
 800b2ea:	2701      	movs	r7, #1
 800b2ec:	fb00 4003 	mla	r0, r0, r3, r4
 800b2f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b2f4:	e7ea      	b.n	800b2cc <_strtol_l.constprop.0+0x68>
 800b2f6:	2c2b      	cmp	r4, #43	; 0x2b
 800b2f8:	bf04      	itt	eq
 800b2fa:	782c      	ldrbeq	r4, [r5, #0]
 800b2fc:	1c85      	addeq	r5, r0, #2
 800b2fe:	e7cd      	b.n	800b29c <_strtol_l.constprop.0+0x38>
 800b300:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b304:	f1bc 0f19 	cmp.w	ip, #25
 800b308:	d801      	bhi.n	800b30e <_strtol_l.constprop.0+0xaa>
 800b30a:	3c37      	subs	r4, #55	; 0x37
 800b30c:	e7e4      	b.n	800b2d8 <_strtol_l.constprop.0+0x74>
 800b30e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b312:	f1bc 0f19 	cmp.w	ip, #25
 800b316:	d804      	bhi.n	800b322 <_strtol_l.constprop.0+0xbe>
 800b318:	3c57      	subs	r4, #87	; 0x57
 800b31a:	e7dd      	b.n	800b2d8 <_strtol_l.constprop.0+0x74>
 800b31c:	f04f 37ff 	mov.w	r7, #4294967295
 800b320:	e7e6      	b.n	800b2f0 <_strtol_l.constprop.0+0x8c>
 800b322:	2f00      	cmp	r7, #0
 800b324:	da07      	bge.n	800b336 <_strtol_l.constprop.0+0xd2>
 800b326:	2322      	movs	r3, #34	; 0x22
 800b328:	4670      	mov	r0, lr
 800b32a:	f8c8 3000 	str.w	r3, [r8]
 800b32e:	2a00      	cmp	r2, #0
 800b330:	d0a4      	beq.n	800b27c <_strtol_l.constprop.0+0x18>
 800b332:	1e69      	subs	r1, r5, #1
 800b334:	e005      	b.n	800b342 <_strtol_l.constprop.0+0xde>
 800b336:	b106      	cbz	r6, 800b33a <_strtol_l.constprop.0+0xd6>
 800b338:	4240      	negs	r0, r0
 800b33a:	2a00      	cmp	r2, #0
 800b33c:	d09e      	beq.n	800b27c <_strtol_l.constprop.0+0x18>
 800b33e:	2f00      	cmp	r7, #0
 800b340:	d1f7      	bne.n	800b332 <_strtol_l.constprop.0+0xce>
 800b342:	6011      	str	r1, [r2, #0]
 800b344:	e79a      	b.n	800b27c <_strtol_l.constprop.0+0x18>
 800b346:	2430      	movs	r4, #48	; 0x30
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d1b5      	bne.n	800b2b8 <_strtol_l.constprop.0+0x54>
 800b34c:	2308      	movs	r3, #8
 800b34e:	e7b3      	b.n	800b2b8 <_strtol_l.constprop.0+0x54>
 800b350:	2c30      	cmp	r4, #48	; 0x30
 800b352:	d0a9      	beq.n	800b2a8 <_strtol_l.constprop.0+0x44>
 800b354:	230a      	movs	r3, #10
 800b356:	e7af      	b.n	800b2b8 <_strtol_l.constprop.0+0x54>
 800b358:	08076ae8 	.word	0x08076ae8

0800b35c <_strtol_r>:
 800b35c:	f7ff bf82 	b.w	800b264 <_strtol_l.constprop.0>

0800b360 <_strtoul_l.constprop.0>:
 800b360:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b364:	4686      	mov	lr, r0
 800b366:	460d      	mov	r5, r1
 800b368:	4f35      	ldr	r7, [pc, #212]	; (800b440 <_strtoul_l.constprop.0+0xe0>)
 800b36a:	4628      	mov	r0, r5
 800b36c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b370:	5de6      	ldrb	r6, [r4, r7]
 800b372:	f016 0608 	ands.w	r6, r6, #8
 800b376:	d1f8      	bne.n	800b36a <_strtoul_l.constprop.0+0xa>
 800b378:	2c2d      	cmp	r4, #45	; 0x2d
 800b37a:	d12f      	bne.n	800b3dc <_strtoul_l.constprop.0+0x7c>
 800b37c:	2601      	movs	r6, #1
 800b37e:	782c      	ldrb	r4, [r5, #0]
 800b380:	1c85      	adds	r5, r0, #2
 800b382:	2b00      	cmp	r3, #0
 800b384:	d057      	beq.n	800b436 <_strtoul_l.constprop.0+0xd6>
 800b386:	2b10      	cmp	r3, #16
 800b388:	d109      	bne.n	800b39e <_strtoul_l.constprop.0+0x3e>
 800b38a:	2c30      	cmp	r4, #48	; 0x30
 800b38c:	d107      	bne.n	800b39e <_strtoul_l.constprop.0+0x3e>
 800b38e:	7828      	ldrb	r0, [r5, #0]
 800b390:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b394:	2858      	cmp	r0, #88	; 0x58
 800b396:	d149      	bne.n	800b42c <_strtoul_l.constprop.0+0xcc>
 800b398:	2310      	movs	r3, #16
 800b39a:	786c      	ldrb	r4, [r5, #1]
 800b39c:	3502      	adds	r5, #2
 800b39e:	f04f 38ff 	mov.w	r8, #4294967295
 800b3a2:	fbb8 f8f3 	udiv	r8, r8, r3
 800b3a6:	2700      	movs	r7, #0
 800b3a8:	fb03 f908 	mul.w	r9, r3, r8
 800b3ac:	4638      	mov	r0, r7
 800b3ae:	ea6f 0909 	mvn.w	r9, r9
 800b3b2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b3b6:	f1bc 0f09 	cmp.w	ip, #9
 800b3ba:	d814      	bhi.n	800b3e6 <_strtoul_l.constprop.0+0x86>
 800b3bc:	4664      	mov	r4, ip
 800b3be:	42a3      	cmp	r3, r4
 800b3c0:	dd22      	ble.n	800b408 <_strtoul_l.constprop.0+0xa8>
 800b3c2:	2f00      	cmp	r7, #0
 800b3c4:	db1d      	blt.n	800b402 <_strtoul_l.constprop.0+0xa2>
 800b3c6:	4580      	cmp	r8, r0
 800b3c8:	d31b      	bcc.n	800b402 <_strtoul_l.constprop.0+0xa2>
 800b3ca:	d101      	bne.n	800b3d0 <_strtoul_l.constprop.0+0x70>
 800b3cc:	45a1      	cmp	r9, r4
 800b3ce:	db18      	blt.n	800b402 <_strtoul_l.constprop.0+0xa2>
 800b3d0:	2701      	movs	r7, #1
 800b3d2:	fb00 4003 	mla	r0, r0, r3, r4
 800b3d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b3da:	e7ea      	b.n	800b3b2 <_strtoul_l.constprop.0+0x52>
 800b3dc:	2c2b      	cmp	r4, #43	; 0x2b
 800b3de:	bf04      	itt	eq
 800b3e0:	782c      	ldrbeq	r4, [r5, #0]
 800b3e2:	1c85      	addeq	r5, r0, #2
 800b3e4:	e7cd      	b.n	800b382 <_strtoul_l.constprop.0+0x22>
 800b3e6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b3ea:	f1bc 0f19 	cmp.w	ip, #25
 800b3ee:	d801      	bhi.n	800b3f4 <_strtoul_l.constprop.0+0x94>
 800b3f0:	3c37      	subs	r4, #55	; 0x37
 800b3f2:	e7e4      	b.n	800b3be <_strtoul_l.constprop.0+0x5e>
 800b3f4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b3f8:	f1bc 0f19 	cmp.w	ip, #25
 800b3fc:	d804      	bhi.n	800b408 <_strtoul_l.constprop.0+0xa8>
 800b3fe:	3c57      	subs	r4, #87	; 0x57
 800b400:	e7dd      	b.n	800b3be <_strtoul_l.constprop.0+0x5e>
 800b402:	f04f 37ff 	mov.w	r7, #4294967295
 800b406:	e7e6      	b.n	800b3d6 <_strtoul_l.constprop.0+0x76>
 800b408:	2f00      	cmp	r7, #0
 800b40a:	da07      	bge.n	800b41c <_strtoul_l.constprop.0+0xbc>
 800b40c:	2322      	movs	r3, #34	; 0x22
 800b40e:	f04f 30ff 	mov.w	r0, #4294967295
 800b412:	f8ce 3000 	str.w	r3, [lr]
 800b416:	b932      	cbnz	r2, 800b426 <_strtoul_l.constprop.0+0xc6>
 800b418:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b41c:	b106      	cbz	r6, 800b420 <_strtoul_l.constprop.0+0xc0>
 800b41e:	4240      	negs	r0, r0
 800b420:	2a00      	cmp	r2, #0
 800b422:	d0f9      	beq.n	800b418 <_strtoul_l.constprop.0+0xb8>
 800b424:	b107      	cbz	r7, 800b428 <_strtoul_l.constprop.0+0xc8>
 800b426:	1e69      	subs	r1, r5, #1
 800b428:	6011      	str	r1, [r2, #0]
 800b42a:	e7f5      	b.n	800b418 <_strtoul_l.constprop.0+0xb8>
 800b42c:	2430      	movs	r4, #48	; 0x30
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d1b5      	bne.n	800b39e <_strtoul_l.constprop.0+0x3e>
 800b432:	2308      	movs	r3, #8
 800b434:	e7b3      	b.n	800b39e <_strtoul_l.constprop.0+0x3e>
 800b436:	2c30      	cmp	r4, #48	; 0x30
 800b438:	d0a9      	beq.n	800b38e <_strtoul_l.constprop.0+0x2e>
 800b43a:	230a      	movs	r3, #10
 800b43c:	e7af      	b.n	800b39e <_strtoul_l.constprop.0+0x3e>
 800b43e:	bf00      	nop
 800b440:	08076ae8 	.word	0x08076ae8

0800b444 <_strtoul_r>:
 800b444:	f7ff bf8c 	b.w	800b360 <_strtoul_l.constprop.0>

0800b448 <__submore>:
 800b448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b44c:	460c      	mov	r4, r1
 800b44e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b450:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b454:	4299      	cmp	r1, r3
 800b456:	d11b      	bne.n	800b490 <__submore+0x48>
 800b458:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b45c:	f000 f8b2 	bl	800b5c4 <_malloc_r>
 800b460:	b918      	cbnz	r0, 800b46a <__submore+0x22>
 800b462:	f04f 30ff 	mov.w	r0, #4294967295
 800b466:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b46a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b46e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b470:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b474:	6360      	str	r0, [r4, #52]	; 0x34
 800b476:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b47a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b47e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b482:	7043      	strb	r3, [r0, #1]
 800b484:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b488:	7003      	strb	r3, [r0, #0]
 800b48a:	6020      	str	r0, [r4, #0]
 800b48c:	2000      	movs	r0, #0
 800b48e:	e7ea      	b.n	800b466 <__submore+0x1e>
 800b490:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b492:	0077      	lsls	r7, r6, #1
 800b494:	463a      	mov	r2, r7
 800b496:	f000 f909 	bl	800b6ac <_realloc_r>
 800b49a:	4605      	mov	r5, r0
 800b49c:	2800      	cmp	r0, #0
 800b49e:	d0e0      	beq.n	800b462 <__submore+0x1a>
 800b4a0:	eb00 0806 	add.w	r8, r0, r6
 800b4a4:	4601      	mov	r1, r0
 800b4a6:	4632      	mov	r2, r6
 800b4a8:	4640      	mov	r0, r8
 800b4aa:	f000 f815 	bl	800b4d8 <memcpy>
 800b4ae:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b4b2:	f8c4 8000 	str.w	r8, [r4]
 800b4b6:	e7e9      	b.n	800b48c <__submore+0x44>

0800b4b8 <__retarget_lock_acquire_recursive>:
 800b4b8:	4770      	bx	lr

0800b4ba <__retarget_lock_release_recursive>:
 800b4ba:	4770      	bx	lr

0800b4bc <memchr>:
 800b4bc:	4603      	mov	r3, r0
 800b4be:	b510      	push	{r4, lr}
 800b4c0:	b2c9      	uxtb	r1, r1
 800b4c2:	4402      	add	r2, r0
 800b4c4:	4293      	cmp	r3, r2
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	d101      	bne.n	800b4ce <memchr+0x12>
 800b4ca:	2000      	movs	r0, #0
 800b4cc:	e003      	b.n	800b4d6 <memchr+0x1a>
 800b4ce:	7804      	ldrb	r4, [r0, #0]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	428c      	cmp	r4, r1
 800b4d4:	d1f6      	bne.n	800b4c4 <memchr+0x8>
 800b4d6:	bd10      	pop	{r4, pc}

0800b4d8 <memcpy>:
 800b4d8:	440a      	add	r2, r1
 800b4da:	4291      	cmp	r1, r2
 800b4dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4e0:	d100      	bne.n	800b4e4 <memcpy+0xc>
 800b4e2:	4770      	bx	lr
 800b4e4:	b510      	push	{r4, lr}
 800b4e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4ea:	4291      	cmp	r1, r2
 800b4ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4f0:	d1f9      	bne.n	800b4e6 <memcpy+0xe>
 800b4f2:	bd10      	pop	{r4, pc}

0800b4f4 <_free_r>:
 800b4f4:	b538      	push	{r3, r4, r5, lr}
 800b4f6:	4605      	mov	r5, r0
 800b4f8:	2900      	cmp	r1, #0
 800b4fa:	d040      	beq.n	800b57e <_free_r+0x8a>
 800b4fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b500:	1f0c      	subs	r4, r1, #4
 800b502:	2b00      	cmp	r3, #0
 800b504:	bfb8      	it	lt
 800b506:	18e4      	addlt	r4, r4, r3
 800b508:	f000 f910 	bl	800b72c <__malloc_lock>
 800b50c:	4a1c      	ldr	r2, [pc, #112]	; (800b580 <_free_r+0x8c>)
 800b50e:	6813      	ldr	r3, [r2, #0]
 800b510:	b933      	cbnz	r3, 800b520 <_free_r+0x2c>
 800b512:	6063      	str	r3, [r4, #4]
 800b514:	6014      	str	r4, [r2, #0]
 800b516:	4628      	mov	r0, r5
 800b518:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b51c:	f000 b90c 	b.w	800b738 <__malloc_unlock>
 800b520:	42a3      	cmp	r3, r4
 800b522:	d908      	bls.n	800b536 <_free_r+0x42>
 800b524:	6820      	ldr	r0, [r4, #0]
 800b526:	1821      	adds	r1, r4, r0
 800b528:	428b      	cmp	r3, r1
 800b52a:	bf01      	itttt	eq
 800b52c:	6819      	ldreq	r1, [r3, #0]
 800b52e:	685b      	ldreq	r3, [r3, #4]
 800b530:	1809      	addeq	r1, r1, r0
 800b532:	6021      	streq	r1, [r4, #0]
 800b534:	e7ed      	b.n	800b512 <_free_r+0x1e>
 800b536:	461a      	mov	r2, r3
 800b538:	685b      	ldr	r3, [r3, #4]
 800b53a:	b10b      	cbz	r3, 800b540 <_free_r+0x4c>
 800b53c:	42a3      	cmp	r3, r4
 800b53e:	d9fa      	bls.n	800b536 <_free_r+0x42>
 800b540:	6811      	ldr	r1, [r2, #0]
 800b542:	1850      	adds	r0, r2, r1
 800b544:	42a0      	cmp	r0, r4
 800b546:	d10b      	bne.n	800b560 <_free_r+0x6c>
 800b548:	6820      	ldr	r0, [r4, #0]
 800b54a:	4401      	add	r1, r0
 800b54c:	1850      	adds	r0, r2, r1
 800b54e:	4283      	cmp	r3, r0
 800b550:	6011      	str	r1, [r2, #0]
 800b552:	d1e0      	bne.n	800b516 <_free_r+0x22>
 800b554:	6818      	ldr	r0, [r3, #0]
 800b556:	685b      	ldr	r3, [r3, #4]
 800b558:	4401      	add	r1, r0
 800b55a:	6011      	str	r1, [r2, #0]
 800b55c:	6053      	str	r3, [r2, #4]
 800b55e:	e7da      	b.n	800b516 <_free_r+0x22>
 800b560:	d902      	bls.n	800b568 <_free_r+0x74>
 800b562:	230c      	movs	r3, #12
 800b564:	602b      	str	r3, [r5, #0]
 800b566:	e7d6      	b.n	800b516 <_free_r+0x22>
 800b568:	6820      	ldr	r0, [r4, #0]
 800b56a:	1821      	adds	r1, r4, r0
 800b56c:	428b      	cmp	r3, r1
 800b56e:	bf01      	itttt	eq
 800b570:	6819      	ldreq	r1, [r3, #0]
 800b572:	685b      	ldreq	r3, [r3, #4]
 800b574:	1809      	addeq	r1, r1, r0
 800b576:	6021      	streq	r1, [r4, #0]
 800b578:	6063      	str	r3, [r4, #4]
 800b57a:	6054      	str	r4, [r2, #4]
 800b57c:	e7cb      	b.n	800b516 <_free_r+0x22>
 800b57e:	bd38      	pop	{r3, r4, r5, pc}
 800b580:	20000be0 	.word	0x20000be0

0800b584 <sbrk_aligned>:
 800b584:	b570      	push	{r4, r5, r6, lr}
 800b586:	4e0e      	ldr	r6, [pc, #56]	; (800b5c0 <sbrk_aligned+0x3c>)
 800b588:	460c      	mov	r4, r1
 800b58a:	6831      	ldr	r1, [r6, #0]
 800b58c:	4605      	mov	r5, r0
 800b58e:	b911      	cbnz	r1, 800b596 <sbrk_aligned+0x12>
 800b590:	f000 f8bc 	bl	800b70c <_sbrk_r>
 800b594:	6030      	str	r0, [r6, #0]
 800b596:	4621      	mov	r1, r4
 800b598:	4628      	mov	r0, r5
 800b59a:	f000 f8b7 	bl	800b70c <_sbrk_r>
 800b59e:	1c43      	adds	r3, r0, #1
 800b5a0:	d00a      	beq.n	800b5b8 <sbrk_aligned+0x34>
 800b5a2:	1cc4      	adds	r4, r0, #3
 800b5a4:	f024 0403 	bic.w	r4, r4, #3
 800b5a8:	42a0      	cmp	r0, r4
 800b5aa:	d007      	beq.n	800b5bc <sbrk_aligned+0x38>
 800b5ac:	1a21      	subs	r1, r4, r0
 800b5ae:	4628      	mov	r0, r5
 800b5b0:	f000 f8ac 	bl	800b70c <_sbrk_r>
 800b5b4:	3001      	adds	r0, #1
 800b5b6:	d101      	bne.n	800b5bc <sbrk_aligned+0x38>
 800b5b8:	f04f 34ff 	mov.w	r4, #4294967295
 800b5bc:	4620      	mov	r0, r4
 800b5be:	bd70      	pop	{r4, r5, r6, pc}
 800b5c0:	20000be4 	.word	0x20000be4

0800b5c4 <_malloc_r>:
 800b5c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c8:	1ccd      	adds	r5, r1, #3
 800b5ca:	f025 0503 	bic.w	r5, r5, #3
 800b5ce:	3508      	adds	r5, #8
 800b5d0:	2d0c      	cmp	r5, #12
 800b5d2:	bf38      	it	cc
 800b5d4:	250c      	movcc	r5, #12
 800b5d6:	2d00      	cmp	r5, #0
 800b5d8:	4607      	mov	r7, r0
 800b5da:	db01      	blt.n	800b5e0 <_malloc_r+0x1c>
 800b5dc:	42a9      	cmp	r1, r5
 800b5de:	d905      	bls.n	800b5ec <_malloc_r+0x28>
 800b5e0:	230c      	movs	r3, #12
 800b5e2:	2600      	movs	r6, #0
 800b5e4:	603b      	str	r3, [r7, #0]
 800b5e6:	4630      	mov	r0, r6
 800b5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5ec:	4e2e      	ldr	r6, [pc, #184]	; (800b6a8 <_malloc_r+0xe4>)
 800b5ee:	f000 f89d 	bl	800b72c <__malloc_lock>
 800b5f2:	6833      	ldr	r3, [r6, #0]
 800b5f4:	461c      	mov	r4, r3
 800b5f6:	bb34      	cbnz	r4, 800b646 <_malloc_r+0x82>
 800b5f8:	4629      	mov	r1, r5
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	f7ff ffc2 	bl	800b584 <sbrk_aligned>
 800b600:	1c43      	adds	r3, r0, #1
 800b602:	4604      	mov	r4, r0
 800b604:	d14d      	bne.n	800b6a2 <_malloc_r+0xde>
 800b606:	6834      	ldr	r4, [r6, #0]
 800b608:	4626      	mov	r6, r4
 800b60a:	2e00      	cmp	r6, #0
 800b60c:	d140      	bne.n	800b690 <_malloc_r+0xcc>
 800b60e:	6823      	ldr	r3, [r4, #0]
 800b610:	4631      	mov	r1, r6
 800b612:	4638      	mov	r0, r7
 800b614:	eb04 0803 	add.w	r8, r4, r3
 800b618:	f000 f878 	bl	800b70c <_sbrk_r>
 800b61c:	4580      	cmp	r8, r0
 800b61e:	d13a      	bne.n	800b696 <_malloc_r+0xd2>
 800b620:	6821      	ldr	r1, [r4, #0]
 800b622:	3503      	adds	r5, #3
 800b624:	1a6d      	subs	r5, r5, r1
 800b626:	f025 0503 	bic.w	r5, r5, #3
 800b62a:	3508      	adds	r5, #8
 800b62c:	2d0c      	cmp	r5, #12
 800b62e:	bf38      	it	cc
 800b630:	250c      	movcc	r5, #12
 800b632:	4638      	mov	r0, r7
 800b634:	4629      	mov	r1, r5
 800b636:	f7ff ffa5 	bl	800b584 <sbrk_aligned>
 800b63a:	3001      	adds	r0, #1
 800b63c:	d02b      	beq.n	800b696 <_malloc_r+0xd2>
 800b63e:	6823      	ldr	r3, [r4, #0]
 800b640:	442b      	add	r3, r5
 800b642:	6023      	str	r3, [r4, #0]
 800b644:	e00e      	b.n	800b664 <_malloc_r+0xa0>
 800b646:	6822      	ldr	r2, [r4, #0]
 800b648:	1b52      	subs	r2, r2, r5
 800b64a:	d41e      	bmi.n	800b68a <_malloc_r+0xc6>
 800b64c:	2a0b      	cmp	r2, #11
 800b64e:	d916      	bls.n	800b67e <_malloc_r+0xba>
 800b650:	1961      	adds	r1, r4, r5
 800b652:	42a3      	cmp	r3, r4
 800b654:	6025      	str	r5, [r4, #0]
 800b656:	bf18      	it	ne
 800b658:	6059      	strne	r1, [r3, #4]
 800b65a:	6863      	ldr	r3, [r4, #4]
 800b65c:	bf08      	it	eq
 800b65e:	6031      	streq	r1, [r6, #0]
 800b660:	5162      	str	r2, [r4, r5]
 800b662:	604b      	str	r3, [r1, #4]
 800b664:	4638      	mov	r0, r7
 800b666:	f104 060b 	add.w	r6, r4, #11
 800b66a:	f000 f865 	bl	800b738 <__malloc_unlock>
 800b66e:	f026 0607 	bic.w	r6, r6, #7
 800b672:	1d23      	adds	r3, r4, #4
 800b674:	1af2      	subs	r2, r6, r3
 800b676:	d0b6      	beq.n	800b5e6 <_malloc_r+0x22>
 800b678:	1b9b      	subs	r3, r3, r6
 800b67a:	50a3      	str	r3, [r4, r2]
 800b67c:	e7b3      	b.n	800b5e6 <_malloc_r+0x22>
 800b67e:	6862      	ldr	r2, [r4, #4]
 800b680:	42a3      	cmp	r3, r4
 800b682:	bf0c      	ite	eq
 800b684:	6032      	streq	r2, [r6, #0]
 800b686:	605a      	strne	r2, [r3, #4]
 800b688:	e7ec      	b.n	800b664 <_malloc_r+0xa0>
 800b68a:	4623      	mov	r3, r4
 800b68c:	6864      	ldr	r4, [r4, #4]
 800b68e:	e7b2      	b.n	800b5f6 <_malloc_r+0x32>
 800b690:	4634      	mov	r4, r6
 800b692:	6876      	ldr	r6, [r6, #4]
 800b694:	e7b9      	b.n	800b60a <_malloc_r+0x46>
 800b696:	230c      	movs	r3, #12
 800b698:	4638      	mov	r0, r7
 800b69a:	603b      	str	r3, [r7, #0]
 800b69c:	f000 f84c 	bl	800b738 <__malloc_unlock>
 800b6a0:	e7a1      	b.n	800b5e6 <_malloc_r+0x22>
 800b6a2:	6025      	str	r5, [r4, #0]
 800b6a4:	e7de      	b.n	800b664 <_malloc_r+0xa0>
 800b6a6:	bf00      	nop
 800b6a8:	20000be0 	.word	0x20000be0

0800b6ac <_realloc_r>:
 800b6ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6b0:	4680      	mov	r8, r0
 800b6b2:	4614      	mov	r4, r2
 800b6b4:	460e      	mov	r6, r1
 800b6b6:	b921      	cbnz	r1, 800b6c2 <_realloc_r+0x16>
 800b6b8:	4611      	mov	r1, r2
 800b6ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6be:	f7ff bf81 	b.w	800b5c4 <_malloc_r>
 800b6c2:	b92a      	cbnz	r2, 800b6d0 <_realloc_r+0x24>
 800b6c4:	f7ff ff16 	bl	800b4f4 <_free_r>
 800b6c8:	4625      	mov	r5, r4
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6d0:	f000 f838 	bl	800b744 <_malloc_usable_size_r>
 800b6d4:	4284      	cmp	r4, r0
 800b6d6:	4607      	mov	r7, r0
 800b6d8:	d802      	bhi.n	800b6e0 <_realloc_r+0x34>
 800b6da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b6de:	d812      	bhi.n	800b706 <_realloc_r+0x5a>
 800b6e0:	4621      	mov	r1, r4
 800b6e2:	4640      	mov	r0, r8
 800b6e4:	f7ff ff6e 	bl	800b5c4 <_malloc_r>
 800b6e8:	4605      	mov	r5, r0
 800b6ea:	2800      	cmp	r0, #0
 800b6ec:	d0ed      	beq.n	800b6ca <_realloc_r+0x1e>
 800b6ee:	42bc      	cmp	r4, r7
 800b6f0:	4622      	mov	r2, r4
 800b6f2:	4631      	mov	r1, r6
 800b6f4:	bf28      	it	cs
 800b6f6:	463a      	movcs	r2, r7
 800b6f8:	f7ff feee 	bl	800b4d8 <memcpy>
 800b6fc:	4631      	mov	r1, r6
 800b6fe:	4640      	mov	r0, r8
 800b700:	f7ff fef8 	bl	800b4f4 <_free_r>
 800b704:	e7e1      	b.n	800b6ca <_realloc_r+0x1e>
 800b706:	4635      	mov	r5, r6
 800b708:	e7df      	b.n	800b6ca <_realloc_r+0x1e>
	...

0800b70c <_sbrk_r>:
 800b70c:	b538      	push	{r3, r4, r5, lr}
 800b70e:	2300      	movs	r3, #0
 800b710:	4d05      	ldr	r5, [pc, #20]	; (800b728 <_sbrk_r+0x1c>)
 800b712:	4604      	mov	r4, r0
 800b714:	4608      	mov	r0, r1
 800b716:	602b      	str	r3, [r5, #0]
 800b718:	f7fa fcc2 	bl	80060a0 <_sbrk>
 800b71c:	1c43      	adds	r3, r0, #1
 800b71e:	d102      	bne.n	800b726 <_sbrk_r+0x1a>
 800b720:	682b      	ldr	r3, [r5, #0]
 800b722:	b103      	cbz	r3, 800b726 <_sbrk_r+0x1a>
 800b724:	6023      	str	r3, [r4, #0]
 800b726:	bd38      	pop	{r3, r4, r5, pc}
 800b728:	20000bd8 	.word	0x20000bd8

0800b72c <__malloc_lock>:
 800b72c:	4801      	ldr	r0, [pc, #4]	; (800b734 <__malloc_lock+0x8>)
 800b72e:	f7ff bec3 	b.w	800b4b8 <__retarget_lock_acquire_recursive>
 800b732:	bf00      	nop
 800b734:	20000bdc 	.word	0x20000bdc

0800b738 <__malloc_unlock>:
 800b738:	4801      	ldr	r0, [pc, #4]	; (800b740 <__malloc_unlock+0x8>)
 800b73a:	f7ff bebe 	b.w	800b4ba <__retarget_lock_release_recursive>
 800b73e:	bf00      	nop
 800b740:	20000bdc 	.word	0x20000bdc

0800b744 <_malloc_usable_size_r>:
 800b744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b748:	1f18      	subs	r0, r3, #4
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	bfbc      	itt	lt
 800b74e:	580b      	ldrlt	r3, [r1, r0]
 800b750:	18c0      	addlt	r0, r0, r3
 800b752:	4770      	bx	lr

0800b754 <cos>:
 800b754:	b530      	push	{r4, r5, lr}
 800b756:	4a20      	ldr	r2, [pc, #128]	; (800b7d8 <cos+0x84>)
 800b758:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b75c:	4293      	cmp	r3, r2
 800b75e:	b087      	sub	sp, #28
 800b760:	dc06      	bgt.n	800b770 <cos+0x1c>
 800b762:	2200      	movs	r2, #0
 800b764:	2300      	movs	r3, #0
 800b766:	b007      	add	sp, #28
 800b768:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b76c:	f000 ba78 	b.w	800bc60 <__kernel_cos>
 800b770:	4a1a      	ldr	r2, [pc, #104]	; (800b7dc <cos+0x88>)
 800b772:	4293      	cmp	r3, r2
 800b774:	dd05      	ble.n	800b782 <cos+0x2e>
 800b776:	4602      	mov	r2, r0
 800b778:	460b      	mov	r3, r1
 800b77a:	f7f4 fd61 	bl	8000240 <__aeabi_dsub>
 800b77e:	b007      	add	sp, #28
 800b780:	bd30      	pop	{r4, r5, pc}
 800b782:	aa02      	add	r2, sp, #8
 800b784:	f000 f874 	bl	800b870 <__ieee754_rem_pio2>
 800b788:	f000 0003 	and.w	r0, r0, #3
 800b78c:	2801      	cmp	r0, #1
 800b78e:	d009      	beq.n	800b7a4 <cos+0x50>
 800b790:	2802      	cmp	r0, #2
 800b792:	d011      	beq.n	800b7b8 <cos+0x64>
 800b794:	b9b8      	cbnz	r0, 800b7c6 <cos+0x72>
 800b796:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b79a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b79e:	f000 fa5f 	bl	800bc60 <__kernel_cos>
 800b7a2:	e7ec      	b.n	800b77e <cos+0x2a>
 800b7a4:	9000      	str	r0, [sp, #0]
 800b7a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7ae:	f000 fe57 	bl	800c460 <__kernel_sin>
 800b7b2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b7b6:	e7e2      	b.n	800b77e <cos+0x2a>
 800b7b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7c0:	f000 fa4e 	bl	800bc60 <__kernel_cos>
 800b7c4:	e7f5      	b.n	800b7b2 <cos+0x5e>
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7cc:	9300      	str	r3, [sp, #0]
 800b7ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7d2:	f000 fe45 	bl	800c460 <__kernel_sin>
 800b7d6:	e7d2      	b.n	800b77e <cos+0x2a>
 800b7d8:	3fe921fb 	.word	0x3fe921fb
 800b7dc:	7fefffff 	.word	0x7fefffff

0800b7e0 <sin>:
 800b7e0:	b530      	push	{r4, r5, lr}
 800b7e2:	4a20      	ldr	r2, [pc, #128]	; (800b864 <sin+0x84>)
 800b7e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b7e8:	4293      	cmp	r3, r2
 800b7ea:	b087      	sub	sp, #28
 800b7ec:	dc06      	bgt.n	800b7fc <sin+0x1c>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	9300      	str	r3, [sp, #0]
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	f000 fe33 	bl	800c460 <__kernel_sin>
 800b7fa:	e006      	b.n	800b80a <sin+0x2a>
 800b7fc:	4a1a      	ldr	r2, [pc, #104]	; (800b868 <sin+0x88>)
 800b7fe:	4293      	cmp	r3, r2
 800b800:	dd05      	ble.n	800b80e <sin+0x2e>
 800b802:	4602      	mov	r2, r0
 800b804:	460b      	mov	r3, r1
 800b806:	f7f4 fd1b 	bl	8000240 <__aeabi_dsub>
 800b80a:	b007      	add	sp, #28
 800b80c:	bd30      	pop	{r4, r5, pc}
 800b80e:	aa02      	add	r2, sp, #8
 800b810:	f000 f82e 	bl	800b870 <__ieee754_rem_pio2>
 800b814:	f000 0003 	and.w	r0, r0, #3
 800b818:	2801      	cmp	r0, #1
 800b81a:	d009      	beq.n	800b830 <sin+0x50>
 800b81c:	2802      	cmp	r0, #2
 800b81e:	d00e      	beq.n	800b83e <sin+0x5e>
 800b820:	b9c0      	cbnz	r0, 800b854 <sin+0x74>
 800b822:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b826:	2301      	movs	r3, #1
 800b828:	9300      	str	r3, [sp, #0]
 800b82a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b82e:	e7e2      	b.n	800b7f6 <sin+0x16>
 800b830:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b834:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b838:	f000 fa12 	bl	800bc60 <__kernel_cos>
 800b83c:	e7e5      	b.n	800b80a <sin+0x2a>
 800b83e:	2301      	movs	r3, #1
 800b840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b844:	9300      	str	r3, [sp, #0]
 800b846:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b84a:	f000 fe09 	bl	800c460 <__kernel_sin>
 800b84e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b852:	e7da      	b.n	800b80a <sin+0x2a>
 800b854:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b858:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b85c:	f000 fa00 	bl	800bc60 <__kernel_cos>
 800b860:	e7f5      	b.n	800b84e <sin+0x6e>
 800b862:	bf00      	nop
 800b864:	3fe921fb 	.word	0x3fe921fb
 800b868:	7fefffff 	.word	0x7fefffff
 800b86c:	00000000 	.word	0x00000000

0800b870 <__ieee754_rem_pio2>:
 800b870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b874:	4614      	mov	r4, r2
 800b876:	4ac4      	ldr	r2, [pc, #784]	; (800bb88 <__ieee754_rem_pio2+0x318>)
 800b878:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800b87c:	b08d      	sub	sp, #52	; 0x34
 800b87e:	4592      	cmp	sl, r2
 800b880:	9104      	str	r1, [sp, #16]
 800b882:	dc07      	bgt.n	800b894 <__ieee754_rem_pio2+0x24>
 800b884:	2200      	movs	r2, #0
 800b886:	2300      	movs	r3, #0
 800b888:	e9c4 0100 	strd	r0, r1, [r4]
 800b88c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b890:	2500      	movs	r5, #0
 800b892:	e024      	b.n	800b8de <__ieee754_rem_pio2+0x6e>
 800b894:	4abd      	ldr	r2, [pc, #756]	; (800bb8c <__ieee754_rem_pio2+0x31c>)
 800b896:	4592      	cmp	sl, r2
 800b898:	dc72      	bgt.n	800b980 <__ieee754_rem_pio2+0x110>
 800b89a:	9b04      	ldr	r3, [sp, #16]
 800b89c:	4dbc      	ldr	r5, [pc, #752]	; (800bb90 <__ieee754_rem_pio2+0x320>)
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	a3ab      	add	r3, pc, #684	; (adr r3, 800bb50 <__ieee754_rem_pio2+0x2e0>)
 800b8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a6:	dd36      	ble.n	800b916 <__ieee754_rem_pio2+0xa6>
 800b8a8:	f7f4 fcca 	bl	8000240 <__aeabi_dsub>
 800b8ac:	45aa      	cmp	sl, r5
 800b8ae:	4606      	mov	r6, r0
 800b8b0:	460f      	mov	r7, r1
 800b8b2:	d018      	beq.n	800b8e6 <__ieee754_rem_pio2+0x76>
 800b8b4:	a3a8      	add	r3, pc, #672	; (adr r3, 800bb58 <__ieee754_rem_pio2+0x2e8>)
 800b8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ba:	f7f4 fcc1 	bl	8000240 <__aeabi_dsub>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	e9c4 2300 	strd	r2, r3, [r4]
 800b8c8:	4639      	mov	r1, r7
 800b8ca:	f7f4 fcb9 	bl	8000240 <__aeabi_dsub>
 800b8ce:	a3a2      	add	r3, pc, #648	; (adr r3, 800bb58 <__ieee754_rem_pio2+0x2e8>)
 800b8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d4:	f7f4 fcb4 	bl	8000240 <__aeabi_dsub>
 800b8d8:	2501      	movs	r5, #1
 800b8da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b8de:	4628      	mov	r0, r5
 800b8e0:	b00d      	add	sp, #52	; 0x34
 800b8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e6:	a39e      	add	r3, pc, #632	; (adr r3, 800bb60 <__ieee754_rem_pio2+0x2f0>)
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	f7f4 fca8 	bl	8000240 <__aeabi_dsub>
 800b8f0:	a39d      	add	r3, pc, #628	; (adr r3, 800bb68 <__ieee754_rem_pio2+0x2f8>)
 800b8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f6:	4606      	mov	r6, r0
 800b8f8:	460f      	mov	r7, r1
 800b8fa:	f7f4 fca1 	bl	8000240 <__aeabi_dsub>
 800b8fe:	4602      	mov	r2, r0
 800b900:	460b      	mov	r3, r1
 800b902:	4630      	mov	r0, r6
 800b904:	e9c4 2300 	strd	r2, r3, [r4]
 800b908:	4639      	mov	r1, r7
 800b90a:	f7f4 fc99 	bl	8000240 <__aeabi_dsub>
 800b90e:	a396      	add	r3, pc, #600	; (adr r3, 800bb68 <__ieee754_rem_pio2+0x2f8>)
 800b910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b914:	e7de      	b.n	800b8d4 <__ieee754_rem_pio2+0x64>
 800b916:	f7f4 fc95 	bl	8000244 <__adddf3>
 800b91a:	45aa      	cmp	sl, r5
 800b91c:	4606      	mov	r6, r0
 800b91e:	460f      	mov	r7, r1
 800b920:	d016      	beq.n	800b950 <__ieee754_rem_pio2+0xe0>
 800b922:	a38d      	add	r3, pc, #564	; (adr r3, 800bb58 <__ieee754_rem_pio2+0x2e8>)
 800b924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b928:	f7f4 fc8c 	bl	8000244 <__adddf3>
 800b92c:	4602      	mov	r2, r0
 800b92e:	460b      	mov	r3, r1
 800b930:	4630      	mov	r0, r6
 800b932:	e9c4 2300 	strd	r2, r3, [r4]
 800b936:	4639      	mov	r1, r7
 800b938:	f7f4 fc82 	bl	8000240 <__aeabi_dsub>
 800b93c:	a386      	add	r3, pc, #536	; (adr r3, 800bb58 <__ieee754_rem_pio2+0x2e8>)
 800b93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b942:	f7f4 fc7f 	bl	8000244 <__adddf3>
 800b946:	f04f 35ff 	mov.w	r5, #4294967295
 800b94a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b94e:	e7c6      	b.n	800b8de <__ieee754_rem_pio2+0x6e>
 800b950:	a383      	add	r3, pc, #524	; (adr r3, 800bb60 <__ieee754_rem_pio2+0x2f0>)
 800b952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b956:	f7f4 fc75 	bl	8000244 <__adddf3>
 800b95a:	a383      	add	r3, pc, #524	; (adr r3, 800bb68 <__ieee754_rem_pio2+0x2f8>)
 800b95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b960:	4606      	mov	r6, r0
 800b962:	460f      	mov	r7, r1
 800b964:	f7f4 fc6e 	bl	8000244 <__adddf3>
 800b968:	4602      	mov	r2, r0
 800b96a:	460b      	mov	r3, r1
 800b96c:	4630      	mov	r0, r6
 800b96e:	e9c4 2300 	strd	r2, r3, [r4]
 800b972:	4639      	mov	r1, r7
 800b974:	f7f4 fc64 	bl	8000240 <__aeabi_dsub>
 800b978:	a37b      	add	r3, pc, #492	; (adr r3, 800bb68 <__ieee754_rem_pio2+0x2f8>)
 800b97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97e:	e7e0      	b.n	800b942 <__ieee754_rem_pio2+0xd2>
 800b980:	4a84      	ldr	r2, [pc, #528]	; (800bb94 <__ieee754_rem_pio2+0x324>)
 800b982:	4592      	cmp	sl, r2
 800b984:	f300 80d5 	bgt.w	800bb32 <__ieee754_rem_pio2+0x2c2>
 800b988:	f000 fe20 	bl	800c5cc <fabs>
 800b98c:	a378      	add	r3, pc, #480	; (adr r3, 800bb70 <__ieee754_rem_pio2+0x300>)
 800b98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b992:	4606      	mov	r6, r0
 800b994:	460f      	mov	r7, r1
 800b996:	f7f4 fe0b 	bl	80005b0 <__aeabi_dmul>
 800b99a:	2200      	movs	r2, #0
 800b99c:	4b7e      	ldr	r3, [pc, #504]	; (800bb98 <__ieee754_rem_pio2+0x328>)
 800b99e:	f7f4 fc51 	bl	8000244 <__adddf3>
 800b9a2:	f7f5 f89f 	bl	8000ae4 <__aeabi_d2iz>
 800b9a6:	4605      	mov	r5, r0
 800b9a8:	f7f4 fd98 	bl	80004dc <__aeabi_i2d>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b9b4:	a366      	add	r3, pc, #408	; (adr r3, 800bb50 <__ieee754_rem_pio2+0x2e0>)
 800b9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ba:	f7f4 fdf9 	bl	80005b0 <__aeabi_dmul>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	4630      	mov	r0, r6
 800b9c4:	4639      	mov	r1, r7
 800b9c6:	f7f4 fc3b 	bl	8000240 <__aeabi_dsub>
 800b9ca:	a363      	add	r3, pc, #396	; (adr r3, 800bb58 <__ieee754_rem_pio2+0x2e8>)
 800b9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d0:	4680      	mov	r8, r0
 800b9d2:	4689      	mov	r9, r1
 800b9d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9d8:	f7f4 fdea 	bl	80005b0 <__aeabi_dmul>
 800b9dc:	2d1f      	cmp	r5, #31
 800b9de:	4606      	mov	r6, r0
 800b9e0:	460f      	mov	r7, r1
 800b9e2:	dc0e      	bgt.n	800ba02 <__ieee754_rem_pio2+0x192>
 800b9e4:	4b6d      	ldr	r3, [pc, #436]	; (800bb9c <__ieee754_rem_pio2+0x32c>)
 800b9e6:	1e6a      	subs	r2, r5, #1
 800b9e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9ec:	4553      	cmp	r3, sl
 800b9ee:	d008      	beq.n	800ba02 <__ieee754_rem_pio2+0x192>
 800b9f0:	4632      	mov	r2, r6
 800b9f2:	463b      	mov	r3, r7
 800b9f4:	4640      	mov	r0, r8
 800b9f6:	4649      	mov	r1, r9
 800b9f8:	f7f4 fc22 	bl	8000240 <__aeabi_dsub>
 800b9fc:	e9c4 0100 	strd	r0, r1, [r4]
 800ba00:	e013      	b.n	800ba2a <__ieee754_rem_pio2+0x1ba>
 800ba02:	463b      	mov	r3, r7
 800ba04:	4632      	mov	r2, r6
 800ba06:	4640      	mov	r0, r8
 800ba08:	4649      	mov	r1, r9
 800ba0a:	f7f4 fc19 	bl	8000240 <__aeabi_dsub>
 800ba0e:	ea4f 532a 	mov.w	r3, sl, asr #20
 800ba12:	9305      	str	r3, [sp, #20]
 800ba14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ba18:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 800ba1c:	f1ba 0f10 	cmp.w	sl, #16
 800ba20:	dc1f      	bgt.n	800ba62 <__ieee754_rem_pio2+0x1f2>
 800ba22:	4602      	mov	r2, r0
 800ba24:	460b      	mov	r3, r1
 800ba26:	e9c4 2300 	strd	r2, r3, [r4]
 800ba2a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800ba2e:	4640      	mov	r0, r8
 800ba30:	4653      	mov	r3, sl
 800ba32:	4649      	mov	r1, r9
 800ba34:	f7f4 fc04 	bl	8000240 <__aeabi_dsub>
 800ba38:	4632      	mov	r2, r6
 800ba3a:	463b      	mov	r3, r7
 800ba3c:	f7f4 fc00 	bl	8000240 <__aeabi_dsub>
 800ba40:	460b      	mov	r3, r1
 800ba42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ba46:	9904      	ldr	r1, [sp, #16]
 800ba48:	4602      	mov	r2, r0
 800ba4a:	2900      	cmp	r1, #0
 800ba4c:	f6bf af47 	bge.w	800b8de <__ieee754_rem_pio2+0x6e>
 800ba50:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800ba54:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800ba58:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ba5c:	60e3      	str	r3, [r4, #12]
 800ba5e:	426d      	negs	r5, r5
 800ba60:	e73d      	b.n	800b8de <__ieee754_rem_pio2+0x6e>
 800ba62:	a33f      	add	r3, pc, #252	; (adr r3, 800bb60 <__ieee754_rem_pio2+0x2f0>)
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba6c:	f7f4 fda0 	bl	80005b0 <__aeabi_dmul>
 800ba70:	4606      	mov	r6, r0
 800ba72:	460f      	mov	r7, r1
 800ba74:	4602      	mov	r2, r0
 800ba76:	460b      	mov	r3, r1
 800ba78:	4640      	mov	r0, r8
 800ba7a:	4649      	mov	r1, r9
 800ba7c:	f7f4 fbe0 	bl	8000240 <__aeabi_dsub>
 800ba80:	4602      	mov	r2, r0
 800ba82:	460b      	mov	r3, r1
 800ba84:	4682      	mov	sl, r0
 800ba86:	468b      	mov	fp, r1
 800ba88:	4640      	mov	r0, r8
 800ba8a:	4649      	mov	r1, r9
 800ba8c:	f7f4 fbd8 	bl	8000240 <__aeabi_dsub>
 800ba90:	4632      	mov	r2, r6
 800ba92:	463b      	mov	r3, r7
 800ba94:	f7f4 fbd4 	bl	8000240 <__aeabi_dsub>
 800ba98:	a333      	add	r3, pc, #204	; (adr r3, 800bb68 <__ieee754_rem_pio2+0x2f8>)
 800ba9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9e:	4606      	mov	r6, r0
 800baa0:	460f      	mov	r7, r1
 800baa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baa6:	f7f4 fd83 	bl	80005b0 <__aeabi_dmul>
 800baaa:	4632      	mov	r2, r6
 800baac:	463b      	mov	r3, r7
 800baae:	f7f4 fbc7 	bl	8000240 <__aeabi_dsub>
 800bab2:	4602      	mov	r2, r0
 800bab4:	460b      	mov	r3, r1
 800bab6:	4606      	mov	r6, r0
 800bab8:	460f      	mov	r7, r1
 800baba:	4650      	mov	r0, sl
 800babc:	4659      	mov	r1, fp
 800babe:	f7f4 fbbf 	bl	8000240 <__aeabi_dsub>
 800bac2:	9a05      	ldr	r2, [sp, #20]
 800bac4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bac8:	1ad3      	subs	r3, r2, r3
 800baca:	2b31      	cmp	r3, #49	; 0x31
 800bacc:	dc06      	bgt.n	800badc <__ieee754_rem_pio2+0x26c>
 800bace:	4602      	mov	r2, r0
 800bad0:	460b      	mov	r3, r1
 800bad2:	46d0      	mov	r8, sl
 800bad4:	46d9      	mov	r9, fp
 800bad6:	e9c4 2300 	strd	r2, r3, [r4]
 800bada:	e7a6      	b.n	800ba2a <__ieee754_rem_pio2+0x1ba>
 800badc:	a326      	add	r3, pc, #152	; (adr r3, 800bb78 <__ieee754_rem_pio2+0x308>)
 800bade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bae2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bae6:	f7f4 fd63 	bl	80005b0 <__aeabi_dmul>
 800baea:	4606      	mov	r6, r0
 800baec:	460f      	mov	r7, r1
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	4650      	mov	r0, sl
 800baf4:	4659      	mov	r1, fp
 800baf6:	f7f4 fba3 	bl	8000240 <__aeabi_dsub>
 800bafa:	4602      	mov	r2, r0
 800bafc:	460b      	mov	r3, r1
 800bafe:	4680      	mov	r8, r0
 800bb00:	4689      	mov	r9, r1
 800bb02:	4650      	mov	r0, sl
 800bb04:	4659      	mov	r1, fp
 800bb06:	f7f4 fb9b 	bl	8000240 <__aeabi_dsub>
 800bb0a:	4632      	mov	r2, r6
 800bb0c:	463b      	mov	r3, r7
 800bb0e:	f7f4 fb97 	bl	8000240 <__aeabi_dsub>
 800bb12:	a31b      	add	r3, pc, #108	; (adr r3, 800bb80 <__ieee754_rem_pio2+0x310>)
 800bb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb18:	4606      	mov	r6, r0
 800bb1a:	460f      	mov	r7, r1
 800bb1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb20:	f7f4 fd46 	bl	80005b0 <__aeabi_dmul>
 800bb24:	4632      	mov	r2, r6
 800bb26:	463b      	mov	r3, r7
 800bb28:	f7f4 fb8a 	bl	8000240 <__aeabi_dsub>
 800bb2c:	4606      	mov	r6, r0
 800bb2e:	460f      	mov	r7, r1
 800bb30:	e75e      	b.n	800b9f0 <__ieee754_rem_pio2+0x180>
 800bb32:	4a1b      	ldr	r2, [pc, #108]	; (800bba0 <__ieee754_rem_pio2+0x330>)
 800bb34:	4592      	cmp	sl, r2
 800bb36:	dd35      	ble.n	800bba4 <__ieee754_rem_pio2+0x334>
 800bb38:	4602      	mov	r2, r0
 800bb3a:	460b      	mov	r3, r1
 800bb3c:	f7f4 fb80 	bl	8000240 <__aeabi_dsub>
 800bb40:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bb44:	e9c4 0100 	strd	r0, r1, [r4]
 800bb48:	e6a2      	b.n	800b890 <__ieee754_rem_pio2+0x20>
 800bb4a:	bf00      	nop
 800bb4c:	f3af 8000 	nop.w
 800bb50:	54400000 	.word	0x54400000
 800bb54:	3ff921fb 	.word	0x3ff921fb
 800bb58:	1a626331 	.word	0x1a626331
 800bb5c:	3dd0b461 	.word	0x3dd0b461
 800bb60:	1a600000 	.word	0x1a600000
 800bb64:	3dd0b461 	.word	0x3dd0b461
 800bb68:	2e037073 	.word	0x2e037073
 800bb6c:	3ba3198a 	.word	0x3ba3198a
 800bb70:	6dc9c883 	.word	0x6dc9c883
 800bb74:	3fe45f30 	.word	0x3fe45f30
 800bb78:	2e000000 	.word	0x2e000000
 800bb7c:	3ba3198a 	.word	0x3ba3198a
 800bb80:	252049c1 	.word	0x252049c1
 800bb84:	397b839a 	.word	0x397b839a
 800bb88:	3fe921fb 	.word	0x3fe921fb
 800bb8c:	4002d97b 	.word	0x4002d97b
 800bb90:	3ff921fb 	.word	0x3ff921fb
 800bb94:	413921fb 	.word	0x413921fb
 800bb98:	3fe00000 	.word	0x3fe00000
 800bb9c:	08076c48 	.word	0x08076c48
 800bba0:	7fefffff 	.word	0x7fefffff
 800bba4:	ea4f 552a 	mov.w	r5, sl, asr #20
 800bba8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800bbac:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800bbb0:	460f      	mov	r7, r1
 800bbb2:	4606      	mov	r6, r0
 800bbb4:	f7f4 ff96 	bl	8000ae4 <__aeabi_d2iz>
 800bbb8:	f7f4 fc90 	bl	80004dc <__aeabi_i2d>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bbc8:	f7f4 fb3a 	bl	8000240 <__aeabi_dsub>
 800bbcc:	2200      	movs	r2, #0
 800bbce:	4b22      	ldr	r3, [pc, #136]	; (800bc58 <__ieee754_rem_pio2+0x3e8>)
 800bbd0:	f7f4 fcee 	bl	80005b0 <__aeabi_dmul>
 800bbd4:	460f      	mov	r7, r1
 800bbd6:	4606      	mov	r6, r0
 800bbd8:	f7f4 ff84 	bl	8000ae4 <__aeabi_d2iz>
 800bbdc:	f7f4 fc7e 	bl	80004dc <__aeabi_i2d>
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	460b      	mov	r3, r1
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	4639      	mov	r1, r7
 800bbe8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bbec:	f7f4 fb28 	bl	8000240 <__aeabi_dsub>
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	4b19      	ldr	r3, [pc, #100]	; (800bc58 <__ieee754_rem_pio2+0x3e8>)
 800bbf4:	f7f4 fcdc 	bl	80005b0 <__aeabi_dmul>
 800bbf8:	f04f 0803 	mov.w	r8, #3
 800bbfc:	2600      	movs	r6, #0
 800bbfe:	2700      	movs	r7, #0
 800bc00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bc04:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 800bc08:	4632      	mov	r2, r6
 800bc0a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 800bc0e:	463b      	mov	r3, r7
 800bc10:	46c2      	mov	sl, r8
 800bc12:	f108 38ff 	add.w	r8, r8, #4294967295
 800bc16:	f7f4 ff33 	bl	8000a80 <__aeabi_dcmpeq>
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d1f4      	bne.n	800bc08 <__ieee754_rem_pio2+0x398>
 800bc1e:	4b0f      	ldr	r3, [pc, #60]	; (800bc5c <__ieee754_rem_pio2+0x3ec>)
 800bc20:	462a      	mov	r2, r5
 800bc22:	9301      	str	r3, [sp, #4]
 800bc24:	2302      	movs	r3, #2
 800bc26:	4621      	mov	r1, r4
 800bc28:	9300      	str	r3, [sp, #0]
 800bc2a:	a806      	add	r0, sp, #24
 800bc2c:	4653      	mov	r3, sl
 800bc2e:	f000 f8d5 	bl	800bddc <__kernel_rem_pio2>
 800bc32:	9b04      	ldr	r3, [sp, #16]
 800bc34:	4605      	mov	r5, r0
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	f6bf ae51 	bge.w	800b8de <__ieee754_rem_pio2+0x6e>
 800bc3c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800bc40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc44:	e9c4 2300 	strd	r2, r3, [r4]
 800bc48:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800bc4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc50:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bc54:	e703      	b.n	800ba5e <__ieee754_rem_pio2+0x1ee>
 800bc56:	bf00      	nop
 800bc58:	41700000 	.word	0x41700000
 800bc5c:	08076cc8 	.word	0x08076cc8

0800bc60 <__kernel_cos>:
 800bc60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800bc68:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800bc6c:	4680      	mov	r8, r0
 800bc6e:	460f      	mov	r7, r1
 800bc70:	e9cd 2300 	strd	r2, r3, [sp]
 800bc74:	da04      	bge.n	800bc80 <__kernel_cos+0x20>
 800bc76:	f7f4 ff35 	bl	8000ae4 <__aeabi_d2iz>
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	f000 8086 	beq.w	800bd8c <__kernel_cos+0x12c>
 800bc80:	4642      	mov	r2, r8
 800bc82:	463b      	mov	r3, r7
 800bc84:	4640      	mov	r0, r8
 800bc86:	4639      	mov	r1, r7
 800bc88:	f7f4 fc92 	bl	80005b0 <__aeabi_dmul>
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	4b4e      	ldr	r3, [pc, #312]	; (800bdc8 <__kernel_cos+0x168>)
 800bc90:	4604      	mov	r4, r0
 800bc92:	460d      	mov	r5, r1
 800bc94:	f7f4 fc8c 	bl	80005b0 <__aeabi_dmul>
 800bc98:	a33f      	add	r3, pc, #252	; (adr r3, 800bd98 <__kernel_cos+0x138>)
 800bc9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc9e:	4682      	mov	sl, r0
 800bca0:	468b      	mov	fp, r1
 800bca2:	4620      	mov	r0, r4
 800bca4:	4629      	mov	r1, r5
 800bca6:	f7f4 fc83 	bl	80005b0 <__aeabi_dmul>
 800bcaa:	a33d      	add	r3, pc, #244	; (adr r3, 800bda0 <__kernel_cos+0x140>)
 800bcac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb0:	f7f4 fac8 	bl	8000244 <__adddf3>
 800bcb4:	4622      	mov	r2, r4
 800bcb6:	462b      	mov	r3, r5
 800bcb8:	f7f4 fc7a 	bl	80005b0 <__aeabi_dmul>
 800bcbc:	a33a      	add	r3, pc, #232	; (adr r3, 800bda8 <__kernel_cos+0x148>)
 800bcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc2:	f7f4 fabd 	bl	8000240 <__aeabi_dsub>
 800bcc6:	4622      	mov	r2, r4
 800bcc8:	462b      	mov	r3, r5
 800bcca:	f7f4 fc71 	bl	80005b0 <__aeabi_dmul>
 800bcce:	a338      	add	r3, pc, #224	; (adr r3, 800bdb0 <__kernel_cos+0x150>)
 800bcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd4:	f7f4 fab6 	bl	8000244 <__adddf3>
 800bcd8:	4622      	mov	r2, r4
 800bcda:	462b      	mov	r3, r5
 800bcdc:	f7f4 fc68 	bl	80005b0 <__aeabi_dmul>
 800bce0:	a335      	add	r3, pc, #212	; (adr r3, 800bdb8 <__kernel_cos+0x158>)
 800bce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce6:	f7f4 faab 	bl	8000240 <__aeabi_dsub>
 800bcea:	4622      	mov	r2, r4
 800bcec:	462b      	mov	r3, r5
 800bcee:	f7f4 fc5f 	bl	80005b0 <__aeabi_dmul>
 800bcf2:	a333      	add	r3, pc, #204	; (adr r3, 800bdc0 <__kernel_cos+0x160>)
 800bcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf8:	f7f4 faa4 	bl	8000244 <__adddf3>
 800bcfc:	4622      	mov	r2, r4
 800bcfe:	462b      	mov	r3, r5
 800bd00:	f7f4 fc56 	bl	80005b0 <__aeabi_dmul>
 800bd04:	4622      	mov	r2, r4
 800bd06:	462b      	mov	r3, r5
 800bd08:	f7f4 fc52 	bl	80005b0 <__aeabi_dmul>
 800bd0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bd10:	4604      	mov	r4, r0
 800bd12:	460d      	mov	r5, r1
 800bd14:	4640      	mov	r0, r8
 800bd16:	4639      	mov	r1, r7
 800bd18:	f7f4 fc4a 	bl	80005b0 <__aeabi_dmul>
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	4602      	mov	r2, r0
 800bd20:	4629      	mov	r1, r5
 800bd22:	4620      	mov	r0, r4
 800bd24:	f7f4 fa8c 	bl	8000240 <__aeabi_dsub>
 800bd28:	4b28      	ldr	r3, [pc, #160]	; (800bdcc <__kernel_cos+0x16c>)
 800bd2a:	4680      	mov	r8, r0
 800bd2c:	429e      	cmp	r6, r3
 800bd2e:	4689      	mov	r9, r1
 800bd30:	dc0e      	bgt.n	800bd50 <__kernel_cos+0xf0>
 800bd32:	4602      	mov	r2, r0
 800bd34:	460b      	mov	r3, r1
 800bd36:	4650      	mov	r0, sl
 800bd38:	4659      	mov	r1, fp
 800bd3a:	f7f4 fa81 	bl	8000240 <__aeabi_dsub>
 800bd3e:	4602      	mov	r2, r0
 800bd40:	2000      	movs	r0, #0
 800bd42:	460b      	mov	r3, r1
 800bd44:	4922      	ldr	r1, [pc, #136]	; (800bdd0 <__kernel_cos+0x170>)
 800bd46:	f7f4 fa7b 	bl	8000240 <__aeabi_dsub>
 800bd4a:	b003      	add	sp, #12
 800bd4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd50:	2400      	movs	r4, #0
 800bd52:	4b20      	ldr	r3, [pc, #128]	; (800bdd4 <__kernel_cos+0x174>)
 800bd54:	4622      	mov	r2, r4
 800bd56:	429e      	cmp	r6, r3
 800bd58:	bfcc      	ite	gt
 800bd5a:	4d1f      	ldrgt	r5, [pc, #124]	; (800bdd8 <__kernel_cos+0x178>)
 800bd5c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800bd60:	462b      	mov	r3, r5
 800bd62:	2000      	movs	r0, #0
 800bd64:	491a      	ldr	r1, [pc, #104]	; (800bdd0 <__kernel_cos+0x170>)
 800bd66:	f7f4 fa6b 	bl	8000240 <__aeabi_dsub>
 800bd6a:	4622      	mov	r2, r4
 800bd6c:	4606      	mov	r6, r0
 800bd6e:	460f      	mov	r7, r1
 800bd70:	462b      	mov	r3, r5
 800bd72:	4650      	mov	r0, sl
 800bd74:	4659      	mov	r1, fp
 800bd76:	f7f4 fa63 	bl	8000240 <__aeabi_dsub>
 800bd7a:	4642      	mov	r2, r8
 800bd7c:	464b      	mov	r3, r9
 800bd7e:	f7f4 fa5f 	bl	8000240 <__aeabi_dsub>
 800bd82:	4602      	mov	r2, r0
 800bd84:	460b      	mov	r3, r1
 800bd86:	4630      	mov	r0, r6
 800bd88:	4639      	mov	r1, r7
 800bd8a:	e7dc      	b.n	800bd46 <__kernel_cos+0xe6>
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	4910      	ldr	r1, [pc, #64]	; (800bdd0 <__kernel_cos+0x170>)
 800bd90:	e7db      	b.n	800bd4a <__kernel_cos+0xea>
 800bd92:	bf00      	nop
 800bd94:	f3af 8000 	nop.w
 800bd98:	be8838d4 	.word	0xbe8838d4
 800bd9c:	bda8fae9 	.word	0xbda8fae9
 800bda0:	bdb4b1c4 	.word	0xbdb4b1c4
 800bda4:	3e21ee9e 	.word	0x3e21ee9e
 800bda8:	809c52ad 	.word	0x809c52ad
 800bdac:	3e927e4f 	.word	0x3e927e4f
 800bdb0:	19cb1590 	.word	0x19cb1590
 800bdb4:	3efa01a0 	.word	0x3efa01a0
 800bdb8:	16c15177 	.word	0x16c15177
 800bdbc:	3f56c16c 	.word	0x3f56c16c
 800bdc0:	5555554c 	.word	0x5555554c
 800bdc4:	3fa55555 	.word	0x3fa55555
 800bdc8:	3fe00000 	.word	0x3fe00000
 800bdcc:	3fd33332 	.word	0x3fd33332
 800bdd0:	3ff00000 	.word	0x3ff00000
 800bdd4:	3fe90000 	.word	0x3fe90000
 800bdd8:	3fd20000 	.word	0x3fd20000

0800bddc <__kernel_rem_pio2>:
 800bddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800bde4:	9308      	str	r3, [sp, #32]
 800bde6:	9106      	str	r1, [sp, #24]
 800bde8:	4bb6      	ldr	r3, [pc, #728]	; (800c0c4 <__kernel_rem_pio2+0x2e8>)
 800bdea:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800bdec:	f112 0f14 	cmn.w	r2, #20
 800bdf0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bdf4:	bfa8      	it	ge
 800bdf6:	1ed4      	subge	r4, r2, #3
 800bdf8:	9302      	str	r3, [sp, #8]
 800bdfa:	9b08      	ldr	r3, [sp, #32]
 800bdfc:	bfb8      	it	lt
 800bdfe:	2400      	movlt	r4, #0
 800be00:	f103 33ff 	add.w	r3, r3, #4294967295
 800be04:	9307      	str	r3, [sp, #28]
 800be06:	bfa4      	itt	ge
 800be08:	2318      	movge	r3, #24
 800be0a:	fb94 f4f3 	sdivge	r4, r4, r3
 800be0e:	f06f 0317 	mvn.w	r3, #23
 800be12:	fb04 3303 	mla	r3, r4, r3, r3
 800be16:	eb03 0b02 	add.w	fp, r3, r2
 800be1a:	9a07      	ldr	r2, [sp, #28]
 800be1c:	9b02      	ldr	r3, [sp, #8]
 800be1e:	1aa7      	subs	r7, r4, r2
 800be20:	eb03 0802 	add.w	r8, r3, r2
 800be24:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800be26:	2500      	movs	r5, #0
 800be28:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800be2c:	2200      	movs	r2, #0
 800be2e:	2300      	movs	r3, #0
 800be30:	9009      	str	r0, [sp, #36]	; 0x24
 800be32:	ae20      	add	r6, sp, #128	; 0x80
 800be34:	4545      	cmp	r5, r8
 800be36:	dd14      	ble.n	800be62 <__kernel_rem_pio2+0x86>
 800be38:	f04f 0800 	mov.w	r8, #0
 800be3c:	9a08      	ldr	r2, [sp, #32]
 800be3e:	ab20      	add	r3, sp, #128	; 0x80
 800be40:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800be44:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800be48:	9b02      	ldr	r3, [sp, #8]
 800be4a:	4598      	cmp	r8, r3
 800be4c:	dc35      	bgt.n	800beba <__kernel_rem_pio2+0xde>
 800be4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be50:	2200      	movs	r2, #0
 800be52:	f1a3 0908 	sub.w	r9, r3, #8
 800be56:	2300      	movs	r3, #0
 800be58:	462f      	mov	r7, r5
 800be5a:	2600      	movs	r6, #0
 800be5c:	e9cd 2300 	strd	r2, r3, [sp]
 800be60:	e01f      	b.n	800bea2 <__kernel_rem_pio2+0xc6>
 800be62:	42ef      	cmn	r7, r5
 800be64:	d40b      	bmi.n	800be7e <__kernel_rem_pio2+0xa2>
 800be66:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800be6a:	e9cd 2300 	strd	r2, r3, [sp]
 800be6e:	f7f4 fb35 	bl	80004dc <__aeabi_i2d>
 800be72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be76:	e8e6 0102 	strd	r0, r1, [r6], #8
 800be7a:	3501      	adds	r5, #1
 800be7c:	e7da      	b.n	800be34 <__kernel_rem_pio2+0x58>
 800be7e:	4610      	mov	r0, r2
 800be80:	4619      	mov	r1, r3
 800be82:	e7f8      	b.n	800be76 <__kernel_rem_pio2+0x9a>
 800be84:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be88:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800be8c:	f7f4 fb90 	bl	80005b0 <__aeabi_dmul>
 800be90:	4602      	mov	r2, r0
 800be92:	460b      	mov	r3, r1
 800be94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be98:	f7f4 f9d4 	bl	8000244 <__adddf3>
 800be9c:	e9cd 0100 	strd	r0, r1, [sp]
 800bea0:	3601      	adds	r6, #1
 800bea2:	9b07      	ldr	r3, [sp, #28]
 800bea4:	3f08      	subs	r7, #8
 800bea6:	429e      	cmp	r6, r3
 800bea8:	ddec      	ble.n	800be84 <__kernel_rem_pio2+0xa8>
 800beaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beae:	f108 0801 	add.w	r8, r8, #1
 800beb2:	e8ea 2302 	strd	r2, r3, [sl], #8
 800beb6:	3508      	adds	r5, #8
 800beb8:	e7c6      	b.n	800be48 <__kernel_rem_pio2+0x6c>
 800beba:	9b02      	ldr	r3, [sp, #8]
 800bebc:	aa0c      	add	r2, sp, #48	; 0x30
 800bebe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bec2:	930b      	str	r3, [sp, #44]	; 0x2c
 800bec4:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800bec6:	9e02      	ldr	r6, [sp, #8]
 800bec8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800becc:	930a      	str	r3, [sp, #40]	; 0x28
 800bece:	ab98      	add	r3, sp, #608	; 0x260
 800bed0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bed4:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800bed8:	ab70      	add	r3, sp, #448	; 0x1c0
 800beda:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800bede:	46d0      	mov	r8, sl
 800bee0:	46b1      	mov	r9, r6
 800bee2:	af0c      	add	r7, sp, #48	; 0x30
 800bee4:	9700      	str	r7, [sp, #0]
 800bee6:	f1b9 0f00 	cmp.w	r9, #0
 800beea:	f1a8 0808 	sub.w	r8, r8, #8
 800beee:	dc71      	bgt.n	800bfd4 <__kernel_rem_pio2+0x1f8>
 800bef0:	465a      	mov	r2, fp
 800bef2:	4620      	mov	r0, r4
 800bef4:	4629      	mov	r1, r5
 800bef6:	f000 fbef 	bl	800c6d8 <scalbn>
 800befa:	2200      	movs	r2, #0
 800befc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bf00:	4604      	mov	r4, r0
 800bf02:	460d      	mov	r5, r1
 800bf04:	f7f4 fb54 	bl	80005b0 <__aeabi_dmul>
 800bf08:	f000 fb66 	bl	800c5d8 <floor>
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	4b6e      	ldr	r3, [pc, #440]	; (800c0c8 <__kernel_rem_pio2+0x2ec>)
 800bf10:	f7f4 fb4e 	bl	80005b0 <__aeabi_dmul>
 800bf14:	4602      	mov	r2, r0
 800bf16:	460b      	mov	r3, r1
 800bf18:	4620      	mov	r0, r4
 800bf1a:	4629      	mov	r1, r5
 800bf1c:	f7f4 f990 	bl	8000240 <__aeabi_dsub>
 800bf20:	460d      	mov	r5, r1
 800bf22:	4604      	mov	r4, r0
 800bf24:	f7f4 fdde 	bl	8000ae4 <__aeabi_d2iz>
 800bf28:	9004      	str	r0, [sp, #16]
 800bf2a:	f7f4 fad7 	bl	80004dc <__aeabi_i2d>
 800bf2e:	4602      	mov	r2, r0
 800bf30:	460b      	mov	r3, r1
 800bf32:	4620      	mov	r0, r4
 800bf34:	4629      	mov	r1, r5
 800bf36:	f7f4 f983 	bl	8000240 <__aeabi_dsub>
 800bf3a:	f1bb 0f00 	cmp.w	fp, #0
 800bf3e:	4680      	mov	r8, r0
 800bf40:	4689      	mov	r9, r1
 800bf42:	dd70      	ble.n	800c026 <__kernel_rem_pio2+0x24a>
 800bf44:	1e72      	subs	r2, r6, #1
 800bf46:	ab0c      	add	r3, sp, #48	; 0x30
 800bf48:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bf4c:	9c04      	ldr	r4, [sp, #16]
 800bf4e:	f1cb 0118 	rsb	r1, fp, #24
 800bf52:	fa40 f301 	asr.w	r3, r0, r1
 800bf56:	441c      	add	r4, r3
 800bf58:	408b      	lsls	r3, r1
 800bf5a:	1ac0      	subs	r0, r0, r3
 800bf5c:	ab0c      	add	r3, sp, #48	; 0x30
 800bf5e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800bf62:	f1cb 0317 	rsb	r3, fp, #23
 800bf66:	9404      	str	r4, [sp, #16]
 800bf68:	fa40 f303 	asr.w	r3, r0, r3
 800bf6c:	9300      	str	r3, [sp, #0]
 800bf6e:	9b00      	ldr	r3, [sp, #0]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	dd66      	ble.n	800c042 <__kernel_rem_pio2+0x266>
 800bf74:	2200      	movs	r2, #0
 800bf76:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800bf7a:	4614      	mov	r4, r2
 800bf7c:	9b04      	ldr	r3, [sp, #16]
 800bf7e:	3301      	adds	r3, #1
 800bf80:	9304      	str	r3, [sp, #16]
 800bf82:	4296      	cmp	r6, r2
 800bf84:	f300 80ac 	bgt.w	800c0e0 <__kernel_rem_pio2+0x304>
 800bf88:	f1bb 0f00 	cmp.w	fp, #0
 800bf8c:	dd07      	ble.n	800bf9e <__kernel_rem_pio2+0x1c2>
 800bf8e:	f1bb 0f01 	cmp.w	fp, #1
 800bf92:	f000 80b4 	beq.w	800c0fe <__kernel_rem_pio2+0x322>
 800bf96:	f1bb 0f02 	cmp.w	fp, #2
 800bf9a:	f000 80ba 	beq.w	800c112 <__kernel_rem_pio2+0x336>
 800bf9e:	9b00      	ldr	r3, [sp, #0]
 800bfa0:	2b02      	cmp	r3, #2
 800bfa2:	d14e      	bne.n	800c042 <__kernel_rem_pio2+0x266>
 800bfa4:	4642      	mov	r2, r8
 800bfa6:	464b      	mov	r3, r9
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	4948      	ldr	r1, [pc, #288]	; (800c0cc <__kernel_rem_pio2+0x2f0>)
 800bfac:	f7f4 f948 	bl	8000240 <__aeabi_dsub>
 800bfb0:	4680      	mov	r8, r0
 800bfb2:	4689      	mov	r9, r1
 800bfb4:	2c00      	cmp	r4, #0
 800bfb6:	d044      	beq.n	800c042 <__kernel_rem_pio2+0x266>
 800bfb8:	465a      	mov	r2, fp
 800bfba:	2000      	movs	r0, #0
 800bfbc:	4943      	ldr	r1, [pc, #268]	; (800c0cc <__kernel_rem_pio2+0x2f0>)
 800bfbe:	f000 fb8b 	bl	800c6d8 <scalbn>
 800bfc2:	4602      	mov	r2, r0
 800bfc4:	460b      	mov	r3, r1
 800bfc6:	4640      	mov	r0, r8
 800bfc8:	4649      	mov	r1, r9
 800bfca:	f7f4 f939 	bl	8000240 <__aeabi_dsub>
 800bfce:	4680      	mov	r8, r0
 800bfd0:	4689      	mov	r9, r1
 800bfd2:	e036      	b.n	800c042 <__kernel_rem_pio2+0x266>
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	4b3e      	ldr	r3, [pc, #248]	; (800c0d0 <__kernel_rem_pio2+0x2f4>)
 800bfd8:	4620      	mov	r0, r4
 800bfda:	4629      	mov	r1, r5
 800bfdc:	f7f4 fae8 	bl	80005b0 <__aeabi_dmul>
 800bfe0:	f7f4 fd80 	bl	8000ae4 <__aeabi_d2iz>
 800bfe4:	f7f4 fa7a 	bl	80004dc <__aeabi_i2d>
 800bfe8:	4602      	mov	r2, r0
 800bfea:	460b      	mov	r3, r1
 800bfec:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bff0:	2200      	movs	r2, #0
 800bff2:	4b38      	ldr	r3, [pc, #224]	; (800c0d4 <__kernel_rem_pio2+0x2f8>)
 800bff4:	f7f4 fadc 	bl	80005b0 <__aeabi_dmul>
 800bff8:	4602      	mov	r2, r0
 800bffa:	460b      	mov	r3, r1
 800bffc:	4620      	mov	r0, r4
 800bffe:	4629      	mov	r1, r5
 800c000:	f7f4 f91e 	bl	8000240 <__aeabi_dsub>
 800c004:	f7f4 fd6e 	bl	8000ae4 <__aeabi_d2iz>
 800c008:	9b00      	ldr	r3, [sp, #0]
 800c00a:	f109 39ff 	add.w	r9, r9, #4294967295
 800c00e:	f843 0b04 	str.w	r0, [r3], #4
 800c012:	9300      	str	r3, [sp, #0]
 800c014:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c018:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c01c:	f7f4 f912 	bl	8000244 <__adddf3>
 800c020:	4604      	mov	r4, r0
 800c022:	460d      	mov	r5, r1
 800c024:	e75f      	b.n	800bee6 <__kernel_rem_pio2+0x10a>
 800c026:	d105      	bne.n	800c034 <__kernel_rem_pio2+0x258>
 800c028:	1e73      	subs	r3, r6, #1
 800c02a:	aa0c      	add	r2, sp, #48	; 0x30
 800c02c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c030:	15c3      	asrs	r3, r0, #23
 800c032:	e79b      	b.n	800bf6c <__kernel_rem_pio2+0x190>
 800c034:	2200      	movs	r2, #0
 800c036:	4b28      	ldr	r3, [pc, #160]	; (800c0d8 <__kernel_rem_pio2+0x2fc>)
 800c038:	f7f4 fd40 	bl	8000abc <__aeabi_dcmpge>
 800c03c:	2800      	cmp	r0, #0
 800c03e:	d13e      	bne.n	800c0be <__kernel_rem_pio2+0x2e2>
 800c040:	9000      	str	r0, [sp, #0]
 800c042:	2200      	movs	r2, #0
 800c044:	2300      	movs	r3, #0
 800c046:	4640      	mov	r0, r8
 800c048:	4649      	mov	r1, r9
 800c04a:	f7f4 fd19 	bl	8000a80 <__aeabi_dcmpeq>
 800c04e:	2800      	cmp	r0, #0
 800c050:	f000 80b1 	beq.w	800c1b6 <__kernel_rem_pio2+0x3da>
 800c054:	1e74      	subs	r4, r6, #1
 800c056:	4623      	mov	r3, r4
 800c058:	2200      	movs	r2, #0
 800c05a:	9902      	ldr	r1, [sp, #8]
 800c05c:	428b      	cmp	r3, r1
 800c05e:	da5f      	bge.n	800c120 <__kernel_rem_pio2+0x344>
 800c060:	2a00      	cmp	r2, #0
 800c062:	d074      	beq.n	800c14e <__kernel_rem_pio2+0x372>
 800c064:	ab0c      	add	r3, sp, #48	; 0x30
 800c066:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c06a:	f1ab 0b18 	sub.w	fp, fp, #24
 800c06e:	2b00      	cmp	r3, #0
 800c070:	f000 809f 	beq.w	800c1b2 <__kernel_rem_pio2+0x3d6>
 800c074:	465a      	mov	r2, fp
 800c076:	2000      	movs	r0, #0
 800c078:	4914      	ldr	r1, [pc, #80]	; (800c0cc <__kernel_rem_pio2+0x2f0>)
 800c07a:	f000 fb2d 	bl	800c6d8 <scalbn>
 800c07e:	46a2      	mov	sl, r4
 800c080:	4606      	mov	r6, r0
 800c082:	460f      	mov	r7, r1
 800c084:	f04f 0800 	mov.w	r8, #0
 800c088:	ab70      	add	r3, sp, #448	; 0x1c0
 800c08a:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800c0d0 <__kernel_rem_pio2+0x2f4>
 800c08e:	00e5      	lsls	r5, r4, #3
 800c090:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800c094:	f1ba 0f00 	cmp.w	sl, #0
 800c098:	f280 80c3 	bge.w	800c222 <__kernel_rem_pio2+0x446>
 800c09c:	4626      	mov	r6, r4
 800c09e:	2e00      	cmp	r6, #0
 800c0a0:	f2c0 80f5 	blt.w	800c28e <__kernel_rem_pio2+0x4b2>
 800c0a4:	4b0d      	ldr	r3, [pc, #52]	; (800c0dc <__kernel_rem_pio2+0x300>)
 800c0a6:	f04f 0a00 	mov.w	sl, #0
 800c0aa:	9307      	str	r3, [sp, #28]
 800c0ac:	ab70      	add	r3, sp, #448	; 0x1c0
 800c0ae:	f04f 0b00 	mov.w	fp, #0
 800c0b2:	f04f 0800 	mov.w	r8, #0
 800c0b6:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800c0ba:	1ba7      	subs	r7, r4, r6
 800c0bc:	e0db      	b.n	800c276 <__kernel_rem_pio2+0x49a>
 800c0be:	2302      	movs	r3, #2
 800c0c0:	9300      	str	r3, [sp, #0]
 800c0c2:	e757      	b.n	800bf74 <__kernel_rem_pio2+0x198>
 800c0c4:	08076e10 	.word	0x08076e10
 800c0c8:	40200000 	.word	0x40200000
 800c0cc:	3ff00000 	.word	0x3ff00000
 800c0d0:	3e700000 	.word	0x3e700000
 800c0d4:	41700000 	.word	0x41700000
 800c0d8:	3fe00000 	.word	0x3fe00000
 800c0dc:	08076dd0 	.word	0x08076dd0
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	b944      	cbnz	r4, 800c0f6 <__kernel_rem_pio2+0x31a>
 800c0e4:	b11b      	cbz	r3, 800c0ee <__kernel_rem_pio2+0x312>
 800c0e6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c0ea:	603b      	str	r3, [r7, #0]
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	461c      	mov	r4, r3
 800c0f0:	3201      	adds	r2, #1
 800c0f2:	3704      	adds	r7, #4
 800c0f4:	e745      	b.n	800bf82 <__kernel_rem_pio2+0x1a6>
 800c0f6:	1acb      	subs	r3, r1, r3
 800c0f8:	603b      	str	r3, [r7, #0]
 800c0fa:	4623      	mov	r3, r4
 800c0fc:	e7f7      	b.n	800c0ee <__kernel_rem_pio2+0x312>
 800c0fe:	1e72      	subs	r2, r6, #1
 800c100:	ab0c      	add	r3, sp, #48	; 0x30
 800c102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c106:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c10a:	a90c      	add	r1, sp, #48	; 0x30
 800c10c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c110:	e745      	b.n	800bf9e <__kernel_rem_pio2+0x1c2>
 800c112:	1e72      	subs	r2, r6, #1
 800c114:	ab0c      	add	r3, sp, #48	; 0x30
 800c116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c11a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c11e:	e7f4      	b.n	800c10a <__kernel_rem_pio2+0x32e>
 800c120:	a90c      	add	r1, sp, #48	; 0x30
 800c122:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c126:	3b01      	subs	r3, #1
 800c128:	430a      	orrs	r2, r1
 800c12a:	e796      	b.n	800c05a <__kernel_rem_pio2+0x27e>
 800c12c:	3401      	adds	r4, #1
 800c12e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c132:	2a00      	cmp	r2, #0
 800c134:	d0fa      	beq.n	800c12c <__kernel_rem_pio2+0x350>
 800c136:	9b08      	ldr	r3, [sp, #32]
 800c138:	f106 0801 	add.w	r8, r6, #1
 800c13c:	18f5      	adds	r5, r6, r3
 800c13e:	ab20      	add	r3, sp, #128	; 0x80
 800c140:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c144:	4434      	add	r4, r6
 800c146:	4544      	cmp	r4, r8
 800c148:	da04      	bge.n	800c154 <__kernel_rem_pio2+0x378>
 800c14a:	4626      	mov	r6, r4
 800c14c:	e6bf      	b.n	800bece <__kernel_rem_pio2+0xf2>
 800c14e:	2401      	movs	r4, #1
 800c150:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c152:	e7ec      	b.n	800c12e <__kernel_rem_pio2+0x352>
 800c154:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c156:	f04f 0900 	mov.w	r9, #0
 800c15a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c15e:	f7f4 f9bd 	bl	80004dc <__aeabi_i2d>
 800c162:	2600      	movs	r6, #0
 800c164:	2700      	movs	r7, #0
 800c166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c168:	e9c5 0100 	strd	r0, r1, [r5]
 800c16c:	3b08      	subs	r3, #8
 800c16e:	9300      	str	r3, [sp, #0]
 800c170:	9504      	str	r5, [sp, #16]
 800c172:	9b07      	ldr	r3, [sp, #28]
 800c174:	4599      	cmp	r9, r3
 800c176:	dd05      	ble.n	800c184 <__kernel_rem_pio2+0x3a8>
 800c178:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 800c17c:	f108 0801 	add.w	r8, r8, #1
 800c180:	3508      	adds	r5, #8
 800c182:	e7e0      	b.n	800c146 <__kernel_rem_pio2+0x36a>
 800c184:	f8dd c010 	ldr.w	ip, [sp, #16]
 800c188:	9900      	ldr	r1, [sp, #0]
 800c18a:	f109 0901 	add.w	r9, r9, #1
 800c18e:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800c192:	9100      	str	r1, [sp, #0]
 800c194:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800c198:	f8cd c010 	str.w	ip, [sp, #16]
 800c19c:	f7f4 fa08 	bl	80005b0 <__aeabi_dmul>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	460b      	mov	r3, r1
 800c1a4:	4630      	mov	r0, r6
 800c1a6:	4639      	mov	r1, r7
 800c1a8:	f7f4 f84c 	bl	8000244 <__adddf3>
 800c1ac:	4606      	mov	r6, r0
 800c1ae:	460f      	mov	r7, r1
 800c1b0:	e7df      	b.n	800c172 <__kernel_rem_pio2+0x396>
 800c1b2:	3c01      	subs	r4, #1
 800c1b4:	e756      	b.n	800c064 <__kernel_rem_pio2+0x288>
 800c1b6:	f1cb 0200 	rsb	r2, fp, #0
 800c1ba:	4640      	mov	r0, r8
 800c1bc:	4649      	mov	r1, r9
 800c1be:	f000 fa8b 	bl	800c6d8 <scalbn>
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	4ba4      	ldr	r3, [pc, #656]	; (800c458 <__kernel_rem_pio2+0x67c>)
 800c1c6:	4604      	mov	r4, r0
 800c1c8:	460d      	mov	r5, r1
 800c1ca:	f7f4 fc77 	bl	8000abc <__aeabi_dcmpge>
 800c1ce:	b1f8      	cbz	r0, 800c210 <__kernel_rem_pio2+0x434>
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	4ba2      	ldr	r3, [pc, #648]	; (800c45c <__kernel_rem_pio2+0x680>)
 800c1d4:	4620      	mov	r0, r4
 800c1d6:	4629      	mov	r1, r5
 800c1d8:	f7f4 f9ea 	bl	80005b0 <__aeabi_dmul>
 800c1dc:	f7f4 fc82 	bl	8000ae4 <__aeabi_d2iz>
 800c1e0:	4607      	mov	r7, r0
 800c1e2:	f7f4 f97b 	bl	80004dc <__aeabi_i2d>
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	4b9b      	ldr	r3, [pc, #620]	; (800c458 <__kernel_rem_pio2+0x67c>)
 800c1ea:	f7f4 f9e1 	bl	80005b0 <__aeabi_dmul>
 800c1ee:	460b      	mov	r3, r1
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	4629      	mov	r1, r5
 800c1f4:	4620      	mov	r0, r4
 800c1f6:	f7f4 f823 	bl	8000240 <__aeabi_dsub>
 800c1fa:	f7f4 fc73 	bl	8000ae4 <__aeabi_d2iz>
 800c1fe:	1c74      	adds	r4, r6, #1
 800c200:	ab0c      	add	r3, sp, #48	; 0x30
 800c202:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c206:	f10b 0b18 	add.w	fp, fp, #24
 800c20a:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800c20e:	e731      	b.n	800c074 <__kernel_rem_pio2+0x298>
 800c210:	4620      	mov	r0, r4
 800c212:	4629      	mov	r1, r5
 800c214:	f7f4 fc66 	bl	8000ae4 <__aeabi_d2iz>
 800c218:	ab0c      	add	r3, sp, #48	; 0x30
 800c21a:	4634      	mov	r4, r6
 800c21c:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c220:	e728      	b.n	800c074 <__kernel_rem_pio2+0x298>
 800c222:	ab0c      	add	r3, sp, #48	; 0x30
 800c224:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800c228:	f7f4 f958 	bl	80004dc <__aeabi_i2d>
 800c22c:	4632      	mov	r2, r6
 800c22e:	463b      	mov	r3, r7
 800c230:	f7f4 f9be 	bl	80005b0 <__aeabi_dmul>
 800c234:	4642      	mov	r2, r8
 800c236:	e86b 0102 	strd	r0, r1, [fp], #-8
 800c23a:	464b      	mov	r3, r9
 800c23c:	4630      	mov	r0, r6
 800c23e:	4639      	mov	r1, r7
 800c240:	f7f4 f9b6 	bl	80005b0 <__aeabi_dmul>
 800c244:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c248:	4606      	mov	r6, r0
 800c24a:	460f      	mov	r7, r1
 800c24c:	e722      	b.n	800c094 <__kernel_rem_pio2+0x2b8>
 800c24e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c252:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c256:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800c25a:	f8cd c01c 	str.w	ip, [sp, #28]
 800c25e:	f7f4 f9a7 	bl	80005b0 <__aeabi_dmul>
 800c262:	4602      	mov	r2, r0
 800c264:	460b      	mov	r3, r1
 800c266:	4650      	mov	r0, sl
 800c268:	4659      	mov	r1, fp
 800c26a:	f7f3 ffeb 	bl	8000244 <__adddf3>
 800c26e:	4682      	mov	sl, r0
 800c270:	468b      	mov	fp, r1
 800c272:	f108 0801 	add.w	r8, r8, #1
 800c276:	9b02      	ldr	r3, [sp, #8]
 800c278:	4598      	cmp	r8, r3
 800c27a:	dc01      	bgt.n	800c280 <__kernel_rem_pio2+0x4a4>
 800c27c:	45b8      	cmp	r8, r7
 800c27e:	dde6      	ble.n	800c24e <__kernel_rem_pio2+0x472>
 800c280:	ab48      	add	r3, sp, #288	; 0x120
 800c282:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c286:	e9c7 ab00 	strd	sl, fp, [r7]
 800c28a:	3e01      	subs	r6, #1
 800c28c:	e707      	b.n	800c09e <__kernel_rem_pio2+0x2c2>
 800c28e:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800c290:	2b02      	cmp	r3, #2
 800c292:	dc09      	bgt.n	800c2a8 <__kernel_rem_pio2+0x4cc>
 800c294:	2b00      	cmp	r3, #0
 800c296:	dc32      	bgt.n	800c2fe <__kernel_rem_pio2+0x522>
 800c298:	d05a      	beq.n	800c350 <__kernel_rem_pio2+0x574>
 800c29a:	9b04      	ldr	r3, [sp, #16]
 800c29c:	f003 0007 	and.w	r0, r3, #7
 800c2a0:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c2a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2a8:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800c2aa:	2b03      	cmp	r3, #3
 800c2ac:	d1f5      	bne.n	800c29a <__kernel_rem_pio2+0x4be>
 800c2ae:	ab48      	add	r3, sp, #288	; 0x120
 800c2b0:	441d      	add	r5, r3
 800c2b2:	46aa      	mov	sl, r5
 800c2b4:	46a3      	mov	fp, r4
 800c2b6:	f1bb 0f00 	cmp.w	fp, #0
 800c2ba:	dc76      	bgt.n	800c3aa <__kernel_rem_pio2+0x5ce>
 800c2bc:	46aa      	mov	sl, r5
 800c2be:	46a3      	mov	fp, r4
 800c2c0:	f1bb 0f01 	cmp.w	fp, #1
 800c2c4:	f300 8090 	bgt.w	800c3e8 <__kernel_rem_pio2+0x60c>
 800c2c8:	2700      	movs	r7, #0
 800c2ca:	463e      	mov	r6, r7
 800c2cc:	2c01      	cmp	r4, #1
 800c2ce:	f300 80aa 	bgt.w	800c426 <__kernel_rem_pio2+0x64a>
 800c2d2:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800c2d6:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800c2da:	9b00      	ldr	r3, [sp, #0]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	f040 80ac 	bne.w	800c43a <__kernel_rem_pio2+0x65e>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	462a      	mov	r2, r5
 800c2e6:	9806      	ldr	r0, [sp, #24]
 800c2e8:	e9c0 2300 	strd	r2, r3, [r0]
 800c2ec:	4622      	mov	r2, r4
 800c2ee:	460b      	mov	r3, r1
 800c2f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c2f4:	463a      	mov	r2, r7
 800c2f6:	4633      	mov	r3, r6
 800c2f8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800c2fc:	e7cd      	b.n	800c29a <__kernel_rem_pio2+0x4be>
 800c2fe:	2000      	movs	r0, #0
 800c300:	46a0      	mov	r8, r4
 800c302:	4601      	mov	r1, r0
 800c304:	ab48      	add	r3, sp, #288	; 0x120
 800c306:	441d      	add	r5, r3
 800c308:	f1b8 0f00 	cmp.w	r8, #0
 800c30c:	da3a      	bge.n	800c384 <__kernel_rem_pio2+0x5a8>
 800c30e:	9b00      	ldr	r3, [sp, #0]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d03e      	beq.n	800c392 <__kernel_rem_pio2+0x5b6>
 800c314:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800c318:	4602      	mov	r2, r0
 800c31a:	462b      	mov	r3, r5
 800c31c:	9d06      	ldr	r5, [sp, #24]
 800c31e:	2601      	movs	r6, #1
 800c320:	e9c5 2300 	strd	r2, r3, [r5]
 800c324:	460b      	mov	r3, r1
 800c326:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800c32a:	f7f3 ff89 	bl	8000240 <__aeabi_dsub>
 800c32e:	4684      	mov	ip, r0
 800c330:	460f      	mov	r7, r1
 800c332:	ad48      	add	r5, sp, #288	; 0x120
 800c334:	42b4      	cmp	r4, r6
 800c336:	f105 0508 	add.w	r5, r5, #8
 800c33a:	da2c      	bge.n	800c396 <__kernel_rem_pio2+0x5ba>
 800c33c:	9b00      	ldr	r3, [sp, #0]
 800c33e:	b10b      	cbz	r3, 800c344 <__kernel_rem_pio2+0x568>
 800c340:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800c344:	4662      	mov	r2, ip
 800c346:	463b      	mov	r3, r7
 800c348:	9906      	ldr	r1, [sp, #24]
 800c34a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800c34e:	e7a4      	b.n	800c29a <__kernel_rem_pio2+0x4be>
 800c350:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 800c352:	ab48      	add	r3, sp, #288	; 0x120
 800c354:	4637      	mov	r7, r6
 800c356:	441d      	add	r5, r3
 800c358:	2c00      	cmp	r4, #0
 800c35a:	da09      	bge.n	800c370 <__kernel_rem_pio2+0x594>
 800c35c:	9b00      	ldr	r3, [sp, #0]
 800c35e:	b10b      	cbz	r3, 800c364 <__kernel_rem_pio2+0x588>
 800c360:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800c364:	4632      	mov	r2, r6
 800c366:	463b      	mov	r3, r7
 800c368:	9906      	ldr	r1, [sp, #24]
 800c36a:	e9c1 2300 	strd	r2, r3, [r1]
 800c36e:	e794      	b.n	800c29a <__kernel_rem_pio2+0x4be>
 800c370:	4630      	mov	r0, r6
 800c372:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800c376:	4639      	mov	r1, r7
 800c378:	f7f3 ff64 	bl	8000244 <__adddf3>
 800c37c:	3c01      	subs	r4, #1
 800c37e:	4606      	mov	r6, r0
 800c380:	460f      	mov	r7, r1
 800c382:	e7e9      	b.n	800c358 <__kernel_rem_pio2+0x57c>
 800c384:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800c388:	f7f3 ff5c 	bl	8000244 <__adddf3>
 800c38c:	f108 38ff 	add.w	r8, r8, #4294967295
 800c390:	e7ba      	b.n	800c308 <__kernel_rem_pio2+0x52c>
 800c392:	460d      	mov	r5, r1
 800c394:	e7c0      	b.n	800c318 <__kernel_rem_pio2+0x53c>
 800c396:	4660      	mov	r0, ip
 800c398:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c39c:	4639      	mov	r1, r7
 800c39e:	f7f3 ff51 	bl	8000244 <__adddf3>
 800c3a2:	3601      	adds	r6, #1
 800c3a4:	4684      	mov	ip, r0
 800c3a6:	460f      	mov	r7, r1
 800c3a8:	e7c4      	b.n	800c334 <__kernel_rem_pio2+0x558>
 800c3aa:	e9da 6700 	ldrd	r6, r7, [sl]
 800c3ae:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800c3b2:	4632      	mov	r2, r6
 800c3b4:	463b      	mov	r3, r7
 800c3b6:	4640      	mov	r0, r8
 800c3b8:	4649      	mov	r1, r9
 800c3ba:	f7f3 ff43 	bl	8000244 <__adddf3>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	460b      	mov	r3, r1
 800c3c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3c6:	4640      	mov	r0, r8
 800c3c8:	4649      	mov	r1, r9
 800c3ca:	f7f3 ff39 	bl	8000240 <__aeabi_dsub>
 800c3ce:	4632      	mov	r2, r6
 800c3d0:	463b      	mov	r3, r7
 800c3d2:	f7f3 ff37 	bl	8000244 <__adddf3>
 800c3d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3da:	e86a 0102 	strd	r0, r1, [sl], #-8
 800c3de:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3e2:	e9ca 2300 	strd	r2, r3, [sl]
 800c3e6:	e766      	b.n	800c2b6 <__kernel_rem_pio2+0x4da>
 800c3e8:	e9da 8900 	ldrd	r8, r9, [sl]
 800c3ec:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 800c3f0:	4642      	mov	r2, r8
 800c3f2:	464b      	mov	r3, r9
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	4639      	mov	r1, r7
 800c3f8:	f7f3 ff24 	bl	8000244 <__adddf3>
 800c3fc:	4602      	mov	r2, r0
 800c3fe:	460b      	mov	r3, r1
 800c400:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c404:	4630      	mov	r0, r6
 800c406:	4639      	mov	r1, r7
 800c408:	f7f3 ff1a 	bl	8000240 <__aeabi_dsub>
 800c40c:	4642      	mov	r2, r8
 800c40e:	464b      	mov	r3, r9
 800c410:	f7f3 ff18 	bl	8000244 <__adddf3>
 800c414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c418:	e86a 0102 	strd	r0, r1, [sl], #-8
 800c41c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c420:	e9ca 2300 	strd	r2, r3, [sl]
 800c424:	e74c      	b.n	800c2c0 <__kernel_rem_pio2+0x4e4>
 800c426:	4638      	mov	r0, r7
 800c428:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800c42c:	4631      	mov	r1, r6
 800c42e:	f7f3 ff09 	bl	8000244 <__adddf3>
 800c432:	3c01      	subs	r4, #1
 800c434:	4607      	mov	r7, r0
 800c436:	460e      	mov	r6, r1
 800c438:	e748      	b.n	800c2cc <__kernel_rem_pio2+0x4f0>
 800c43a:	9b06      	ldr	r3, [sp, #24]
 800c43c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800c440:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c444:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800c448:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800c44c:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800c450:	601d      	str	r5, [r3, #0]
 800c452:	615e      	str	r6, [r3, #20]
 800c454:	e721      	b.n	800c29a <__kernel_rem_pio2+0x4be>
 800c456:	bf00      	nop
 800c458:	41700000 	.word	0x41700000
 800c45c:	3e700000 	.word	0x3e700000

0800c460 <__kernel_sin>:
 800c460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c464:	b086      	sub	sp, #24
 800c466:	e9cd 2300 	strd	r2, r3, [sp]
 800c46a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c46e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c472:	4682      	mov	sl, r0
 800c474:	460c      	mov	r4, r1
 800c476:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c478:	da03      	bge.n	800c482 <__kernel_sin+0x22>
 800c47a:	f7f4 fb33 	bl	8000ae4 <__aeabi_d2iz>
 800c47e:	2800      	cmp	r0, #0
 800c480:	d050      	beq.n	800c524 <__kernel_sin+0xc4>
 800c482:	4652      	mov	r2, sl
 800c484:	4623      	mov	r3, r4
 800c486:	4650      	mov	r0, sl
 800c488:	4621      	mov	r1, r4
 800c48a:	f7f4 f891 	bl	80005b0 <__aeabi_dmul>
 800c48e:	4606      	mov	r6, r0
 800c490:	460f      	mov	r7, r1
 800c492:	4602      	mov	r2, r0
 800c494:	460b      	mov	r3, r1
 800c496:	4650      	mov	r0, sl
 800c498:	4621      	mov	r1, r4
 800c49a:	f7f4 f889 	bl	80005b0 <__aeabi_dmul>
 800c49e:	a33e      	add	r3, pc, #248	; (adr r3, 800c598 <__kernel_sin+0x138>)
 800c4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a4:	4680      	mov	r8, r0
 800c4a6:	4689      	mov	r9, r1
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	4639      	mov	r1, r7
 800c4ac:	f7f4 f880 	bl	80005b0 <__aeabi_dmul>
 800c4b0:	a33b      	add	r3, pc, #236	; (adr r3, 800c5a0 <__kernel_sin+0x140>)
 800c4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b6:	f7f3 fec3 	bl	8000240 <__aeabi_dsub>
 800c4ba:	4632      	mov	r2, r6
 800c4bc:	463b      	mov	r3, r7
 800c4be:	f7f4 f877 	bl	80005b0 <__aeabi_dmul>
 800c4c2:	a339      	add	r3, pc, #228	; (adr r3, 800c5a8 <__kernel_sin+0x148>)
 800c4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c8:	f7f3 febc 	bl	8000244 <__adddf3>
 800c4cc:	4632      	mov	r2, r6
 800c4ce:	463b      	mov	r3, r7
 800c4d0:	f7f4 f86e 	bl	80005b0 <__aeabi_dmul>
 800c4d4:	a336      	add	r3, pc, #216	; (adr r3, 800c5b0 <__kernel_sin+0x150>)
 800c4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4da:	f7f3 feb1 	bl	8000240 <__aeabi_dsub>
 800c4de:	4632      	mov	r2, r6
 800c4e0:	463b      	mov	r3, r7
 800c4e2:	f7f4 f865 	bl	80005b0 <__aeabi_dmul>
 800c4e6:	a334      	add	r3, pc, #208	; (adr r3, 800c5b8 <__kernel_sin+0x158>)
 800c4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ec:	f7f3 feaa 	bl	8000244 <__adddf3>
 800c4f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4f4:	b9dd      	cbnz	r5, 800c52e <__kernel_sin+0xce>
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	460b      	mov	r3, r1
 800c4fa:	4630      	mov	r0, r6
 800c4fc:	4639      	mov	r1, r7
 800c4fe:	f7f4 f857 	bl	80005b0 <__aeabi_dmul>
 800c502:	a32f      	add	r3, pc, #188	; (adr r3, 800c5c0 <__kernel_sin+0x160>)
 800c504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c508:	f7f3 fe9a 	bl	8000240 <__aeabi_dsub>
 800c50c:	4642      	mov	r2, r8
 800c50e:	464b      	mov	r3, r9
 800c510:	f7f4 f84e 	bl	80005b0 <__aeabi_dmul>
 800c514:	4602      	mov	r2, r0
 800c516:	460b      	mov	r3, r1
 800c518:	4650      	mov	r0, sl
 800c51a:	4621      	mov	r1, r4
 800c51c:	f7f3 fe92 	bl	8000244 <__adddf3>
 800c520:	4682      	mov	sl, r0
 800c522:	460c      	mov	r4, r1
 800c524:	4650      	mov	r0, sl
 800c526:	4621      	mov	r1, r4
 800c528:	b006      	add	sp, #24
 800c52a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c52e:	2200      	movs	r2, #0
 800c530:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c534:	4b24      	ldr	r3, [pc, #144]	; (800c5c8 <__kernel_sin+0x168>)
 800c536:	f7f4 f83b 	bl	80005b0 <__aeabi_dmul>
 800c53a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c53e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c542:	4640      	mov	r0, r8
 800c544:	4649      	mov	r1, r9
 800c546:	f7f4 f833 	bl	80005b0 <__aeabi_dmul>
 800c54a:	4602      	mov	r2, r0
 800c54c:	460b      	mov	r3, r1
 800c54e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c552:	f7f3 fe75 	bl	8000240 <__aeabi_dsub>
 800c556:	4632      	mov	r2, r6
 800c558:	463b      	mov	r3, r7
 800c55a:	f7f4 f829 	bl	80005b0 <__aeabi_dmul>
 800c55e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c562:	f7f3 fe6d 	bl	8000240 <__aeabi_dsub>
 800c566:	a316      	add	r3, pc, #88	; (adr r3, 800c5c0 <__kernel_sin+0x160>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	4606      	mov	r6, r0
 800c56e:	460f      	mov	r7, r1
 800c570:	4640      	mov	r0, r8
 800c572:	4649      	mov	r1, r9
 800c574:	f7f4 f81c 	bl	80005b0 <__aeabi_dmul>
 800c578:	4602      	mov	r2, r0
 800c57a:	460b      	mov	r3, r1
 800c57c:	4630      	mov	r0, r6
 800c57e:	4639      	mov	r1, r7
 800c580:	f7f3 fe60 	bl	8000244 <__adddf3>
 800c584:	4602      	mov	r2, r0
 800c586:	460b      	mov	r3, r1
 800c588:	4650      	mov	r0, sl
 800c58a:	4621      	mov	r1, r4
 800c58c:	f7f3 fe58 	bl	8000240 <__aeabi_dsub>
 800c590:	e7c6      	b.n	800c520 <__kernel_sin+0xc0>
 800c592:	bf00      	nop
 800c594:	f3af 8000 	nop.w
 800c598:	5acfd57c 	.word	0x5acfd57c
 800c59c:	3de5d93a 	.word	0x3de5d93a
 800c5a0:	8a2b9ceb 	.word	0x8a2b9ceb
 800c5a4:	3e5ae5e6 	.word	0x3e5ae5e6
 800c5a8:	57b1fe7d 	.word	0x57b1fe7d
 800c5ac:	3ec71de3 	.word	0x3ec71de3
 800c5b0:	19c161d5 	.word	0x19c161d5
 800c5b4:	3f2a01a0 	.word	0x3f2a01a0
 800c5b8:	1110f8a6 	.word	0x1110f8a6
 800c5bc:	3f811111 	.word	0x3f811111
 800c5c0:	55555549 	.word	0x55555549
 800c5c4:	3fc55555 	.word	0x3fc55555
 800c5c8:	3fe00000 	.word	0x3fe00000

0800c5cc <fabs>:
 800c5cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c5d0:	4770      	bx	lr
 800c5d2:	0000      	movs	r0, r0
 800c5d4:	0000      	movs	r0, r0
	...

0800c5d8 <floor>:
 800c5d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5dc:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800c5e0:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800c5e4:	2e13      	cmp	r6, #19
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	4607      	mov	r7, r0
 800c5ec:	460c      	mov	r4, r1
 800c5ee:	4605      	mov	r5, r0
 800c5f0:	dc33      	bgt.n	800c65a <floor+0x82>
 800c5f2:	2e00      	cmp	r6, #0
 800c5f4:	da14      	bge.n	800c620 <floor+0x48>
 800c5f6:	a334      	add	r3, pc, #208	; (adr r3, 800c6c8 <floor+0xf0>)
 800c5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fc:	f7f3 fe22 	bl	8000244 <__adddf3>
 800c600:	2200      	movs	r2, #0
 800c602:	2300      	movs	r3, #0
 800c604:	f7f4 fa64 	bl	8000ad0 <__aeabi_dcmpgt>
 800c608:	b138      	cbz	r0, 800c61a <floor+0x42>
 800c60a:	2c00      	cmp	r4, #0
 800c60c:	da58      	bge.n	800c6c0 <floor+0xe8>
 800c60e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c612:	431d      	orrs	r5, r3
 800c614:	d001      	beq.n	800c61a <floor+0x42>
 800c616:	2500      	movs	r5, #0
 800c618:	4c2d      	ldr	r4, [pc, #180]	; (800c6d0 <floor+0xf8>)
 800c61a:	4623      	mov	r3, r4
 800c61c:	462f      	mov	r7, r5
 800c61e:	e025      	b.n	800c66c <floor+0x94>
 800c620:	4a2c      	ldr	r2, [pc, #176]	; (800c6d4 <floor+0xfc>)
 800c622:	fa42 f806 	asr.w	r8, r2, r6
 800c626:	ea01 0208 	and.w	r2, r1, r8
 800c62a:	4302      	orrs	r2, r0
 800c62c:	d01e      	beq.n	800c66c <floor+0x94>
 800c62e:	a326      	add	r3, pc, #152	; (adr r3, 800c6c8 <floor+0xf0>)
 800c630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c634:	f7f3 fe06 	bl	8000244 <__adddf3>
 800c638:	2200      	movs	r2, #0
 800c63a:	2300      	movs	r3, #0
 800c63c:	f7f4 fa48 	bl	8000ad0 <__aeabi_dcmpgt>
 800c640:	2800      	cmp	r0, #0
 800c642:	d0ea      	beq.n	800c61a <floor+0x42>
 800c644:	2c00      	cmp	r4, #0
 800c646:	bfbe      	ittt	lt
 800c648:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c64c:	fa43 f606 	asrlt.w	r6, r3, r6
 800c650:	19a4      	addlt	r4, r4, r6
 800c652:	2500      	movs	r5, #0
 800c654:	ea24 0408 	bic.w	r4, r4, r8
 800c658:	e7df      	b.n	800c61a <floor+0x42>
 800c65a:	2e33      	cmp	r6, #51	; 0x33
 800c65c:	dd0a      	ble.n	800c674 <floor+0x9c>
 800c65e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c662:	d103      	bne.n	800c66c <floor+0x94>
 800c664:	f7f3 fdee 	bl	8000244 <__adddf3>
 800c668:	4607      	mov	r7, r0
 800c66a:	460b      	mov	r3, r1
 800c66c:	4638      	mov	r0, r7
 800c66e:	4619      	mov	r1, r3
 800c670:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c674:	f04f 32ff 	mov.w	r2, #4294967295
 800c678:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800c67c:	fa22 f808 	lsr.w	r8, r2, r8
 800c680:	ea18 0f00 	tst.w	r8, r0
 800c684:	d0f2      	beq.n	800c66c <floor+0x94>
 800c686:	a310      	add	r3, pc, #64	; (adr r3, 800c6c8 <floor+0xf0>)
 800c688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68c:	f7f3 fdda 	bl	8000244 <__adddf3>
 800c690:	2200      	movs	r2, #0
 800c692:	2300      	movs	r3, #0
 800c694:	f7f4 fa1c 	bl	8000ad0 <__aeabi_dcmpgt>
 800c698:	2800      	cmp	r0, #0
 800c69a:	d0be      	beq.n	800c61a <floor+0x42>
 800c69c:	2c00      	cmp	r4, #0
 800c69e:	da02      	bge.n	800c6a6 <floor+0xce>
 800c6a0:	2e14      	cmp	r6, #20
 800c6a2:	d103      	bne.n	800c6ac <floor+0xd4>
 800c6a4:	3401      	adds	r4, #1
 800c6a6:	ea25 0508 	bic.w	r5, r5, r8
 800c6aa:	e7b6      	b.n	800c61a <floor+0x42>
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c6b2:	fa03 f606 	lsl.w	r6, r3, r6
 800c6b6:	4435      	add	r5, r6
 800c6b8:	42bd      	cmp	r5, r7
 800c6ba:	bf38      	it	cc
 800c6bc:	18e4      	addcc	r4, r4, r3
 800c6be:	e7f2      	b.n	800c6a6 <floor+0xce>
 800c6c0:	2500      	movs	r5, #0
 800c6c2:	462c      	mov	r4, r5
 800c6c4:	e7a9      	b.n	800c61a <floor+0x42>
 800c6c6:	bf00      	nop
 800c6c8:	8800759c 	.word	0x8800759c
 800c6cc:	7e37e43c 	.word	0x7e37e43c
 800c6d0:	bff00000 	.word	0xbff00000
 800c6d4:	000fffff 	.word	0x000fffff

0800c6d8 <scalbn>:
 800c6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6da:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800c6de:	4604      	mov	r4, r0
 800c6e0:	460d      	mov	r5, r1
 800c6e2:	4617      	mov	r7, r2
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	b996      	cbnz	r6, 800c70e <scalbn+0x36>
 800c6e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c6ec:	4303      	orrs	r3, r0
 800c6ee:	d039      	beq.n	800c764 <scalbn+0x8c>
 800c6f0:	4b33      	ldr	r3, [pc, #204]	; (800c7c0 <scalbn+0xe8>)
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f7f3 ff5c 	bl	80005b0 <__aeabi_dmul>
 800c6f8:	4b32      	ldr	r3, [pc, #200]	; (800c7c4 <scalbn+0xec>)
 800c6fa:	4604      	mov	r4, r0
 800c6fc:	429f      	cmp	r7, r3
 800c6fe:	460d      	mov	r5, r1
 800c700:	da0f      	bge.n	800c722 <scalbn+0x4a>
 800c702:	a32b      	add	r3, pc, #172	; (adr r3, 800c7b0 <scalbn+0xd8>)
 800c704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c708:	f7f3 ff52 	bl	80005b0 <__aeabi_dmul>
 800c70c:	e006      	b.n	800c71c <scalbn+0x44>
 800c70e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800c712:	4296      	cmp	r6, r2
 800c714:	d10a      	bne.n	800c72c <scalbn+0x54>
 800c716:	4602      	mov	r2, r0
 800c718:	f7f3 fd94 	bl	8000244 <__adddf3>
 800c71c:	4604      	mov	r4, r0
 800c71e:	460d      	mov	r5, r1
 800c720:	e020      	b.n	800c764 <scalbn+0x8c>
 800c722:	460b      	mov	r3, r1
 800c724:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c728:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800c72c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c730:	19b9      	adds	r1, r7, r6
 800c732:	4291      	cmp	r1, r2
 800c734:	dd0e      	ble.n	800c754 <scalbn+0x7c>
 800c736:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800c73a:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800c73e:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800c742:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800c746:	4820      	ldr	r0, [pc, #128]	; (800c7c8 <scalbn+0xf0>)
 800c748:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800c74c:	a31a      	add	r3, pc, #104	; (adr r3, 800c7b8 <scalbn+0xe0>)
 800c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c752:	e7d9      	b.n	800c708 <scalbn+0x30>
 800c754:	2900      	cmp	r1, #0
 800c756:	dd08      	ble.n	800c76a <scalbn+0x92>
 800c758:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c75c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c760:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800c764:	4620      	mov	r0, r4
 800c766:	4629      	mov	r1, r5
 800c768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c76a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800c76e:	da12      	bge.n	800c796 <scalbn+0xbe>
 800c770:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c774:	429f      	cmp	r7, r3
 800c776:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800c77a:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 800c77e:	dcdc      	bgt.n	800c73a <scalbn+0x62>
 800c780:	a30b      	add	r3, pc, #44	; (adr r3, 800c7b0 <scalbn+0xd8>)
 800c782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c786:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800c78a:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800c78e:	480f      	ldr	r0, [pc, #60]	; (800c7cc <scalbn+0xf4>)
 800c790:	f041 011f 	orr.w	r1, r1, #31
 800c794:	e7b8      	b.n	800c708 <scalbn+0x30>
 800c796:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c79a:	3136      	adds	r1, #54	; 0x36
 800c79c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c7a0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800c7a4:	4620      	mov	r0, r4
 800c7a6:	4629      	mov	r1, r5
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	4b09      	ldr	r3, [pc, #36]	; (800c7d0 <scalbn+0xf8>)
 800c7ac:	e7ac      	b.n	800c708 <scalbn+0x30>
 800c7ae:	bf00      	nop
 800c7b0:	c2f8f359 	.word	0xc2f8f359
 800c7b4:	01a56e1f 	.word	0x01a56e1f
 800c7b8:	8800759c 	.word	0x8800759c
 800c7bc:	7e37e43c 	.word	0x7e37e43c
 800c7c0:	43500000 	.word	0x43500000
 800c7c4:	ffff3cb0 	.word	0xffff3cb0
 800c7c8:	8800759c 	.word	0x8800759c
 800c7cc:	c2f8f359 	.word	0xc2f8f359
 800c7d0:	3c900000 	.word	0x3c900000

0800c7d4 <_init>:
 800c7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7d6:	bf00      	nop
 800c7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7da:	bc08      	pop	{r3}
 800c7dc:	469e      	mov	lr, r3
 800c7de:	4770      	bx	lr

0800c7e0 <_fini>:
 800c7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7e2:	bf00      	nop
 800c7e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7e6:	bc08      	pop	{r3}
 800c7e8:	469e      	mov	lr, r3
 800c7ea:	4770      	bx	lr
