Analysis & Elaboration report for myCPU
Sat Mar 30 14:40:01 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: data_path:dp|control_unit:ctrl
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "data_path:dp|ALU:alu|booth_pair_mul:booth_instance"
  7. Port Connectivity Checks: "data_path:dp|ALU:alu|negate_val:negate_instance|ripple_carry_adder:add_one"
  8. Port Connectivity Checks: "data_path:dp|ALU:alu|shift_right:slra_instance"
  9. Port Connectivity Checks: "data_path:dp|ALU:alu|shift_right:slr_instance"
 10. Port Connectivity Checks: "data_path:dp|ALU:alu|ripple_carry_adder:sub_instance"
 11. Port Connectivity Checks: "data_path:dp|ALU:alu|ripple_carry_adder:add_instance"
 12. Port Connectivity Checks: "data_path:dp|ripple_carry_adder:pc_adder"
 13. Port Connectivity Checks: "data_path:dp"
 14. Analysis & Elaboration Messages
 15. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Mar 30 14:40:01 2024           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                 ; myCPU                                           ;
; Top-level Entity Name         ; ctrl_unit_tb                                    ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_path:dp|control_unit:ctrl ;
+----------------+------------+-----------------------------------------------+
; Parameter Name ; Value      ; Type                                          ;
+----------------+------------+-----------------------------------------------+
; reset_state    ; 0000000000 ; Unsigned Binary                               ;
; fetch0         ; 0000000001 ; Unsigned Binary                               ;
; fetch1         ; 0000000010 ; Unsigned Binary                               ;
; fetch2         ; 0000000011 ; Unsigned Binary                               ;
; alu3           ; 0000100010 ; Unsigned Binary                               ;
; alu4           ; 0000100011 ; Unsigned Binary                               ;
; alu5           ; 0000000100 ; Unsigned Binary                               ;
; alu6           ; 0000000101 ; Unsigned Binary                               ;
; alui4          ; 0000000110 ; Unsigned Binary                               ;
; addr3          ; 0000000111 ; Unsigned Binary                               ;
; addr4          ; 0000001000 ; Unsigned Binary                               ;
; ldi5           ; 0000001001 ; Unsigned Binary                               ;
; ld5            ; 0000001010 ; Unsigned Binary                               ;
; ld6            ; 0000001011 ; Unsigned Binary                               ;
; ld7            ; 0000001100 ; Unsigned Binary                               ;
; ld3            ; 0000001101 ; Unsigned Binary                               ;
; st6            ; 0000001110 ; Unsigned Binary                               ;
; br3            ; 0000001111 ; Unsigned Binary                               ;
; br4            ; 0000010000 ; Unsigned Binary                               ;
; br6            ; 0000010001 ; Unsigned Binary                               ;
; jr3            ; 0000010010 ; Unsigned Binary                               ;
; mfhi3          ; 0000010011 ; Unsigned Binary                               ;
; mflo3          ; 0000010100 ; Unsigned Binary                               ;
; in3            ; 0000010101 ; Unsigned Binary                               ;
; out3           ; 0000010110 ; Unsigned Binary                               ;
; jal3           ; 0000010111 ; Unsigned Binary                               ;
; jal4           ; 0000011000 ; Unsigned Binary                               ;
; nop3           ; 0000011001 ; Unsigned Binary                               ;
; halt3          ; 0000011010 ; Unsigned Binary                               ;
; alu            ; 0000011011 ; Unsigned Binary                               ;
; alui           ; 0000011100 ; Unsigned Binary                               ;
; store          ; 0000011101 ; Unsigned Binary                               ;
; load           ; 0000011110 ; Unsigned Binary                               ;
; loadi          ; 0000011111 ; Unsigned Binary                               ;
; branch         ; 0000100000 ; Unsigned Binary                               ;
; stall          ; 0000100001 ; Unsigned Binary                               ;
; notneg         ; 0000100100 ; Unsigned Binary                               ;
; mul            ; 0000100101 ; Unsigned Binary                               ;
; notneg3        ; 0000100110 ; Unsigned Binary                               ;
; mul3           ; 0000100111 ; Unsigned Binary                               ;
; mul4           ; 0000101000 ; Unsigned Binary                               ;
; mul5           ; 0000101001 ; Unsigned Binary                               ;
; st3            ; 0000101010 ; Unsigned Binary                               ;
; mul34          ; 0000101011 ; Unsigned Binary                               ;
; jal            ; 0000101100 ; Unsigned Binary                               ;
+----------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA5F23C7        ;                    ;
; Top-level entity name                                                           ; ctrl_unit_tb       ; myCPU              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|ALU:alu|booth_pair_mul:booth_instance"                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; carry_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|ALU:alu|negate_val:negate_instance|ripple_carry_adder:add_one"                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; B[31..1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carry_flag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|ALU:alu|shift_right:slra_instance" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; sign ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|ALU:alu|shift_right:slr_instance" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; sign ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|ALU:alu|ripple_carry_adder:sub_instance"                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; carry_flag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|ALU:alu|ripple_carry_adder:add_instance"                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; carry_flag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|ripple_carry_adder:pc_adder"                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; B[31..1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carry_flag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp"                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; present_state     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clear             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IncPC             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; strobe            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Gra               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Grb               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Grc               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Rin               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Rout              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PCout             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MDRout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Zhighout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Zlowout           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HIout             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LOout             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; InPortout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Read              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Write             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Run               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HIin              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LOin              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CONin             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PCin              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IRin              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Yin               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Zlowin            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Zhighin           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MARin             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MDRin             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OutPortin         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Cout              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BAOut             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxOut         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInMDRout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ZHighWire         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ZLowWire          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR3        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR4        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR5        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR6        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR7        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR8        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR9        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR10       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR11       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR12       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR13       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR14       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInR15       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInZhigh     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInZlow      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInPCout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInInPortout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInYout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInHI        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInLO        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BusMuxInRamout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irOut             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; branchCompare     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R0out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R1out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R2out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R3out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R4out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R5out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R6out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R7out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R8out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R9out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R10out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R11out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R12out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R13out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R14out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R15out            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R0in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R1in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R2in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R3in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R4in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R5in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R6in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R7in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R8in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R9in              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R10in             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R11in             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R12in             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R13in             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R14in             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R15in             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Mar 30 14:39:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ripple_carry_adder.v
    Info (12023): Found entity 1: ripple_carry_adder File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_vals.v
    Info (12023): Found entity 1: and_vals File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_vals.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_vals.v
    Info (12023): Found entity 1: or_vals File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_vals.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.v
    Info (12023): Found entity 1: shift_right File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.v
    Info (12023): Found entity 1: shift_left File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_left.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left.v
    Info (12023): Found entity 1: rotate_left File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_left.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right.v
    Info (12023): Found entity 1: rotate_right File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_right.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_val.v
    Info (12023): Found entity 1: not_val File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_val.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file negate_val.v
    Info (12023): Found entity 1: negate_val File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_val.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file booth_pair_mul.v
    Info (12023): Found entity 1: booth_pair_mul File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v Line: 1
Warning (12090): Entity "divide" obtained from "divide.v" instead of from Quartus Prime megafunction library File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divide.v
    Info (12023): Found entity 1: divide File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_path.v
    Info (12023): Found entity 1: data_path File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr_reg.v
    Info (12023): Found entity 1: MDR_reg File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_32.v
    Info (12023): Found entity 1: reg_32 File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/reg_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file add_substract_tb.v
    Info (12023): Found entity 1: add_substract_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: mul_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mul_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: div_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/div_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sll_tb.v
    Info (12023): Found entity 1: sll_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slr_tb.v
    Info (12023): Found entity 1: slr_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slra_tb.v
    Info (12023): Found entity 1: slra_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: rol_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ror_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file negate_tb.v
    Info (12023): Found entity 1: negate_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: not_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file in_port.v
    Info (12023): Found entity 1: in_port File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: mar File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file r0.v
    Info (12023): Found entity 1: r0 File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase_2_tb.v
    Info (12023): Found entity 1: phase_2_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sel_encode_unit.v
    Info (12023): Found entity 1: sel_encode File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sel_encode_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: con_ff File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dff.v
    Info (12023): Found entity 1: d_flip_flop File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_immediate_instr_tb.v
    Info (12023): Found entity 1: ALU_immediate_instr_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ld_and_st_tb.v
    Info (12023): Found entity 1: ld_and_st_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ldi_tb.v
    Info (12023): Found entity 1: ldi_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_instr_tb.v
    Info (12023): Found entity 1: alu_instr_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file in_out_tb.v
    Info (12023): Found entity 1: in_out_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file jr_jal_tb.sv
    Info (12023): Found entity 1: jr_jal_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mfhi_mflo_tb.v
    Info (12023): Found entity 1: mfhi_mflo_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mfhi_mflo_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file br_tb.v
    Info (12023): Found entity 1: br_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file store_tb.sv
    Info (12023): Found entity 1: store_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/store_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_unit_tb.v
    Info (12023): Found entity 1: ctrl_unit_tb File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(24): created implicit net for "carry_flag" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for "InPC" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at add_substract_tb.v(21): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at and_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at or_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at sll_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at slr_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at slra_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at rol_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at ror_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at negate_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at not_tb.v(22): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at phase_2_tb.v(25): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at ALU_immediate_instr_tb.v(27): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at ld_and_st_tb.v(27): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at ldi_tb.v(27): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at alu_instr_tb.v(27): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at in_out_tb.v(27): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at jr_jal_tb.sv(27): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv Line: 27
Warning (10236): Verilog HDL Implicit Net warning at store_tb.sv(27): created implicit net for "LOin" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/store_tb.sv Line: 27
Info (12127): Elaborating entity "ctrl_unit_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at ctrl_unit_tb.v(56): assignments to clock create a combinational loop File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v Line: 56
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:dp" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at data_path.v(36): inferring latch(es) for variable "PCin_br", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 36
Warning (10034): Output port "BusMuxInRamout" at data_path.v(10) has no driver File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 10
Info (10041): Inferred latch for "PCin_br" at data_path.v(36) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 36
Info (12128): Elaborating entity "control_unit" for hierarchy "data_path:dp|control_unit:ctrl" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 52
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(195): incomplete case statement has no default case item File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 195
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "clear", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "IncPC", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "strobe", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Gra", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Grb", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Grc", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "PCout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "MDRout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Zhighout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Zlowout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "HIout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "LOout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "InPortout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Read", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Write", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "HIin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "LOin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "CONin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "PCin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Yin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Zlowin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Zhighin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "MARin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "MDRin", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "OutPortIn", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "Cout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(193): inferring latch(es) for variable "BAout", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "BAout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Cout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "OutPortIn" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "MDRin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "MARin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Zhighin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Zlowin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Yin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "IRin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "PCin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "CONin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "LOin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "HIin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Write" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Read" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "InPortout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "LOout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "HIout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Zlowout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Zhighout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "MDRout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "PCout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Rout" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Rin" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Grc" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Grb" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "Gra" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "strobe" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "IncPC" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (10041): Inferred latch for "clear" at control_unit.v(193) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v Line: 193
Info (12128): Elaborating entity "r0" for hierarchy "data_path:dp|r0:R0" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 55
Info (12128): Elaborating entity "reg_32" for hierarchy "data_path:dp|r0:R0|reg_32:this_reg" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v Line: 5
Info (12128): Elaborating entity "MDR_reg" for hierarchy "data_path:dp|MDR_reg:MDR" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at MDR_reg.v(8): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 8
Warning (10235): Verilog HDL Always Construct warning at MDR_reg.v(11): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at MDR_reg.v(14): variable "read" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at MDR_reg.v(15): variable "Mdatain" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at MDR_reg.v(17): variable "BusMuxOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 17
Warning (10240): Verilog HDL Always Construct warning at MDR_reg.v(6): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[0]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[1]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[2]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[3]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[4]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[5]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[6]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[7]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[8]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[9]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[10]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[11]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[12]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[13]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[14]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[15]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[16]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[17]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[18]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[19]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[20]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[21]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[22]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[23]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[24]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[25]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[26]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[27]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[28]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[29]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[30]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (10041): Inferred latch for "q[31]" at MDR_reg.v(6) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v Line: 6
Info (12128): Elaborating entity "in_port" for hierarchy "data_path:dp|in_port:InPort" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at in_port.v(3): object "flag" assigned a value but never read File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v Line: 3
Info (12128): Elaborating entity "mar" for hierarchy "data_path:dp|mar:MAR" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 81
Info (12128): Elaborating entity "ripple_carry_adder" for hierarchy "data_path:dp|ripple_carry_adder:pc_adder" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 84
Info (12128): Elaborating entity "ALU" for hierarchy "data_path:dp|ALU:alu" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 90
Info (12128): Elaborating entity "and_vals" for hierarchy "data_path:dp|ALU:alu|and_vals:and_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 15
Info (12128): Elaborating entity "or_vals" for hierarchy "data_path:dp|ALU:alu|or_vals:or_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 16
Info (12128): Elaborating entity "shift_left" for hierarchy "data_path:dp|ALU:alu|shift_left:sll_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 17
Info (12128): Elaborating entity "shift_right" for hierarchy "data_path:dp|ALU:alu|shift_right:slr_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 18
Warning (10036): Verilog HDL or VHDL warning at shift_right.v(5): object "new_sign" assigned a value but never read File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 5
Warning (10240): Verilog HDL Always Construct warning at shift_right.v(8): inferring latch(es) for variable "intermediate", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 8
Info (10041): Inferred latch for "intermediate[0]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[1]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[2]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[3]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[4]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[5]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[6]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[7]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[8]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[9]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[10]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[11]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[12]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[13]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[14]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[15]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[16]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[17]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[18]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[19]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[20]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[21]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[22]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[23]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[24]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[25]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[26]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[27]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[28]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[29]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[30]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (10041): Inferred latch for "intermediate[31]" at shift_right.v(14) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v Line: 14
Info (12128): Elaborating entity "rotate_left" for hierarchy "data_path:dp|ALU:alu|rotate_left:rol_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 20
Info (12128): Elaborating entity "rotate_right" for hierarchy "data_path:dp|ALU:alu|rotate_right:ror_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 21
Info (12128): Elaborating entity "not_val" for hierarchy "data_path:dp|ALU:alu|not_val:not_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 22
Info (12128): Elaborating entity "negate_val" for hierarchy "data_path:dp|ALU:alu|negate_val:negate_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 23
Info (12128): Elaborating entity "booth_pair_mul" for hierarchy "data_path:dp|ALU:alu|booth_pair_mul:booth_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 24
Warning (10199): Verilog HDL Case Statement warning at booth_pair_mul.v(19): case item expression never matches the case expression File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v Line: 19
Warning (10199): Verilog HDL Case Statement warning at booth_pair_mul.v(20): case item expression never matches the case expression File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v Line: 20
Warning (10199): Verilog HDL Case Statement warning at booth_pair_mul.v(22): case item expression never matches the case expression File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v Line: 22
Warning (10762): Verilog HDL Case Statement warning at booth_pair_mul.v(27): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v Line: 27
Warning (10270): Verilog HDL Case Statement warning at booth_pair_mul.v(27): incomplete case statement has no default case item File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v Line: 27
Warning (10034): Output port "carry_flag" at booth_pair_mul.v(1) has no driver File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v Line: 1
Info (12128): Elaborating entity "divide" for hierarchy "data_path:dp|ALU:alu|divide:divide_instance" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v Line: 25
Info (12128): Elaborating entity "ram" for hierarchy "data_path:dp|ram:RAM" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 96
Info (12128): Elaborating entity "Bus" for hierarchy "data_path:dp|Bus:bus" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 106
Warning (10240): Verilog HDL Always Construct warning at bus.v(13): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 13
Info (10041): Inferred latch for "q[0]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[1]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[2]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[3]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[4]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[5]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[6]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[7]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[8]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[9]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[10]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[11]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[12]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[13]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[14]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[15]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[16]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[17]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[18]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[19]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[20]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[21]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[22]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[23]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[24]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[25]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[26]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[27]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[28]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[29]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[30]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (10041): Inferred latch for "q[31]" at bus.v(37) File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v Line: 37
Info (12128): Elaborating entity "con_ff" for hierarchy "data_path:dp|con_ff:CON_FF" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 110
Info (12128): Elaborating entity "d_flip_flop" for hierarchy "data_path:dp|con_ff:CON_FF|d_flip_flop:CONFF" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at dff.v(6): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v Line: 6
Info (12128): Elaborating entity "sel_encode" for hierarchy "data_path:dp|sel_encode:SEL_ENCODE" File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v Line: 119
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clock" is missing source, defaulting to GND File: C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v Line: 14
Info (144001): Generated suppressed messages file C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Sat Mar 30 14:40:01 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg.


