memory latency
vector architecture
out-of-order execution
microarchitecture
memory traffic elimination
register renaming
precise interrupts
