{"vcs1":{"timestamp_begin":1681676292.155270823, "rt":0.65, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681676292.843530584, "rt":0.83, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681676293.699491413, "rt":0.62, "ut":0.06, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676291.861771406}
{"VCS_COMP_START_TIME": 1681676291.861771406}
{"VCS_COMP_END_TIME": 1681676294.907474126}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
