
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006268                       # Number of seconds simulated
sim_ticks                                  6267956000                       # Number of ticks simulated
final_tick                                 6267956000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94556                       # Simulator instruction rate (inst/s)
host_op_rate                                   183886                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101527139                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706940                       # Number of bytes of host memory used
host_seconds                                    61.74                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          100608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           57856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              158464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       100608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         100608                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              904                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2476                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           16051166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9230441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               25281607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      16051166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          16051166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          16051166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9230441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              25281607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1572.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5613                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2476                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  158464                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   158464                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                229                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                230                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               128                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                89                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               181                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6267863000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2476                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1918                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      465                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       77                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          914                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     171.203501                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    109.146278                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    219.797129                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           579     63.35%     63.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          158     17.29%     80.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           66      7.22%     87.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           27      2.95%     90.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           24      2.63%     93.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      1.75%     95.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.20%     96.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      0.55%     96.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           914                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       100608                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        57856                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 16051165.643153844401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9230441.311330201104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1572                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          904                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     66993250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    142195750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     42616.57                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    157296.18                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     162764000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                209189000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12380000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      65736.67                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 84486.67                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         25.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      25.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.20                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.20                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1554                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  62.76                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2531447.09                       # Average gap between requests
system.mem_ctrl.pageHitRate                     62.76                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2741760                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1434510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9553320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          108176640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              36688620                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               8077440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        321869880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        224394240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1202881860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1915839510                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             305.656184                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6166111250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      16980500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       45760000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4876195500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    584345000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38825500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    705849500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3841320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2034120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8125320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          322686000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              75957060                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              23713920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        928470150                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        719697120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         606569220                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2691415620                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             429.392871                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6038874750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      50291000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      136500000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2128584500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1874204000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       42240500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   2036136000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1997590                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1997590                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            221587                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1222476                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  707829                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             101177                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1222476                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             519317                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           703159                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       107741                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2175604                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1731546                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6126                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           580                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1817058                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           428                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12535913                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             316588                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9789815                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1997590                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1227146                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11916243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  446422                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2633                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1816757                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1213                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12458916                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.573614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.763092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2103867     16.89%     16.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1104576      8.87%     25.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9250473     74.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12458916                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.159349                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.780942                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1238352                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1710739                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8399289                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                887325                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 223211                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               17402972                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                772946                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 223211                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2287836                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  340661                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1786                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8203417                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1402005                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               16605730                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                383799                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   354                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 541148                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    379                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 502516                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1433                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14960551                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              39895348                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         29048168                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             22759                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4913363                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 36                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1243814                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2843806                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1995740                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            296356                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            95172                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15837561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                2115                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  13003715                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            504831                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4487173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7843620                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2099                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12458916                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.043728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.732935                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3085934     24.77%     24.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5742249     46.09%     70.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3630733     29.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12458916                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4036142     77.23%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    266      0.01%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 821615     15.72%     92.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                367782      7.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             68371      0.53%      0.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8859453     68.13%     68.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5473      0.04%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   517      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  843      0.01%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  399      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 309      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2299752     17.69%     86.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1758806     13.53%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            7128      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2646      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13003715                       # Type of FU issued
system.cpu.iq.rate                           1.037317                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5225854                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.401874                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           44170801                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20284760                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12453175                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               26230                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              43878                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7523                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18149532                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   11666                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           864189                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       906272                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3659                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1845                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       328226                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          174                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           739                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 223211                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  184746                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 22533                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15839676                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            181634                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2843806                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1995740                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                747                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3913                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15821                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1845                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         108818                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       126051                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               234869                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12544749                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2175283                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            458966                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3906479                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1163659                       # Number of branches executed
system.cpu.iew.exec_stores                    1731196                       # Number of stores executed
system.cpu.iew.exec_rate                     1.000705                       # Inst execution rate
system.cpu.iew.wb_sent                       12479844                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12460698                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8644622                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15676989                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.994000                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.551421                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4105829                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            221737                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12081348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.939672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.902371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5305169     43.91%     43.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2199856     18.21%     62.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4576323     37.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12081348                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4576323                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     22963356                       # The number of ROB reads
system.cpu.rob.rob_writes                    31295133                       # The number of ROB writes
system.cpu.timesIdled                             884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           76997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.147456                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.147456                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.465667                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.465667                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21967452                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9453646                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5444                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4885                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2087972                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1671758                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5917665                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2935862                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65281                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.972687                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23843257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23843257                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1218931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1218931                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1651602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1651602                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2870533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2870533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2870533                       # number of overall hits
system.cpu.dcache.overall_hits::total         2870533                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        85516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         85516                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        16198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16198                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       101714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         101714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       101714                       # number of overall misses
system.cpu.dcache.overall_misses::total        101714                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1051407500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1051407500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    363955000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    363955000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1415362500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1415362500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1415362500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1415362500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1304447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1304447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2972247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2972247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2972247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2972247                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065557                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009712                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034221                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12294.862950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12294.862950                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22469.131992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22469.131992                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13915.119846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13915.119846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13915.119846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13915.119846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               804                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.266169                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63731                       # number of writebacks
system.cpu.dcache.writebacks::total             63731                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35397                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35397                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          996                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          996                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        36393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36393                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36393                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36393                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        50119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        50119                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15202                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        65321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65321                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    616826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    616826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    339905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    339905500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    956731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    956731500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    956731500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    956731500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038422                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021977                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12307.228795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12307.228795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22359.261939                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22359.261939                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14646.614412                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14646.614412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14646.614412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14646.614412                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65265                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.245761                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1816271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1923                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            944.498700                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.245761                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982902                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14535979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14535979                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1814348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1814348                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1814348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1814348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1814348                       # number of overall hits
system.cpu.icache.overall_hits::total         1814348                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2409                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2409                       # number of overall misses
system.cpu.icache.overall_misses::total          2409                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    182526000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    182526000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    182526000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    182526000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    182526000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    182526000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1816757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816757                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001326                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001326                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75768.368618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75768.368618                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75768.368618                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75768.368618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75768.368618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75768.368618                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          485                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          485                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          485                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1924                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1924                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1924                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1924                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1924                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1924                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149037000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149037000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149037000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149037000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001059                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77462.058212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77462.058212                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77462.058212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77462.058212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77462.058212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77462.058212                       # average overall mshr miss latency
system.cpu.icache.replacements                   1310                       # number of replacements
system.l2bus.snoop_filter.tot_requests         133821                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         4030                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               52025                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         63737                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2855                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                41                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               18                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              15179                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             15179                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52026                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5080                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       195811                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  200891                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8253120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8371648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               169                       # Total snoops (count)
system.l2bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              67263                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.060286                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.238017                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    63208     93.97%     93.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                     4055      6.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                67263                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            194384500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4822470                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           163211999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2042.572656                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 130807                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2476                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                52.829968                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1354.336278                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   688.236379                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.330649                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.168026                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.498675                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2459                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2203                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.600342                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1048940                       # Number of tag accesses
system.l2cache.tags.data_accesses             1048940                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        63737                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        63737                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        14476                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            14476                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          274                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        49844                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        50118                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             274                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           64320                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64594                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            274                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          64320                       # number of overall hits
system.l2cache.overall_hits::total              64594                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          697                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            697                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1573                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1780                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1573                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           904                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2477                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1573                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          904                       # number of overall misses
system.l2cache.overall_misses::total             2477                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    166905000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    166905000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    142782000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18836000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    161618000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    142782000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    185741000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    328523000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    142782000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    185741000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    328523000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        63737                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        63737                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        15173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        15173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1847                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        50051                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        51898                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1847                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        65224                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           67071                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1847                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        65224                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          67071                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.045937                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.045937                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.851651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.004136                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.034298                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.851651                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.013860                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.036931                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.851651                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.013860                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.036931                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 239461.979914                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 239461.979914                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 90770.502225                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90995.169082                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90796.629213                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 90770.502225                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 205465.707965                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 132629.390392                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 90770.502225                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 205465.707965                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 132629.390392                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          697                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          697                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1573                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          207                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1780                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1573                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          904                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2477                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1573                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          904                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2477                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    165511000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    165511000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    139638000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18422000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    158060000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    139638000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    183933000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    323571000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    139638000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    183933000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    323571000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.045937                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.045937                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.851651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004136                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.034298                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.851651                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.013860                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.036931                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.851651                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.013860                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.036931                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 237461.979914                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 237461.979914                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 88771.773681                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88995.169082                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88797.752809                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 88771.773681                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 203465.707965                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 130630.197820                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 88771.773681                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 203465.707965                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 130630.197820                       # average overall mshr miss latency
system.l2cache.replacements                        17                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2493                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1779                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                17                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                697                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               697                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1779                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4969                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       158464                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2476                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2476    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2476                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1246500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6190000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2046.376967                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2476                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2476                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1357.163554                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   689.213412                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.041417                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.021033                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.062450                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2476                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2220                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.075562                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                42092                       # Number of tag accesses
system.l3cache.tags.data_accesses               42092                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          697                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            697                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1572                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          207                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1779                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1572                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           904                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2476                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1572                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          904                       # number of overall misses
system.l3cache.overall_misses::total             2476                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    159238000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    159238000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    125490000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16559000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    142049000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    125490000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    175797000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    301287000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    125490000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    175797000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    301287000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          697                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          697                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1572                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          207                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1779                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1572                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          904                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2476                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1572                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          904                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2476                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 228461.979914                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 228461.979914                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 79828.244275                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79995.169082                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79847.667229                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 79828.244275                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 194465.707965                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 121682.956381                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 79828.244275                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 194465.707965                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 121682.956381                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          697                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          697                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1572                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          207                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1779                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1572                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          904                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2476                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1572                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          904                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2476                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    157844000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    157844000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122346000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16145000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138491000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    122346000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    173989000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    296335000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    122346000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    173989000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    296335000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 226461.979914                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 226461.979914                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 77828.244275                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77995.169082                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77847.667229                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 77828.244275                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 192465.707965                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 119682.956381                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 77828.244275                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 192465.707965                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 119682.956381                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6267956000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1779                       # Transaction distribution
system.membus.trans_dist::ReadExReq               697                       # Transaction distribution
system.membus.trans_dist::ReadExResp              697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1779                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       158464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       158464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  158464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2476                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1238000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6676000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
