Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 017674D09FC
	for <devicetree@vger.kernel.org>; Fri, 25 Sep 2026 15:35:14 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1790350520; cv=none; b=ViWuTauVQevq5gkIP4uH8fxyvNAzNdCDdRtIfL8JttlIkq6bb0MkVaUTcf2plnMaT3PGncvcljZEXBb3iOil5wHxyDleYpoUgoXCeymHDpg6obxVH316yXvyOxUMlzPbnPOfwvckmsr/lxXIQohmg1M5jOy/s/gnIUL3vB45uUA=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1790350520; c=relaxed/simple;
	bh=JaK3xKbkE7wgtjaM89B5KJpD0MqI4l82LuAW/Bbj87w=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=QyzSJ4gOARD+xgb20Q6kYljvcJgqpdhAY07gAp73UjBWo1Bo6w+Eui9vWmYkt1+iIR8H75nwXio6pqCyv/pkDZcjiesWpDUecVb+mmYSIptyg4iwcLV8HcUOJB7qQN7yRRHYOg7pInntukFZzboiSs5ipRkufs7xxLUhAUMEbJo=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=IdiLf6Ps; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=b9PrFBxA; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="IdiLf6Ps";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="b9PrFBxA"
Received: from pps.filterd (m0279868.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68PA4Dup609132
	for <devicetree@vger.kernel.org>; Fri, 25 Sep 2026 15:35:13 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-type:date:from:in-reply-to:message-id:mime-version
	:references:subject:to; s=qcppdkim1; bh=iLVqjTd3vlJrX7TuKVolKFoP
	zagTa2lbaJ2iN6D9p1w=; b=IdiLf6PsV6W9P9nqrPW6yS7IfgFot2tki0Bd+sZK
	k0DVKOgu+wPaHKoQcPbVZSTQ4CFnv3eaVNZdresMoVzq3+CvnH/Djs363T8EQTeg
	BT8pRD/UPV40EBAvt+VXjlhoflqt7OP8ZrmkpAL1R7BO3+y0YgufP0BBTGn7gPBe
	QehtM9mIr3mUvWvBMCUx6wzigpxIrXOfX6Hss5qo5YJQN6hcY4BKB8s0RmKsjbYh
	Kq5YAlloBernxsWP/or4VTr81KHvXg90nIcih9uXr/Ar4GczmyO0REaYngZI1NsS
	e9f+WMyRnrlNZ0OzMszXaKjax+kbUSAtqKGL61E7u2jGzg==
Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gwpvns3ec-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Fri, 25 Sep 2026 15:35:13 +0000 (GMT)
Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-86a2639398cso1422048b3a.3
        for <devicetree@vger.kernel.org>; Fri, 25 Sep 2026 08:35:13 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1790350512; x=1790955312; darn=vger.kernel.org;
        h=in-reply-to:content-disposition:content-type:mime-version
         :references:message-id:subject:cc:to:from:date:from:to:cc:subject
         :date:message-id:reply-to:content-type;
        bh=iLVqjTd3vlJrX7TuKVolKFoPzagTa2lbaJ2iN6D9p1w=;
        b=b9PrFBxAEreQhngEM9eZiNk0rr6nmPzQSmwAEFmSJGeLHGS95HkI8CkxbyMXfuS+Sp
         LTNuiU+Kgq+b1+4KBx+Tf1undKd2G8Nf7nD3UNfueRFyGLCrg1cQh9XTVXC+5KfOI56f
         DWLqgRVsCuPAAm2RwSlSyjxD3BuM9WhuVUHvT4GTRBmGzMM0V5mpDxoJJvcXoxycwWW8
         kNEejLnXjEY+zRCmzfqp3KViE+cJ9+MKhDVapzt0Qx7Wj15C1KBD+WF7BKvUMqh0EXJz
         j+zjVLWxQwxbwqDpo46EdZ0GznQ1/SgAdIAPkYa2Q458wCpD/PPenHbPtMTi0o3FOWig
         UA2w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20260707; t=1790350512; x=1790955312;
        h=in-reply-to:content-disposition:content-type:mime-version
         :references:message-id:subject:cc:to:from:date:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=iLVqjTd3vlJrX7TuKVolKFoPzagTa2lbaJ2iN6D9p1w=;
        b=g+5gEkAzjsijIM6ZWgn0Erp0wZmWlajz7swxP8bFGjFS10P7pNpN/vrpZ+2yWiBNuS
         fP8JbqBRcXhhdlv94hpcqfp9SN9COwnSe+3XTZJoG3GQhLeUIWifJSMM7QRopKouNnqJ
         7Xa6uDOrUhRBmX5AlxIxumRnDrvedQahw4ka78/y+uek3cwMJQ8jdViyHn5c6TumOPjF
         R07oPbq9cXWH/iSQvhuN8NVamjnTFRCDnPWpRJOXJ/i6CJ1p8My8Co4VkMwHnd2Uvu7+
         PYsetZq3VQd5JBYw39kxvbrx2bMTfldb6nrEwoq76ra+zZBdiOn3GUGc7liwUC8BZ0qJ
         GMyA==
X-Forwarded-Encrypted: i=1; AKwUvBzEhqMhuUkuL5Y6d7lOQYnRaWUh91QfDsh1X2UOZAPRB2dKX+NTx1Jj1Bs4NO5vVUee/6JAKNDlJRF5@vger.kernel.org
X-Gm-Message-State: AFuF++nuIE2Ye/28up1NsLeopKE30tIRWTtEKhsgPAMMTvC8pvvv7lGG
	IFnS7ZbIlxpupjoJhG9CsIb8D9A1cKyfoTxvoHmtcCiR/hH/93PrSTNofUAdHvKbWOz774Eke9u
	45dEMRtl6HXV16HCFGebtjrVwD1iiL79jtHL0GTR2B/N8RxUyoCDA3J4mDFw+fzrb
X-Gm-Gg: AYBFou122NIEgpjTPuvV1iyNIj1LD764TWTF35TzQhStWMYQjNFmdQKeS3ddEZotn5/
	wj07lISWY7RDJKrgLfU9HgB4EpLugjeVlJ4H8iIGIWNjI2/JES5Dm86q6iPlSqdzkzTOZVqlfr2
	LvD6gzuXLj/RCpurZbb4GBxeyQk9HdbRYpUe0wEFU32wjyimfYVXpmpYjXYrO/Y4FWWzFZbFJcV
	giRuCGoQDKs+FFvt0h1oQdEyIplfSs8yU+PQWMc4zMf4/Z6U6RdRSsshZ5/3UWK/KghfGFpS8xZ
	XTmFSc+qF5nrhLj59xcUZIpaXHD+7868iTGxFXCb32r6zB6MJPxXhdJ8Nsz1TIwamldVKbza3cq
	LVjRn64bPDw3LHs5NgSoZ5SLzWEtnSDbHh0zA/VU+Mw==
X-Received: by 2002:a05:6a00:3385:b0:851:b03a:fcb with SMTP id d2e1a72fcca58-88029fb84admr1967829b3a.14.1790350512064;
        Fri, 25 Sep 2026 08:35:12 -0700 (PDT)
X-Received: by 2002:a05:6a00:3385:b0:851:b03a:fcb with SMTP id d2e1a72fcca58-88029fb84admr1967806b3a.14.1790350511480;
        Fri, 25 Sep 2026 08:35:11 -0700 (PDT)
Received: from QCOM-aGQu4IUr3Y (i-global052.qualcomm.com. [199.106.103.52])
        by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-87fea884749sm1325581b3a.27.2026.09.25.08.35.06
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 25 Sep 2026 08:35:10 -0700 (PDT)
Date: Fri, 25 Sep 2026 23:35:03 +0800
From: Shawn Guo <shengchao.guo@oss.qualcomm.com>
To: Abel Vesa <abel.vesa@oss.qualcomm.com>
Cc: Bjorn Andersson <andersson@kernel.org>, Abel Vesa <abelvesa@kernel.org>,
        Stephen Boyd <sboyd@kernel.org>, Brian Masney <bmasney+clk@redhat.com>,
        Jerome Brunet <jbrunet+clk@baylibre.com>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Jagadeesh Kona <quic_jkona@quicinc.com>,
        Bryan O'Donoghue <bryan.odonoghue@linaro.org>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/3] arm64: dts: qcom: glymur: Add videocc sleep clock
Message-ID: <araUpwTAp1xjhnqV@QCOM-aGQu4IUr3Y>
References: <20260924161152.1162301-1-shengchao.guo@oss.qualcomm.com>
 <20260924161152.1162301-3-shengchao.guo@oss.qualcomm.com>
 <nwpxqyjjusepqubva4hsf7e2wfvvigz22p7yp6c2tblezz7qj6@2s2tmiggu2dw>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <nwpxqyjjusepqubva4hsf7e2wfvvigz22p7yp6c2tblezz7qj6@2s2tmiggu2dw>
X-Proofpoint-ORIG-GUID: TrnXp_lMfBmIYqv8oaWmjAMPNsqUoP7R
X-Proofpoint-GUID: TrnXp_lMfBmIYqv8oaWmjAMPNsqUoP7R
X-Proofpoint-Spam-Info: AW1haW4tMjYwOTI1MDA2MiBTYWx0ZWRfXzqhhUfrj1jFh
 BYBpi7M/HlvkJ6jDhpYG85u8DkZgX1Ur40ONXqw4C+1t6gHb6m3pv4q7hUUue5vw2TxjmYaXUVn
 FqjLn8DvRrSwx81UAApCRUJk2NIeAMQ=
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTI1MDA2MiBTYWx0ZWRfXyGnmxa6QTaL1
 qmDW1MGN/VDG81EjiFdklxKM9IzQ8FV6Zt5MOIfgx7EoliPM+y4lpIhjuYPXNYfM48jFaRQGbB5
 eupl41aXtI06rWyTokJOLMo2FKPgm+uTHGeLfAV7Owp+lqD36j5oXGe4C00xNqnotyET2k95p01
 5Qx5oS0TrihZtSNDcvFkeG99VwhQRCq0HQ75sbcz62wPVsq2KZ7SH/vdxCxu4ajviKpBXr5xGrk
 Ch9+46D72cpjRLpUgBYvJkwun42crNATTr3AQ9mQKcbOfgRh0hOK+Dv/WAXwD1lbbHZr/OwfTmA
 rDfewFKIS97yYWQVCKcp8wcNd4LnVrL5fSiE9XWJzsoh+BxuzsZPoWcufqrixkJtH7gLQl9JLsA
 I7JTrHTkOCPzY8h2ttlDd2vmdomUheI5I5K4nqgrz0VEe0Bfg7fRMO+h5H+i1rpM1FPm5aKoX/k
 H0JDoARwCYy5euffKhw==
X-Authority-Analysis: v=2.4 cv=eNmGH3p1 c=1 sm=1 tr=0 ts=6ab694b1 cx=c_pps
 a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=b9+bayejhc3NMeqCNyeLQQ==:17
 a=kj9zAlcOel0A:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=ZpdpYltYx_vBUK5n70dp:22
 a=XM2o5SXsTojDuVAecT4A:9 a=CjuIK1q_8ugA:10 a=OpyuDcXvxspvyRM73sMx:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-09-25_02,2026-09-21_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 priorityscore=1501 malwarescore=0 suspectscore=0 lowpriorityscore=0
 phishscore=0 clxscore=1015 spamscore=0 bulkscore=0 impostorscore=0
 adultscore=0 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000
 definitions=main-2609250062

On Fri, Sep 25, 2026 at 12:48:07PM +0300, Abel Vesa wrote:
> On 26-09-25 00:11:51, Shawn Guo wrote:
> > The videocc node supplies only the two XO inputs. videocc-glymur.c
> > expects a third input, DT_SLEEP_CLK, and uses it as the parent of
> > video_cc_sleep_clk_src, so that RCG cannot resolve its parent and ends
> > up as an orphan clock: any clk_set_rate() on it fails, and it shows up
> > parentless in /sys/kernel/debug/clk/clk_summary.
> > 
> > Nothing is broken at runtime today because VIDEO_CC_SLEEP_CLK (0x8138)
> > is listed in video_cc_glymur_critical_cbcrs and is therefore force
> > enabled through regmap, bypassing the clock framework; the sleep source
> > simply keeps whatever rate the bootloader left. The orphan still blocks
> > any future rate management of the video sleep path.
> > 
> > Pass the board sleep clock as the third input. The sibling evacc node
> > on the same SoC already does this.
> 
> Same question as on the 3rd patch.

This patch doesn't drop GCC_VIDEO_AHB_CLK or any videocc input clock
like 3rd patch but only adding the board sleep clock as the third input.
So it shouldn't break videocc either. It would nice if you can give it a
test on your X2 laptop though :)

Shawn
