#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Feb  6 09:35:49 2025
# Process ID: 1006179
# Current directory: /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/dut/axi_dma_verification_10xe_tcp/axi_dma_verification_10xe_tcp.sim/sim_1/behav/xsim
# Command line: xsim -log simulate.log -mode tcl -source {xsim.dir/axi_dma_tb_top_behav/xsim_script.tcl}
# Log file: /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/dut/axi_dma_verification_10xe_tcp/axi_dma_verification_10xe_tcp.sim/sim_1/behav/xsim/simulate.log
# Journal file: /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/dut/axi_dma_verification_10xe_tcp/axi_dma_verification_10xe_tcp.sim/sim_1/behav/xsim/xsim.jou
# Running On: noman-10x, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 12, Host memory: 16050 MB
#-----------------------------------------------------------
source xsim.dir/axi_dma_tb_top_behav/xsim_script.tcl
# xsim {axi_dma_tb_top_behav} -testplusarg UVM_TESTNAME=read_test -view {{/home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_tb_top_behav.wcfg}} -tclbatch {axi_dma_tb_top.tcl} -key {Behavioral:sim_1:Functional:axi_dma_tb_top}
Time resolution is 1 ps
open_wave_config /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_tb_top_behav.wcfg
ERROR: [Wavedata 42-2] Error while reading WCFG file '/home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/rtl/axi_dma_verification_10xe_tcp/axi_dma_tb_top_behav.wcfg'.
source axi_dma_tb_top.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1ms
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module axi_dma_tb_top.memory.inst.\axi_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test read_test...
Running default test
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7061) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean env_cfg
WARNING: Out of bounds value range in bin 'high_values' for Coverpoint 'cp_rdata' is converted to nearest valid bounded range of [65536:0].
WARNING: Out of bounds value range in bin 'high_values' for Coverpoint 'cp_wdata' is converted to nearest valid bounded range of [65536:0].
WARNING: Out of bounds value range in bin 'high_values' for Coverpoint 'cp_tdata' is converted to nearest valid bounded range of [65536:0].
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
-------------------------------------------------------------------
Name                       Type                         Size  Value
-------------------------------------------------------------------
uvm_test_top               read_test                    -     @342 
  env                      environment                  -     @367 
    axi_lite_agt           axi_lite_agent               -     @395 
      driver               axi_lite_driver              -     @690 
        rsp_port           uvm_analysis_port            -     @709 
        seq_item_port      uvm_seq_item_pull_port       -     @699 
      monitor              axi_lite_monitor             -     @719 
        ap                 uvm_analysis_port            -     @867 
      sequencer            axi_lite_sequencer           -     @728 
        rsp_export         uvm_analysis_export          -     @737 
        seq_item_export    uvm_seq_item_pull_imp        -     @855 
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    axi_lite_cov           axi_lite_coverage            -     @613 
      analysis_imp         uvm_analysis_imp             -     @622 
    axi_mon                axi_monitor                  -     @530 
      ap                   uvm_analysis_port            -     @883 
    axi_r_agt              mm2s_agent                   -     @539 
      driver               mm2s_driver                  -     @894 
        rsp_port           uvm_analysis_port            -     @913 
        seq_item_port      uvm_seq_item_pull_port       -     @903 
      monitor              mm2s_monitor                 -     @923 
      sequencer            uvm_sequencer                -     @932 
        rsp_export         uvm_analysis_export          -     @941 
        seq_item_export    uvm_seq_item_pull_imp        -     @1059
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    axis_r_agt             axis_read_agent              -     @553 
      driver               axis_read_driver             -     @1078
        rsp_port           uvm_analysis_port            -     @1097
        seq_item_port      uvm_seq_item_pull_port       -     @1087
      monitor              axis_read_monitor            -     @1244
        mm2s_read          uvm_analysis_port            -     @1254
      sequencer            uvm_sequencer                -     @1107
        rsp_export         uvm_analysis_export          -     @1116
        seq_item_export    uvm_seq_item_pull_imp        -     @1234
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    axis_read_cov          axis_read_coverage           -     @632 
      analysis_imp         uvm_analysis_imp             -     @641 
    axis_wr_agt            axis_write_agent             -     @565 
      driver               axis_write_driver            -     @1272
        rsp_port           uvm_analysis_port            -     @1291
        seq_item_port      uvm_seq_item_pull_port       -     @1281
      monitor              axis_write_monitor           -     @1438
        s2mm_write         uvm_analysis_port            -     @1448
      sequencer            uvm_sequencer                -     @1301
        rsp_export         uvm_analysis_export          -     @1310
        seq_item_export    uvm_seq_item_pull_imp        -     @1428
        arbitration_queue  array                        0     -    
        lock_queue         array                        0     -    
        num_last_reqs      integral                     32    'd1  
        num_last_rsps      integral                     32    'd1  
    axis_write_cov         axis_write_coverage          -     @651 
      analysis_imp         uvm_analysis_imp             -     @660 
    s2mm_introut_cov       s2mm_introut_coverage        -     @670 
      analysis_imp         uvm_analysis_imp             -     @679 
    sco                    scoreboard                   -     @574 
      axi_export           uvm_analysis_imp_axi         -     @603 
      read_export          uvm_analysis_imp_mm2s_read   -     @583 
      write_export         uvm_analysis_imp_s2mm_write  -     @593 
-------------------------------------------------------------------

UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/tests/testlib.sv(211) @ 0: uvm_test_top [read_test] Raised objection
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(46) @ 0: uvm_test_top.env.axis_wr_agt.monitor [uvm_test_top.env.axis_wr_agt.monitor] AXIS Write Monitor Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(46) @ 0: uvm_test_top.env.axis_r_agt.monitor [uvm_test_top.env.axis_r_agt.monitor] AXIS Read Monitor Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mm2s_uvc/mm2s_monitor.sv(46) @ 0: uvm_test_top.env.axi_r_agt.monitor [uvm_test_top.env.axi_r_agt.monitor] MM2S Read Monitor Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mm2s_uvc/mm2s_driver.sv(38) @ 0: uvm_test_top.env.axi_r_agt.driver [uvm_test_top.env.axi_r_agt.driver] MM2S Read Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/axi_coverage_monitor/axi_monitor.sv(49) @ 0: uvm_test_top.env.axi_mon [uvm_test_top.env.axi_mon] AXI Monitor Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_monitor.sv(49) @ 0: uvm_test_top.env.axi_lite_agt.monitor [uvm_test_top.env.axi_lite_agt.monitor] Monitor Started
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. axi_dma_tb_top.DUT.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /axi_dma_tb_top/DUT/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_571  Scope: axi_dma_tb_top.DUT.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /home/xe-user106/vivado/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 10000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 10000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 10000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 10000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 10000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 10000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 10000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 30000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 30000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 30000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 30000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 30000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 30000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 30000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 50000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 50000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 50000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 50000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 50000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 50000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 50000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 70000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 70000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 70000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 70000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 70000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 70000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 70000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 90000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 90000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 90000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 90000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 90000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 90000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 90000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 110000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 110000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 110000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 130000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 130000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 130000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 150000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 150000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 150000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 170000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 170000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 170000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 190000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 190000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 190000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 210000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 210000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 210000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 230000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 230000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 230000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 250000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 250000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 250000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 270000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 270000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 270000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 290000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 290000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 290000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 310000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 310000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 310000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 310000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 330000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 330000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 330000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 350000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 350000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 350000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 370000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 370000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 370000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 390000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 390000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 390000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 410000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 410000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 410000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 430000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 430000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 430000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 450000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 450000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 450000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 470000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 470000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 470000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 490000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 490000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 490000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 510000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 510000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 510000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 530000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 530000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 530000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 530000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 550000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 550000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 550000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 570000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 570000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 570000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 590000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 590000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 590000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 610000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 610000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 610000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 610000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 610000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 630000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 630000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 630000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 630000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 630000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 650000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 650000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 650000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 650000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 650000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 670000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 670000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 670000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 670000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 670000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 690000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 690000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 690000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 690000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 690000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 710000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 710000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 710000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 710000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 710000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 710000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 730000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 730000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 730000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 730000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 730000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 750000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 750000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 750000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 750000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 750000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 770000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 770000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 770000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 770000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 770000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 790000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 790000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 790000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 790000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 790000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 810000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 810000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 810000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 810000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 810000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 830000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 830000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 830000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 830000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 830000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 850000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 850000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 850000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 850000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 850000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 870000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 870000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 870000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 870000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 870000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/register_uvc/axi_lite_driver.sv(43) @ 890000: uvm_test_top.env.axi_lite_agt.driver [uvm_test_top.env.axi_lite_agt.driver] Driver Started
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 890000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 890000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 890000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 890000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 890000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/tests/testlib.sv(215) @ 890000: uvm_test_top [read_test] Dropped objection
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 890000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 910000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 910000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 910000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 910000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 910000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 930000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 930000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 930000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 930000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 930000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 950000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 950000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 950000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 950000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 950000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 970000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 970000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 970000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 970000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 970000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 990000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 990000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 990000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 990000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 990000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1010000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1010000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1010000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1010000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1010000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1030000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1030000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1030000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1030000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1030000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1050000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1050000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1050000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1050000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1050000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1070000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1070000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1070000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1070000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1070000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1090000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1090000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1090000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1090000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1090000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1110000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1110000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1110000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1110000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1110000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1130000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1130000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1130000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1130000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1130000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1150000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1150000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1150000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1150000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1150000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1170000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1170000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1170000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1170000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1170000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1190000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1190000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1190000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1190000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1190000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1210000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1210000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1210000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1210000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1210000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1230000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1230000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1230000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1230000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1230000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x20], Act Data[0x9], Exp Data[0x9]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x21], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x22], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1230000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x23], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1250000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1250000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1250000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1250000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1250000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x24], Act Data[0x10], Exp Data[0x10]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x25], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x26], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1250000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x27], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1270000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1270000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1270000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1270000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1270000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x28], Act Data[0x11], Exp Data[0x11]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x29], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2a], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/mem_model.sv(45) @ 1270000: reporter [mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ] Compare Mem : Addr[0x2b], Act Data[0x0], Exp Data[0x0]
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1290000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1290000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1290000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(106) @ 1290000: uvm_test_top.env.sco [\$unit_params_pkg_sv_891442008 .\scoreboard::write_mm2s_read ] mm2s_introut comparison Passed.
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1290000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1290000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1310000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1310000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1310000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1310000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1310000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1330000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1330000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1330000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1330000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1330000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1350000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1350000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1350000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1350000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1350000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1370000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1370000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1370000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1370000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1370000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1390000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1390000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1390000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1390000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1390000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1410000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1410000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1410000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1410000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1410000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1430000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1430000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1430000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1430000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1430000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1450000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1450000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1450000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1450000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1450000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1470000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1470000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1470000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1470000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1470000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1490000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1490000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1490000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1490000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1490000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1510000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1510000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1510000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1510000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1510000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1530000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1530000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1530000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1530000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1530000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1550000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1550000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1550000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1550000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1550000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1570000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1570000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1570000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1570000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1570000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(64) @ 1590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(65) @ 1590000: uvm_test_top.env.axis_wr_agt.monitor [] //                      S2MM WRITE Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_write_monitor.sv(66) @ 1590000: uvm_test_top.env.axis_wr_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(67) @ 1590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(68) @ 1590000: uvm_test_top.env.axis_r_agt.monitor [] //                      MM2S READ Monitor                            //
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/stream_uvc/axis_read_monitor.sv(69) @ 1590000: uvm_test_top.env.axis_r_agt.monitor [] ///////////////////////////////////////////////////////////////////////
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/coverage_model.sv(31) @ 1590000: uvm_test_top.env.axi_lite_cov [\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ] Recieved AXI Lite transaction in Coverage Model
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 1600000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(269) @ 1600000: uvm_test_top.env.sco [scoreboard] ---------------------------------------
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(270) @ 1600000: uvm_test_top.env.sco [scoreboard] ---           TEST PASSED           ---
UVM_INFO /home/xe-user106/10x-Engineers/SOC-DV/TCP/axi_dma_verification/verif/environment/scoreboard.sv(271) @ 1600000: uvm_test_top.env.sco [scoreboard] ---------------------------------------
UVM_INFO /home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1600000: reporter [UVM/REPORT/SERVER] [uvm_test_top.env.axis_wr_agt.monitor]     1
[uvm_test_top.env.axis_r_agt.monitor]     1
[uvm_test_top.env.axi_r_agt.monitor]     1
[uvm_test_top.env.axi_r_agt.driver]     1
[uvm_test_top.env.axi_mon]     1
[uvm_test_top.env.axi_lite_agt.monitor]     1
[uvm_test_top.env.axi_lite_agt.driver]     4
[scoreboard]     3
[read_test]     2
[mem_model_pkg.\mem_model(AddrWidth=32,DataWidth=32,MaskWidth=4)::compare_byte ]    12
[\$unit_params_pkg_sv_891442008 .\scoreboard::write_mm2s_read ]     1
[\$unit_params_pkg_sv_891442008 .\axi_lite_coverage::write ]    80
[UVMTOP]     1
[UVM/RELNOTES]     1
[UVM/CONFIGDB/SPELLCHK]    11
[UVM/COMP/NAMECHECK]     1
[TEST_DONE]     2
[RNTST]     1
[NO_DPI_TSTNAME]     1
[]   480
** Report counts by id
UVM_FATAL :    0
UVM_ERROR :    0
UVM_WARNING :    0
UVM_INFO :  606
** Report counts by severity

--- UVM Report Summary ---


$finish called at time : 1600 ns : File "/home/xe-user106/vivado/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
exit
INFO: [Common 17-206] Exiting xsim at Thu Feb  6 09:36:03 2025...
