---
course_id: 6-374-analysis-and-design-of-digital-integrated-circuits-fall-2003
layout: course_section
menu:
  leftnav:
    identifier: 9a558f903947d4dbf5d42d55246d3bb2
    name: Readings
    weight: 30
title: Readings
type: course
uid: 9a558f903947d4dbf5d42d55246d3bb2

---

The reading assignments are from chapters in the [course textbook](http://bwrc.eecs.berkeley.edu/IcBook/): Rabaey, Jan, Anantha Chandrakasan, and Bora Nikolic. _Digital Integrated Circuits: A Design Perspective_. 2nd ed. Upper Saddle River, NJ: Prentice Hall, 2002. ISBN: 0130909963.

| LECÂ # | TOPICS | READINGS |
| --- | --- | --- |
| 1 | _Challenges in Digital IC Design_  {{< br >}}  {{< br >}}Course Overview | 1 |
| 2 | _CMOS Inverter I_  {{< br >}}  {{< br >}}MOS Device Model with Sub-micron Effects  {{< br >}}VTC Parameters - DC Characteristics | 3.1-3.3, 5.1-5.3 |
| 3 | _CMOS Inverter II_  {{< br >}}  {{< br >}}CMOS Propagation Delay  {{< br >}}Parasitic Capacitance Estimation  {{< br >}}Layout of an Inverter  {{< br >}}Supply and Threshold Voltage Scaling  {{< br >}}SPICE Simulation Techniques | 5.4.1, 5.4.2 |
|  | Tutorial on Design Tools - Layout of a CMOS Gate, Extraction, SPICE, IRSIM |  |
| 4 | _CMOS Inverter III_  {{< br >}}  {{< br >}}Components of Energy and Power  {{< br >}}Switching, Short-Circuit and Leakage Components  {{< br >}}SPICE Simulation Techniques | 5.5 |
| 5 | _Combinational Logic I_  {{< br >}}  {{< br >}}Static CMOS Construction  {{< br >}}Ratioed Logic | 6.1, 6.2.1 (pp. 237-251), 6.2.2 |
| 6 | _Combinational Logic II_  {{< br >}}  {{< br >}}Pass Transistor / Transmission Gate Logic  {{< br >}}DCVSL  {{< br >}}Introduction to Dynamic Logic | 6.2.3 |
| 7 | _Combinational Logic III_  {{< br >}}  {{< br >}}Dynamic Logic Design Considerations  {{< br >}}Power Dissipation in CMOS | 6.3 |
| 8 | _Combinational Logic IV_  {{< br >}}  {{< br >}}Power Consumption in CMOS Logic (cont.)  {{< br >}}Leakage Power Dissipation  {{< br >}}Logical Effort Sizing - Performance Optimization of Digital Circuits | pp. 251-263, 6.4 |
| 9 | _Arithmetic Structures / Bit Slice Design_  {{< br >}}  {{< br >}}Adders, Multipliers, Shifters  {{< br >}}Design Methodology  {{< br >}}Layout Techniques and Mapping  {{< br >}}  {{< br >}}_Project Schedule and Guidelines_ | 11.1-11.6, 8 |
| 10 | _Evening Session on Exploring Project Ideas_  {{< br >}}  {{< br >}}Finish Arithmetic Structures and Project Ideas |  |
| 11 | _Guest Lecture by Prof. Tayo Akinwande  {{< br >}}_  {{< br >}}Integrated CMOS Processing | 2 |
| 12 | _Sequential Circuits I_  {{< br >}}  {{< br >}}Classification / Parameters  {{< br >}}Static Latches and Register | 7.1, 7.2 |
| 13 | _Sequential Circuits II_  {{< br >}}  {{< br >}}Race Condition  {{< br >}}Dynamic Latches and Registers  {{< br >}}Two Phase vs. Single Phase | 7.3 |
|  | _Quiz #1  {{< br >}}_  {{< br >}}Covers Inverter, Combinational Logic |  |
| 14 | _Sequential Circuits: III_  {{< br >}}  {{< br >}}Pulse Based Registers  {{< br >}}Latch vs. Register Systems  {{< br >}}Metastability | 7.4-7.8, 10.3.4, 10.5.1 |
| 15 | _Interconnect_  {{< br >}}  {{< br >}}Capacitance Estimation  {{< br >}}Buffer Chains  {{< br >}}Low Swing Drivers  {{< br >}}Power Distribution | 4.1-4.3, 4.4.1-4.4.4, 9 |
| 16 | _Interconnect (cont.)_  {{< br >}}  {{< br >}}Issues in Timing - Impact of Clock Skew and Jitter | 9, 10.1, 10.2 |
| 17 | _Clock Distribution_  {{< br >}}  {{< br >}}Origins of Clock Skew / Jitter and Impact on Performance  {{< br >}}Clock Distribution Techniques  {{< br >}}Self-timed Circuits | 10.3.1-10.3.3, 10.4 |
| 18 | _Memory I: ROM / EPROM / PLA Design_  {{< br >}}  {{< br >}}Organization / Architecture  {{< br >}}Cell Design  {{< br >}}Sense-amplifiers  {{< br >}}PLA folding techniques  {{< br >}}Self-timing | 12 |
| 19 | _Memory II: SRAM Design_  {{< br >}}  {{< br >}}Cell Design  {{< br >}}Differential Sense Amplifiers  {{< br >}}Self-timing |  |
| 20 | _Memory III_  {{< br >}}  {{< br >}}DRAM Design  {{< br >}}Single Ended Sense Amplifier  {{< br >}}CMOS Scaling |  |
|  | _Quiz #2_  {{< br >}}  {{< br >}}Covers Arithmetic Structures, Inter-connect, Sequential Circuits and Memory |  |
| 21 | _Advanced Voltage Scaling Techniques_  {{< br >}}  {{< br >}}DC-DC Converter Design  {{< br >}}Performance Feedback  {{< br >}}Dynamic Voltage / Frequency Scaling | 11.7 |
| 22 | _Power Reduction Through Switching Activity Reduction_  {{< br >}}  {{< br >}}_Testing in VLSI_  {{< br >}}  {{< br >}}Defects, Fault Models, Path Sensitization  {{< br >}}Scan, Built-in-self Test, IDDQ | Insert H |
| 23 | Presentation of Final Projects |  |
| 24 | Presentation of Final Projects (cont.) |