18:26:27 INFO  : Launching XSCT server: xsct -n  -interactive /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/temp_xsdb_launch_script.tcl
18:26:27 INFO  : Platform repository initialization has completed.
18:26:27 INFO  : Registering command handlers for Vitis TCF services
18:26:37 INFO  : XSCT server has started successfully.
18:26:37 INFO  : Successfully done setting XSCT server connection channel  
18:26:37 INFO  : plnx-install-location is set to ''
18:26:38 INFO  : Successfully done setting workspace for the tool. 
18:26:38 INFO  : Successfully done query RDI_DATADIR 
18:27:59 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:27:59 INFO  : Result from executing command 'getPlatforms': 
18:27:59 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:27:59 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:28:23 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:30:03 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:30:03 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:30:06 INFO  : Checking for BSP changes to sync application flags for project 'pynq_system'...
18:59:20 INFO  : Launching XSCT server: xsct -n  -interactive /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/temp_xsdb_launch_script.tcl
18:59:26 INFO  : Platform repository initialization has completed.
18:59:26 INFO  : Registering command handlers for Vitis TCF services
18:59:31 INFO  : XSCT server has started successfully.
18:59:32 INFO  : plnx-install-location is set to ''
18:59:32 INFO  : Successfully done query RDI_DATADIR 
18:59:32 INFO  : Successfully done setting XSCT server connection channel  
18:59:32 INFO  : Successfully done setting workspace for the tool. 
19:01:16 INFO  : Checking for BSP changes to sync application flags for project 'pynq_system'...
19:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:39 INFO  : 'jtag frequency' command is executed.
19:01:39 INFO  : Context for 'APU' is selected.
19:01:39 INFO  : System reset is completed.
19:01:42 INFO  : 'after 3000' command is executed.
19:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:01:45 INFO  : Device configured successfully with "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit"
19:01:45 INFO  : Context for 'APU' is selected.
19:01:45 INFO  : Hardware design and registers information is loaded from '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:45 INFO  : Context for 'APU' is selected.
19:01:45 INFO  : Sourcing of '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl' is done.
19:01:46 INFO  : 'ps7_init' command is executed.
19:01:46 INFO  : 'ps7_post_config' command is executed.
19:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:46 ERROR : Memory write error at 0x100000. MMU section translation fault
19:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf
----------------End of Script----------------

19:01:46 ERROR : Memory write error at 0x100000. MMU section translation fault
19:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:30 INFO  : 'jtag frequency' command is executed.
19:03:30 INFO  : Context for 'APU' is selected.
19:03:30 INFO  : System reset is completed.
19:03:33 INFO  : 'after 3000' command is executed.
19:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:03:36 INFO  : Device configured successfully with "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit"
19:03:36 INFO  : Context for 'APU' is selected.
19:03:36 INFO  : Hardware design and registers information is loaded from '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:36 INFO  : Context for 'APU' is selected.
19:03:36 INFO  : Sourcing of '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl' is done.
19:03:37 INFO  : 'ps7_init' command is executed.
19:03:37 INFO  : 'ps7_post_config' command is executed.
19:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:37 INFO  : The application '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:37 INFO  : 'con' command is executed.
19:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:37 INFO  : Launch script is exported to file '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system_system/_ide/scripts/debugger_pynq_system-default.tcl'
19:07:35 INFO  : Checking for BSP changes to sync application flags for project 'pynq_system'...
19:08:03 INFO  : Checking for BSP changes to sync application flags for project 'pynq_system'...
19:08:19 INFO  : Disconnected from the channel tcfchan#1.
19:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:08:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:17 INFO  : 'jtag frequency' command is executed.
19:09:17 INFO  : Context for 'APU' is selected.
19:09:17 INFO  : System reset is completed.
19:09:20 INFO  : 'after 3000' command is executed.
19:09:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:09:23 INFO  : Device configured successfully with "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit"
19:09:23 INFO  : Context for 'APU' is selected.
19:09:27 INFO  : Hardware design and registers information is loaded from '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:09:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:27 INFO  : Context for 'APU' is selected.
19:09:27 INFO  : Sourcing of '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl' is done.
19:09:28 INFO  : 'ps7_init' command is executed.
19:09:28 INFO  : 'ps7_post_config' command is executed.
19:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:28 INFO  : The application '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:28 INFO  : 'con' command is executed.
19:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:28 INFO  : Launch script is exported to file '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system_system/_ide/scripts/debugger_pynq_system-default.tcl'
19:09:41 INFO  : Disconnected from the channel tcfchan#2.
19:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:09:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:12:47 INFO  : Checking for BSP changes to sync application flags for project 'pynq_system'...
19:13:44 INFO  : Checking for BSP changes to sync application flags for project 'pynq_system'...
19:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:13:52 INFO  : 'jtag frequency' command is executed.
19:13:52 INFO  : Context for 'APU' is selected.
19:13:52 INFO  : System reset is completed.
19:13:55 INFO  : 'after 3000' command is executed.
19:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:13:58 INFO  : Device configured successfully with "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit"
19:13:58 INFO  : Context for 'APU' is selected.
19:13:58 INFO  : Hardware design and registers information is loaded from '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:58 INFO  : Context for 'APU' is selected.
19:13:58 INFO  : Sourcing of '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl' is done.
19:13:59 INFO  : 'ps7_init' command is executed.
19:13:59 INFO  : 'ps7_post_config' command is executed.
19:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:59 INFO  : The application '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:59 INFO  : 'con' command is executed.
19:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:59 INFO  : Launch script is exported to file '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system_system/_ide/scripts/debugger_pynq_system-default.tcl'
19:14:12 INFO  : Disconnected from the channel tcfchan#3.
19:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:14:13 INFO  : 'jtag frequency' command is executed.
19:14:13 INFO  : Context for 'APU' is selected.
19:14:13 INFO  : System reset is completed.
19:14:16 INFO  : 'after 3000' command is executed.
19:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:14:19 INFO  : Device configured successfully with "/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit"
19:14:19 INFO  : Context for 'APU' is selected.
19:14:23 INFO  : Hardware design and registers information is loaded from '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:23 INFO  : Context for 'APU' is selected.
19:14:23 INFO  : Sourcing of '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl' is done.
19:14:23 INFO  : 'ps7_init' command is executed.
19:14:23 INFO  : 'ps7_post_config' command is executed.
19:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:24 INFO  : The application '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system/Debug/pynq_system.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:24 INFO  : 'con' command is executed.
19:14:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:14:24 INFO  : Launch script is exported to file '/home/agustinsilva447/Escritorio/Github/FPGA/pynq/floyd/pynq_system_system/_ide/scripts/debugger_pynq_system-default.tcl'
19:14:52 INFO  : Disconnected from the channel tcfchan#4.
