--use standard IEEE library
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

--Entity
entity Add4 is port (
  Data1,Data2 : in std_logic_vector(3 downto 0);
  Cin         : in std_logic;
  Cout        : out std_logic;
  Sum         : out std_logic_vector(3 downto 0));
end entity Add4;

--Architecture
architecture RTL of Add4 is
  signal Out5bit: std_logic_vector(4 downto 0);

begin
  Out5bit <= ('0' & Data1) + ('0' & Data2) +Cin;
  Sum     <= Out5bit(3 downto 0); 	  --4 bits
  Cout    <= Out5bit(4);		  --5th bit
end architecture RTL;

 
