09:43:16 INFO  : Registering command handlers for SDK TCF services
09:43:17 INFO  : Launching XSCT server: xsct -n -interactive /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/temp_xsdb_launch_script.tcl
09:43:19 INFO  : XSCT server has started successfully.
09:43:19 INFO  : Successfully done setting XSCT server connection channel  
09:43:19 INFO  : Successfully done setting SDK workspace  
09:43:19 INFO  : Processing command line option -hwspec /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper.hdf.
18:18:52 INFO  : Registering command handlers for SDK TCF services
18:18:52 INFO  : Launching XSCT server: xsct -n -interactive /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/temp_xsdb_launch_script.tcl
18:18:54 INFO  : XSCT server has started successfully.
18:18:55 INFO  : Successfully done setting XSCT server connection channel  
18:18:55 INFO  : Successfully done setting SDK workspace  
18:18:55 INFO  : Processing command line option -hwspec /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper.hdf.
18:18:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:17:16 INFO  : Refreshed build settings on project lab10_demo
19:21:17 INFO  : Connected through redirection to target on host '192.168.226.142' and port '52921'.
19:21:19 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
19:21:22 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
19:21:23 INFO  : 'jtag frequency' command is executed.
19:21:23 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:23 INFO  : Context for 'APU' is selected.
19:21:23 INFO  : System reset is completed.
19:21:26 INFO  : 'after 3000' command is executed.
19:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
19:21:29 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:21:29 INFO  : Context for 'APU' is selected.
19:21:29 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:29 INFO  : Context for 'APU' is selected.
19:21:34 INFO  : 'ps7_init' command is executed.
19:21:35 INFO  : 'ps7_post_config' command is executed.
19:21:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:35 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:52921]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:21:35 INFO  : Memory regions updated for context APU
19:21:35 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
19:21:46 ERROR : (XSDB Server)Target doesn't support Jtag Uart

19:22:21 INFO  : Disconnected from the channel tcfchan#1.
19:22:22 INFO  : Connected through redirection to target on host '192.168.226.142' and port '52921'.
19:22:22 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
19:22:25 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
19:22:25 INFO  : 'jtag frequency' command is executed.
19:22:25 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:25 INFO  : Context for 'APU' is selected.
19:22:26 INFO  : System reset is completed.
19:22:29 INFO  : 'after 3000' command is executed.
19:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
19:22:31 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:22:31 INFO  : Context for 'APU' is selected.
19:22:33 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:33 INFO  : Context for 'APU' is selected.
19:22:38 INFO  : 'ps7_init' command is executed.
19:22:39 INFO  : 'ps7_post_config' command is executed.
19:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:39 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:52921]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:22:39 INFO  : Memory regions updated for context APU
19:22:39 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
19:22:46 ERROR : (XSDB Server)Target doesn't support Jtag Uart

19:24:06 ERROR : (XSDB Server)child process exited abnormally

19:24:16 ERROR : (XSDB Server)reset: terminal attributes: No such device or address


19:24:49 INFO  : Disconnected from the channel tcfchan#2.
19:24:50 INFO  : Connected through redirection to target on host '192.168.226.142' and port '52921'.
19:24:50 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
19:24:50 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
19:24:50 ERROR : port closed
19:24:50 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:52921]
----------------End of Script----------------

19:25:08 INFO  : Connected through redirection to target on host '192.168.226.142' and port '52921'.
19:25:08 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
19:25:08 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
19:25:08 INFO  : 'jtag frequency' command is executed.
19:25:08 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:08 INFO  : Context for 'APU' is selected.
19:25:09 INFO  : System reset is completed.
19:25:12 INFO  : 'after 3000' command is executed.
19:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
19:25:14 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:25:14 INFO  : Context for 'APU' is selected.
19:25:16 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:25:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:16 INFO  : Context for 'APU' is selected.
19:25:21 INFO  : 'ps7_init' command is executed.
19:25:22 INFO  : 'ps7_post_config' command is executed.
19:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:22 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:52921]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:25:22 INFO  : Memory regions updated for context APU
19:25:22 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
19:25:32 ERROR : (XSDB Server)Target doesn't support Jtag Uart

19:26:04 ERROR : (XSDB Server)Target doesn't support Jtag Uart

19:27:29 ERROR : (XSDB Server)invalid command name "jagterminal"

19:28:04 INFO  : Disconnected from the channel tcfchan#3.
19:28:05 INFO  : Connected through redirection to target on host '192.168.226.142' and port '52921'.
19:28:05 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
19:28:05 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
19:28:05 INFO  : 'jtag frequency' command is executed.
19:28:05 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:05 INFO  : Context for 'APU' is selected.
19:28:05 INFO  : System reset is completed.
19:28:08 INFO  : 'after 3000' command is executed.
19:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
19:28:15 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:28:18 INFO  : Context for 'APU' is selected.
19:28:20 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:21 INFO  : Context for 'APU' is selected.
19:28:34 INFO  : 'ps7_init' command is executed.
19:28:34 INFO  : 'ps7_post_config' command is executed.
19:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:34 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:52921]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:28:35 INFO  : Memory regions updated for context APU
19:28:35 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
19:29:06 ERROR : (XSDB Server)Target doesn't support Jtag Uart

19:30:03 WARN  : channel "tcfchan#4" closed
19:31:02 ERROR : (XSDB Server)Invalid context

19:35:48 INFO  : Launching XSCT server: xsct -n -interactive /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/temp_xsdb_launch_script.tcl
19:35:48 INFO  : Registering command handlers for SDK TCF services
19:35:50 INFO  : XSCT server has started successfully.
19:35:50 INFO  : Successfully done setting XSCT server connection channel  
19:35:50 INFO  : Successfully done setting SDK workspace  
19:35:50 INFO  : Processing command line option -hwspec /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper.hdf.
19:35:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:41:59 INFO  : No changes in MSS file content so not generating sources.
19:45:55 ERROR : Failed to connect to hardware server on host '192.168.226.142' and port '3121'.
Reason: Connection refused
19:46:06 INFO  : Connected to target on host '192.168.226.142' and port '54396'.
19:46:27 ERROR : Failed to redirect connection to hardware server on host '192.168.226.142' and port '52921'.
Reason: Connection refused
19:46:27 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:52921]
----------------End of Script----------------

19:46:59 ERROR : Failed to redirect connection to hardware server on host '192.168.226.142' and port '52921'.
Reason: Connection refused
19:46:59 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:52921]
----------------End of Script----------------

19:47:28 INFO  : Connected through redirection to target on host '192.168.226.142' and port '54396'.
19:47:28 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
19:47:29 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
19:47:29 INFO  : 'jtag frequency' command is executed.
19:47:29 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:29 INFO  : Context for 'APU' is selected.
19:47:29 INFO  : System reset is completed.
19:47:32 INFO  : 'after 3000' command is executed.
19:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
19:47:35 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:35 INFO  : Context for 'APU' is selected.
19:47:35 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:35 INFO  : Context for 'APU' is selected.
19:47:40 INFO  : 'ps7_init' command is executed.
19:47:40 INFO  : 'ps7_post_config' command is executed.
19:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:40 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:54396]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:47:41 INFO  : Memory regions updated for context APU
19:47:41 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
19:47:50 ERROR : (XSDB Server)Target doesn't support Jtag Uart

19:47:55 ERROR : (XSDB Server)Invalid context

19:48:08 ERROR : (XSDB Server)unexpected arguments: 192.168.226.142:54396

19:48:22 INFO  : Disconnected from the channel tcfchan#4.
19:48:23 INFO  : Connected through redirection to target on host '192.168.226.142' and port '54396'.
19:48:23 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
19:48:23 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
19:48:23 INFO  : 'jtag frequency' command is executed.
19:48:23 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:23 INFO  : Context for 'APU' is selected.
19:48:24 INFO  : System reset is completed.
19:48:27 INFO  : 'after 3000' command is executed.
19:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
19:48:29 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:48:29 INFO  : Context for 'APU' is selected.
19:48:31 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:31 INFO  : Context for 'APU' is selected.
19:48:36 INFO  : 'ps7_init' command is executed.
19:48:37 INFO  : 'ps7_post_config' command is executed.
19:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:37 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:54396]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

19:48:37 INFO  : Memory regions updated for context APU
19:48:37 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
19:59:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1732112887000,  Project:1731388574000
19:59:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:59:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
19:59:18 INFO  : Disconnected from the channel tcfchan#6.
20:00:01 INFO  : Launching XSCT server: xsct -n -interactive /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/temp_xsdb_launch_script.tcl
20:00:01 INFO  : Registering command handlers for SDK TCF services
20:00:03 INFO  : XSCT server has started successfully.
20:00:03 INFO  : Successfully done setting XSCT server connection channel  
20:00:04 INFO  : Successfully done setting SDK workspace  
20:00:04 INFO  : Processing command line option -hwspec /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper.hdf.
20:00:54 INFO  : No changes in MSS file content so not generating sources.
20:02:43 INFO  : Connected through redirection to target on host '192.168.226.142' and port '53759'.
20:02:45 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
20:02:45 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
20:02:45 INFO  : 'jtag frequency' command is executed.
20:02:45 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:45 INFO  : Context for 'APU' is selected.
20:02:46 INFO  : System reset is completed.
20:02:49 INFO  : 'after 3000' command is executed.
20:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
20:02:51 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:51 INFO  : Context for 'APU' is selected.
20:02:51 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:51 INFO  : Context for 'APU' is selected.
20:02:57 INFO  : 'ps7_init' command is executed.
20:02:57 INFO  : 'ps7_post_config' command is executed.
20:02:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:57 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:53759]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:02:58 INFO  : Memory regions updated for context APU
20:02:58 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
20:03:12 ERROR : (XSDB Server)Target doesn't support Jtag Uart

20:03:16 ERROR : (XSDB Server)Invalid context

20:03:18 ERROR : (XSDB Server)invalid command name "context"

20:03:41 INFO  : Disconnected from the channel tcfchan#1.
20:03:43 INFO  : Connected through redirection to target on host '192.168.226.142' and port '53759'.
20:03:52 ERROR : (XSDB Server)Invalid context

20:03:52 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
20:04:01 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:53759]
----------------End of Script----------------

20:05:25 INFO  : Connected through redirection to target on host '192.168.226.142' and port '53759'.
20:05:25 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
20:05:25 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
20:05:25 INFO  : 'jtag frequency' command is executed.
20:05:25 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:27 INFO  : Context for 'APU' is selected.
20:05:28 INFO  : System reset is completed.
20:05:31 INFO  : 'after 3000' command is executed.
20:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
20:05:39 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:05:39 INFO  : Context for 'APU' is selected.
20:05:41 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:05:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:41 INFO  : Context for 'APU' is selected.
20:05:47 INFO  : 'ps7_init' command is executed.
20:05:47 INFO  : 'ps7_post_config' command is executed.
20:05:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:47 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:53759]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:05:47 INFO  : Memory regions updated for context APU
20:05:47 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
20:05:54 ERROR : (XSDB Server)Target doesn't support Jtag Uart

20:06:21 INFO  : Disconnected from the channel tcfchan#3.
20:07:00 INFO  : Launching XSCT server: xsct -n -interactive /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/temp_xsdb_launch_script.tcl
20:07:01 INFO  : XSCT server has started successfully.
20:07:01 INFO  : Successfully done setting XSCT server connection channel  
20:07:04 INFO  : Successfully done setting SDK workspace  
20:07:04 INFO  : Registering command handlers for SDK TCF services
20:07:05 INFO  : Processing command line option -hwspec /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper.hdf.
20:07:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
20:07:15 INFO  : Connected through redirection to target on host '192.168.226.142' and port '53759'.
20:07:20 WARN  : SDK version '2019.1' doesn't match hw_server version '2024.1.0'. Some debug features may not work.
20:07:20 INFO  : Jtag cable 'Digilent Zed 210248A39C93' is selected.
20:07:20 INFO  : 'jtag frequency' command is executed.
20:07:20 INFO  : Sourcing of '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:23 INFO  : Context for 'APU' is selected.
20:07:23 INFO  : System reset is completed.
20:07:26 INFO  : 'after 3000' command is executed.
20:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1' command is executed.
20:07:29 INFO  : FPGA configured successfully with bitstream "/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:07:29 INFO  : Context for 'APU' is selected.
20:07:30 INFO  : Hardware design information is loaded from '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:07:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:30 INFO  : Context for 'APU' is selected.
20:07:35 INFO  : 'ps7_init' command is executed.
20:07:35 INFO  : 'ps7_post_config' command is executed.
20:07:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:35 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.226.142:53759]
source /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248A39C93" && level==0} -index 1
fpga -file /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
loadhw -hw /home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248A39C93"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:07:36 INFO  : Memory regions updated for context APU
20:07:36 INFO  : Launch script is exported to file '/home/adi/repo/notes/sem3/ELD2024_LAB/lab_10/lab_10.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_sdfdsf.tcl'
20:08:06 ERROR : (XSDB Server)Target doesn't support Jtag Uart

20:08:55 ERROR : (XSDB Server)invalid command name "teraterm"

20:11:18 INFO  : Disconnected from the channel tcfchan#1.
