
BattOrProject1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001426  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a6  00802000  00001426  000014ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000026  008020a6  008020a6  00001560  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001560  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000015bc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000200  00000000  00000000  000015fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003a40  00000000  00000000  000017fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fd9  00000000  00000000  0000523c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f91  00000000  00000000  00006215  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000444  00000000  00000000  000071a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b29  00000000  00000000  000075ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b00  00000000  00000000  00008115  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00008c15  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 02 01 	jmp	0x204	; 0x204 <__ctors_end>
       4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      10:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      14:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      18:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      1c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      20:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      24:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      28:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      2c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      30:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      34:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      38:	0c 94 5c 01 	jmp	0x2b8	; 0x2b8 <__vector_14>
      3c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      40:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      44:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      48:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      4c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      50:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      54:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      58:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      5c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      60:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      64:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      68:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      6c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      70:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      74:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      78:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      7c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      80:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      84:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      88:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      8c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      90:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      94:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      98:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      9c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      dc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      fc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     100:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     104:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     108:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     10c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     110:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     114:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     118:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     11c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     120:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     124:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     128:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     12c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     130:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     134:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     138:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     13c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     140:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     144:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     148:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     14c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     150:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     154:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     158:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     15c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     160:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     164:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     168:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     16c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     170:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     174:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     178:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     17c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     180:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     184:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     188:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     18c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     190:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     194:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     198:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     19c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1dc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>

000001fc <__trampolines_start>:
     1fc:	0c 94 e4 04 	jmp	0x9c8	; 0x9c8 <uart_getchar>
     200:	0c 94 c6 04 	jmp	0x98c	; 0x98c <uart_putchar>

00000204 <__ctors_end>:
     204:	11 24       	eor	r1, r1
     206:	1f be       	out	0x3f, r1	; 63
     208:	cf ef       	ldi	r28, 0xFF	; 255
     20a:	cd bf       	out	0x3d, r28	; 61
     20c:	df e5       	ldi	r29, 0x5F	; 95
     20e:	de bf       	out	0x3e, r29	; 62
     210:	00 e0       	ldi	r16, 0x00	; 0
     212:	0c bf       	out	0x3c, r16	; 60

00000214 <__do_copy_data>:
     214:	10 e2       	ldi	r17, 0x20	; 32
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	e6 e2       	ldi	r30, 0x26	; 38
     21c:	f4 e1       	ldi	r31, 0x14	; 20
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	a6 3a       	cpi	r26, 0xA6	; 166
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>

0000022e <__do_clear_bss>:
     22e:	20 e2       	ldi	r18, 0x20	; 32
     230:	a6 ea       	ldi	r26, 0xA6	; 166
     232:	b0 e2       	ldi	r27, 0x20	; 32
     234:	01 c0       	rjmp	.+2      	; 0x238 <.do_clear_bss_start>

00000236 <.do_clear_bss_loop>:
     236:	1d 92       	st	X+, r1

00000238 <.do_clear_bss_start>:
     238:	ac 3c       	cpi	r26, 0xCC	; 204
     23a:	b2 07       	cpc	r27, r18
     23c:	e1 f7       	brne	.-8      	; 0x236 <.do_clear_bss_loop>
     23e:	0e 94 91 03 	call	0x722	; 0x722 <main>
     242:	0c 94 11 0a 	jmp	0x1422	; 0x1422 <_exit>

00000246 <__bad_interrupt>:
     246:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000024a <adc_init>:
#include <avr/io.h>

void adc_init(){
	//Select the external reference voltage connected to PORTA. 
	ADCB.REFCTRL |= 0b0100000;
     24a:	e0 e4       	ldi	r30, 0x40	; 64
     24c:	f2 e0       	ldi	r31, 0x02	; 2
     24e:	82 81       	ldd	r24, Z+2	; 0x02
     250:	80 62       	ori	r24, 0x20	; 32
     252:	82 83       	std	Z+2, r24	; 0x02
	
	//Set to signed mode, enabling differential input
	ADCB.CTRLB |= 0b10000;
     254:	81 81       	ldd	r24, Z+1	; 0x01
     256:	80 61       	ori	r24, 0x10	; 16
     258:	81 83       	std	Z+1, r24	; 0x01
	//Set to 12 bit resolution
	ADCB.CTRLB &= 0b000;
     25a:	81 81       	ldd	r24, Z+1	; 0x01
     25c:	11 82       	std	Z+1, r1	; 0x01
	
	//Divide down the ADC’s clock rate so it is below the 2 MHz maximum clock rate of the ADC.
	ADCB.PRESCALER = 0b1; //Division by 8 to go from 16MHz to 2MHz
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	84 83       	std	Z+4, r24	; 0x04
	
	//Configure voltage and current ADC channel.
	ADCB_CH0_CTRL = 0b01; //Sets to differential, no gain
     262:	80 93 60 02 	sts	0x0260, r24
	ADCB_CH0_MUXCTRL |= 0b10000; //Pin 1 is current
     266:	a1 e6       	ldi	r26, 0x61	; 97
     268:	b2 e0       	ldi	r27, 0x02	; 2
     26a:	8c 91       	ld	r24, X
     26c:	80 61       	ori	r24, 0x10	; 16
     26e:	8c 93       	st	X, r24
	ADCB_CH0_MUXCTRL |= 0b101; // Pad ground
     270:	8c 91       	ld	r24, X
     272:	85 60       	ori	r24, 0x05	; 5
     274:	8c 93       	st	X, r24
	
	ADCB_CH1_CTRL = 0b10; //Sets to differential, no gain
     276:	82 e0       	ldi	r24, 0x02	; 2
     278:	80 93 68 02 	sts	0x0268, r24
	ADCB_CH1_MUXCTRL |= 0b10000; //Pin 2 is voltage
     27c:	a9 e6       	ldi	r26, 0x69	; 105
     27e:	b2 e0       	ldi	r27, 0x02	; 2
     280:	8c 91       	ld	r24, X
     282:	80 61       	ori	r24, 0x10	; 16
     284:	8c 93       	st	X, r24
	ADCB_CH1_MUXCTRL |= 0b101; //Pad ground
     286:	8c 91       	ld	r24, X
     288:	85 60       	ori	r24, 0x05	; 5
     28a:	8c 93       	st	X, r24

	//Set scan to include channels 0 and 1
	ADCB_CH0_SCAN |= 0b1; //Set count to 1
     28c:	a6 e6       	ldi	r26, 0x66	; 102
     28e:	b2 e0       	ldi	r27, 0x02	; 2
     290:	8c 91       	ld	r24, X
     292:	81 60       	ori	r24, 0x01	; 1
     294:	8c 93       	st	X, r24
	
	//Idk what to do about 
	//"Don’t forget to wait until the end of the scan." ??
	
	ADCB.CTRLA |= 0b1; //Enable ADC
     296:	80 81       	ld	r24, Z
     298:	81 60       	ori	r24, 0x01	; 1
     29a:	80 83       	st	Z, r24
     29c:	08 95       	ret

0000029e <blink_init>:
volatile uint8_t timerFlag;


//Initialize the state of all of the LEDs in local state of the blink library to have their blinks disabled. Also, setup a timer that will fire an interrupt once every millisecond. Note that the timer is clocked off of the peripheral clock, and the peripheral clock is clocked off of the system clock.
void blink_init(){
	timer_init(&TCC0, 0b11); //high interrupt level
     29e:	63 e0       	ldi	r22, 0x03	; 3
     2a0:	80 e0       	ldi	r24, 0x00	; 0
     2a2:	98 e0       	ldi	r25, 0x08	; 8
     2a4:	0e 94 fd 04 	call	0x9fa	; 0x9fa <timer_init>
	timer_set(&TCC0, 0b1, 16000); //16000 ticks corresponds to 1ms, with the new clock
     2a8:	40 e8       	ldi	r20, 0x80	; 128
     2aa:	5e e3       	ldi	r21, 0x3E	; 62
     2ac:	61 e0       	ldi	r22, 0x01	; 1
     2ae:	80 e0       	ldi	r24, 0x00	; 0
     2b0:	98 e0       	ldi	r25, 0x08	; 8
     2b2:	0e 94 04 05 	call	0xa08	; 0xa08 <timer_set>
     2b6:	08 95       	ret

000002b8 <__vector_14>:
}

ISR(TCC0_OVF_vect){//Upper Half
     2b8:	1f 92       	push	r1
     2ba:	0f 92       	push	r0
     2bc:	0f b6       	in	r0, 0x3f	; 63
     2be:	0f 92       	push	r0
     2c0:	11 24       	eor	r1, r1
     2c2:	0b b6       	in	r0, 0x3b	; 59
     2c4:	0f 92       	push	r0
     2c6:	2f 93       	push	r18
     2c8:	3f 93       	push	r19
     2ca:	4f 93       	push	r20
     2cc:	5f 93       	push	r21
     2ce:	6f 93       	push	r22
     2d0:	7f 93       	push	r23
     2d2:	8f 93       	push	r24
     2d4:	9f 93       	push	r25
     2d6:	af 93       	push	r26
     2d8:	bf 93       	push	r27
     2da:	ef 93       	push	r30
     2dc:	ff 93       	push	r31
	globalTime++;
     2de:	80 91 b6 20 	lds	r24, 0x20B6
     2e2:	90 91 b7 20 	lds	r25, 0x20B7
     2e6:	a0 91 b8 20 	lds	r26, 0x20B8
     2ea:	b0 91 b9 20 	lds	r27, 0x20B9
     2ee:	01 96       	adiw	r24, 0x01	; 1
     2f0:	a1 1d       	adc	r26, r1
     2f2:	b1 1d       	adc	r27, r1
     2f4:	80 93 b6 20 	sts	0x20B6, r24
     2f8:	90 93 b7 20 	sts	0x20B7, r25
     2fc:	a0 93 b8 20 	sts	0x20B8, r26
     300:	b0 93 b9 20 	sts	0x20B9, r27
	checkBlink ++;
     304:	80 91 b3 20 	lds	r24, 0x20B3
     308:	8f 5f       	subi	r24, 0xFF	; 255
     30a:	80 93 b3 20 	sts	0x20B3, r24
volatile uint16_t current;
volatile uint16_t voltage;

inline void adc_start_sample(){

	ADCB_CH0_CTRL |= 0b10000000; //Starts scan
     30e:	e0 e6       	ldi	r30, 0x60	; 96
     310:	f2 e0       	ldi	r31, 0x02	; 2
     312:	80 81       	ld	r24, Z
     314:	80 68       	ori	r24, 0x80	; 128
     316:	80 83       	st	Z, r24
	ADCB_CH1_CTRL |= 0b10000000; //May not need this because scan is enabled
     318:	e8 e6       	ldi	r30, 0x68	; 104
     31a:	f2 e0       	ldi	r31, 0x02	; 2
     31c:	80 81       	ld	r24, Z
     31e:	80 68       	ori	r24, 0x80	; 128
     320:	80 83       	st	Z, r24
	adc_start_sample();
	timerFlag = 0b1;
     322:	81 e0       	ldi	r24, 0x01	; 1
     324:	80 93 ba 20 	sts	0x20BA, r24
	// check to see if the lower half did not have time to complete printing the last sample. 
	while(finishedPrinting == 0){
     328:	80 91 b2 20 	lds	r24, 0x20B2
     32c:	81 11       	cpse	r24, r1
     32e:	07 c0       	rjmp	.+14     	; 0x33e <__vector_14+0x86>
		led_on(LED_RED_bm);
     330:	84 e0       	ldi	r24, 0x04	; 4
     332:	0e 94 8b 03 	call	0x716	; 0x716 <led_on>
	globalTime++;
	checkBlink ++;
	adc_start_sample();
	timerFlag = 0b1;
	// check to see if the lower half did not have time to complete printing the last sample. 
	while(finishedPrinting == 0){
     336:	80 91 b2 20 	lds	r24, 0x20B2
     33a:	88 23       	and	r24, r24
     33c:	c9 f3       	breq	.-14     	; 0x330 <__vector_14+0x78>
		led_on(LED_RED_bm);
	}
	finishedPrinting = 0;
     33e:	10 92 b2 20 	sts	0x20B2, r1
	
	// If so, the system should switch on the red light and go into an infinite loop of nothingness.
	
}
     342:	ff 91       	pop	r31
     344:	ef 91       	pop	r30
     346:	bf 91       	pop	r27
     348:	af 91       	pop	r26
     34a:	9f 91       	pop	r25
     34c:	8f 91       	pop	r24
     34e:	7f 91       	pop	r23
     350:	6f 91       	pop	r22
     352:	5f 91       	pop	r21
     354:	4f 91       	pop	r20
     356:	3f 91       	pop	r19
     358:	2f 91       	pop	r18
     35a:	0f 90       	pop	r0
     35c:	0b be       	out	0x3b, r0	; 59
     35e:	0f 90       	pop	r0
     360:	0f be       	out	0x3f, r0	; 63
     362:	0f 90       	pop	r0
     364:	1f 90       	pop	r1
     366:	18 95       	reti

00000368 <blink_set>:

//Set the specified led to blink at the specified interval_ms.
void blink_set(uint8_t led, uint16_t interval_ms) {
     368:	e6 ea       	ldi	r30, 0xA6	; 166
     36a:	f0 e2       	ldi	r31, 0x20	; 32
     36c:	42 eb       	ldi	r20, 0xB2	; 178
     36e:	50 e2       	ldi	r21, 0x20	; 32
	uint8_t i = 0;
	for (uint8_t pos = 0b1; pos < 0b1000; pos = pos << 1) {
     370:	91 e0       	ldi	r25, 0x01	; 1
		if(pos & led) LEDArray[i].blinkInterval = interval_ms;
     372:	29 2f       	mov	r18, r25
     374:	28 23       	and	r18, r24
     376:	11 f0       	breq	.+4      	; 0x37c <blink_set+0x14>
     378:	60 83       	st	Z, r22
     37a:	71 83       	std	Z+1, r23	; 0x01
}

//Set the specified led to blink at the specified interval_ms.
void blink_set(uint8_t led, uint16_t interval_ms) {
	uint8_t i = 0;
	for (uint8_t pos = 0b1; pos < 0b1000; pos = pos << 1) {
     37c:	99 0f       	add	r25, r25
     37e:	34 96       	adiw	r30, 0x04	; 4
     380:	e4 17       	cp	r30, r20
     382:	f5 07       	cpc	r31, r21
     384:	b1 f7       	brne	.-20     	; 0x372 <blink_set+0xa>
		if(pos & led) LEDArray[i].blinkInterval = interval_ms;
		i++;
	}
}
     386:	08 95       	ret

00000388 <blink_ms_timer_update>:

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
     388:	8f 92       	push	r8
     38a:	9f 92       	push	r9
     38c:	af 92       	push	r10
     38e:	bf 92       	push	r11
     390:	ef 92       	push	r14
     392:	ff 92       	push	r15
     394:	0f 93       	push	r16
     396:	1f 93       	push	r17
     398:	cf 93       	push	r28
     39a:	df 93       	push	r29
     39c:	06 ea       	ldi	r16, 0xA6	; 166
     39e:	10 e2       	ldi	r17, 0x20	; 32
     3a0:	c0 e0       	ldi	r28, 0x00	; 0
     3a2:	d0 e0       	ldi	r29, 0x00	; 0
			if (lastTime < globalTime) {
				LEDArray[i].counter += (globalTime - lastTime); 
				}
			if (LEDArray[i].counter >= LEDArray[i].blinkInterval) {
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
				led_toggle(0b1 << (i));
     3a4:	ff 24       	eor	r15, r15
     3a6:	f3 94       	inc	r15
}

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
	for (uint8_t i = 0; i < 3; i++) {
		if (LEDArray[i].blinkInterval != 0) {
     3a8:	ec 2e       	mov	r14, r28
     3aa:	f8 01       	movw	r30, r16
     3ac:	80 81       	ld	r24, Z
     3ae:	91 81       	ldd	r25, Z+1	; 0x01
     3b0:	00 97       	sbiw	r24, 0x00	; 0
     3b2:	b9 f1       	breq	.+110    	; 0x422 <blink_ms_timer_update+0x9a>
			if (lastTime < globalTime) {
     3b4:	80 90 bd 20 	lds	r8, 0x20BD
     3b8:	90 90 be 20 	lds	r9, 0x20BE
     3bc:	a0 90 bf 20 	lds	r10, 0x20BF
     3c0:	b0 90 c0 20 	lds	r11, 0x20C0
     3c4:	40 91 b6 20 	lds	r20, 0x20B6
     3c8:	50 91 b7 20 	lds	r21, 0x20B7
     3cc:	60 91 b8 20 	lds	r22, 0x20B8
     3d0:	70 91 b9 20 	lds	r23, 0x20B9
     3d4:	84 16       	cp	r8, r20
     3d6:	95 06       	cpc	r9, r21
     3d8:	a6 06       	cpc	r10, r22
     3da:	b7 06       	cpc	r11, r23
     3dc:	90 f4       	brcc	.+36     	; 0x402 <blink_ms_timer_update+0x7a>
				LEDArray[i].counter += (globalTime - lastTime); 
     3de:	40 91 b6 20 	lds	r20, 0x20B6
     3e2:	50 91 b7 20 	lds	r21, 0x20B7
     3e6:	60 91 b8 20 	lds	r22, 0x20B8
     3ea:	70 91 b9 20 	lds	r23, 0x20B9
     3ee:	48 19       	sub	r20, r8
     3f0:	59 09       	sbc	r21, r9
     3f2:	6a 09       	sbc	r22, r10
     3f4:	7b 09       	sbc	r23, r11
     3f6:	22 81       	ldd	r18, Z+2	; 0x02
     3f8:	33 81       	ldd	r19, Z+3	; 0x03
     3fa:	42 0f       	add	r20, r18
     3fc:	53 1f       	adc	r21, r19
     3fe:	42 83       	std	Z+2, r20	; 0x02
     400:	53 83       	std	Z+3, r21	; 0x03
				}
			if (LEDArray[i].counter >= LEDArray[i].blinkInterval) {
     402:	22 81       	ldd	r18, Z+2	; 0x02
     404:	33 81       	ldd	r19, Z+3	; 0x03
     406:	28 17       	cp	r18, r24
     408:	39 07       	cpc	r19, r25
     40a:	58 f0       	brcs	.+22     	; 0x422 <blink_ms_timer_update+0x9a>
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
     40c:	28 1b       	sub	r18, r24
     40e:	39 0b       	sbc	r19, r25
     410:	22 83       	std	Z+2, r18	; 0x02
     412:	33 83       	std	Z+3, r19	; 0x03
				led_toggle(0b1 << (i));
     414:	8f 2d       	mov	r24, r15
     416:	01 c0       	rjmp	.+2      	; 0x41a <blink_ms_timer_update+0x92>
     418:	88 0f       	add	r24, r24
     41a:	ea 94       	dec	r14
     41c:	ea f7       	brpl	.-6      	; 0x418 <blink_ms_timer_update+0x90>
     41e:	0e 94 8e 03 	call	0x71c	; 0x71c <led_toggle>
     422:	21 96       	adiw	r28, 0x01	; 1
     424:	0c 5f       	subi	r16, 0xFC	; 252
     426:	1f 4f       	sbci	r17, 0xFF	; 255
	}
}

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
	for (uint8_t i = 0; i < 3; i++) {
     428:	c3 30       	cpi	r28, 0x03	; 3
     42a:	d1 05       	cpc	r29, r1
     42c:	09 f0       	breq	.+2      	; 0x430 <blink_ms_timer_update+0xa8>
     42e:	bc cf       	rjmp	.-136    	; 0x3a8 <blink_ms_timer_update+0x20>
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
				led_toggle(0b1 << (i));
			}
		}
	}
	lastTime = globalTime;
     430:	80 91 b6 20 	lds	r24, 0x20B6
     434:	90 91 b7 20 	lds	r25, 0x20B7
     438:	a0 91 b8 20 	lds	r26, 0x20B8
     43c:	b0 91 b9 20 	lds	r27, 0x20B9
     440:	80 93 bd 20 	sts	0x20BD, r24
     444:	90 93 be 20 	sts	0x20BE, r25
     448:	a0 93 bf 20 	sts	0x20BF, r26
     44c:	b0 93 c0 20 	sts	0x20C0, r27
     450:	df 91       	pop	r29
     452:	cf 91       	pop	r28
     454:	1f 91       	pop	r17
     456:	0f 91       	pop	r16
     458:	ff 90       	pop	r15
     45a:	ef 90       	pop	r14
     45c:	bf 90       	pop	r11
     45e:	af 90       	pop	r10
     460:	9f 90       	pop	r9
     462:	8f 90       	pop	r8
     464:	08 95       	ret

00000466 <clock_switch_to_ext_crystal>:
#include "timer.h"
#include "blink.h"

void clock_switch_to_ext_crystal(){
	
	OSC.XOSCCTRL = 0b11001011;
     466:	e0 e5       	ldi	r30, 0x50	; 80
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	8b ec       	ldi	r24, 0xCB	; 203
     46c:	82 83       	std	Z+2, r24	; 0x02
	OSC.CTRL = OSC.CTRL | 0b1000;
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
	while(!(OSC.STATUS & 0b1000)){
     474:	81 81       	ldd	r24, Z+1	; 0x01
     476:	83 ff       	sbrs	r24, 3
     478:	fd cf       	rjmp	.-6      	; 0x474 <clock_switch_to_ext_crystal+0xe>
	}
	CPU_CCP = CCP_IOREG_gc;
     47a:	88 ed       	ldi	r24, 0xD8	; 216
     47c:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = 0b11; //Changes multiplexer to set source to external oscillator
     47e:	83 e0       	ldi	r24, 0x03	; 3
     480:	80 93 40 00 	sts	0x0040, r24
     484:	08 95       	ret

00000486 <pot_high_impedance_sdo>:
	gpio_set_out(&PORTC, DIGIPOT_FIL_CS_PIN_gm, 1);
	pot_high_impedance_sdo(DIGIPOT_FIL_CS_PIN_gm);
	
}

static void pot_high_impedance_sdo(uint8_t pot_cs_pin){
     486:	ff 92       	push	r15
     488:	0f 93       	push	r16
     48a:	1f 93       	push	r17
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
     490:	00 d0       	rcall	.+0      	; 0x492 <pot_high_impedance_sdo+0xc>
     492:	1f 92       	push	r1
     494:	cd b7       	in	r28, 0x3d	; 61
     496:	de b7       	in	r29, 0x3e	; 62
     498:	f8 2e       	mov	r15, r24
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
	else port->OUTCLR = pin;
     49a:	00 e4       	ldi	r16, 0x40	; 64
     49c:	16 e0       	ldi	r17, 0x06	; 6
     49e:	f8 01       	movw	r30, r16
     4a0:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	
	uint16_t dataword = 0b1000000000000001;
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	90 e8       	ldi	r25, 0x80	; 128
     4a6:	89 83       	std	Y+1, r24	; 0x01
     4a8:	9a 83       	std	Y+2, r25	; 0x02
	spi_txrx(&SPIC, &dataword, NULL, 2);
     4aa:	22 e0       	ldi	r18, 0x02	; 2
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	40 e0       	ldi	r20, 0x00	; 0
     4b0:	50 e0       	ldi	r21, 0x00	; 0
     4b2:	be 01       	movw	r22, r28
     4b4:	6f 5f       	subi	r22, 0xFF	; 255
     4b6:	7f 4f       	sbci	r23, 0xFF	; 255
     4b8:	80 ec       	ldi	r24, 0xC0	; 192
     4ba:	98 e0       	ldi	r25, 0x08	; 8
     4bc:	0e 94 85 04 	call	0x90a	; 0x90a <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     4c0:	f8 01       	movw	r30, r16
     4c2:	f5 82       	std	Z+5, r15	; 0x05
	else port->OUTCLR = pin;
     4c4:	f6 82       	std	Z+6, r15	; 0x06
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	
	uint16_t dataword2 = 0b0000000000000000;
     4c6:	1b 82       	std	Y+3, r1	; 0x03
     4c8:	1c 82       	std	Y+4, r1	; 0x04
	spi_txrx(&SPIC, &dataword2, NULL, 2);
     4ca:	22 e0       	ldi	r18, 0x02	; 2
     4cc:	30 e0       	ldi	r19, 0x00	; 0
     4ce:	40 e0       	ldi	r20, 0x00	; 0
     4d0:	50 e0       	ldi	r21, 0x00	; 0
     4d2:	be 01       	movw	r22, r28
     4d4:	6d 5f       	subi	r22, 0xFD	; 253
     4d6:	7f 4f       	sbci	r23, 0xFF	; 255
     4d8:	80 ec       	ldi	r24, 0xC0	; 192
     4da:	98 e0       	ldi	r25, 0x08	; 8
     4dc:	0e 94 85 04 	call	0x90a	; 0x90a <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     4e0:	f8 01       	movw	r30, r16
     4e2:	f5 82       	std	Z+5, r15	; 0x05
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
}
     4e4:	24 96       	adiw	r28, 0x04	; 4
     4e6:	cd bf       	out	0x3d, r28	; 61
     4e8:	de bf       	out	0x3e, r29	; 62
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	1f 91       	pop	r17
     4f0:	0f 91       	pop	r16
     4f2:	ff 90       	pop	r15
     4f4:	08 95       	ret

000004f6 <digipot_init>:
#include <stdio.h>
#include "led.h"

static void pot_high_impedance_sdo(uint8_t pot_cs_pin);

void digipot_init(){
     4f6:	cf 92       	push	r12
     4f8:	df 92       	push	r13
     4fa:	ef 92       	push	r14
     4fc:	ff 92       	push	r15
     4fe:	0f 93       	push	r16
     500:	1f 93       	push	r17
     502:	cf 93       	push	r28
     504:	df 93       	push	r29
     506:	1f 92       	push	r1
     508:	1f 92       	push	r1
     50a:	cd b7       	in	r28, 0x3d	; 61
     50c:	de b7       	in	r29, 0x3e	; 62
	
	//Set chip select pins to output mode
	gpio_set_mode(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 1);
     50e:	41 e0       	ldi	r20, 0x01	; 1
     510:	68 e0       	ldi	r22, 0x08	; 8
     512:	80 e4       	ldi	r24, 0x40	; 64
     514:	96 e0       	ldi	r25, 0x06	; 6
     516:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
	gpio_set_mode(&PORTC,DIGIPOT_FIL_CS_PIN_gm, 1);
     51a:	41 e0       	ldi	r20, 0x01	; 1
     51c:	60 e1       	ldi	r22, 0x10	; 16
     51e:	80 e4       	ldi	r24, 0x40	; 64
     520:	96 e0       	ldi	r25, 0x06	; 6
     522:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
	
	//Set mode to SSbar
	gpio_set_mode(&PORTC, 0b10100000, 1); // set mosi out
     526:	41 e0       	ldi	r20, 0x01	; 1
     528:	60 ea       	ldi	r22, 0xA0	; 160
     52a:	80 e4       	ldi	r24, 0x40	; 64
     52c:	96 e0       	ldi	r25, 0x06	; 6
     52e:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
	gpio_set_mode(&PORTC, 0b01000000, 0); // Set miso in
     532:	40 e0       	ldi	r20, 0x00	; 0
     534:	60 e4       	ldi	r22, 0x40	; 64
     536:	80 e4       	ldi	r24, 0x40	; 64
     538:	96 e0       	ldi	r25, 0x06	; 6
     53a:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
     53e:	00 e4       	ldi	r16, 0x40	; 64
     540:	16 e0       	ldi	r17, 0x06	; 6
     542:	68 94       	set
     544:	ee 24       	eor	r14, r14
     546:	e3 f8       	bld	r14, 3
     548:	f8 01       	movw	r30, r16
     54a:	e5 82       	std	Z+5, r14	; 0x05
     54c:	68 94       	set
     54e:	ff 24       	eor	r15, r15
     550:	f4 f8       	bld	r15, 4
     552:	f5 82       	std	Z+5, r15	; 0x05
     554:	80 e4       	ldi	r24, 0x40	; 64
     556:	85 83       	std	Z+5, r24	; 0x05
	gpio_set_out(&PORTC, 0b1000000, 1);
	
	 //Enable register
	 //Turn to master mode
	 //Set to transmit least significant first
	SPIC_CTRL = 0b01010111; //Rising, setup and falling sample
     558:	87 e5       	ldi	r24, 0x57	; 87
     55a:	80 93 c0 08 	sts	0x08C0, r24
	
	//Set miso to input again
	gpio_set_mode(&PORTC, 0b01000000, 0); 
     55e:	40 e0       	ldi	r20, 0x00	; 0
     560:	60 e4       	ldi	r22, 0x40	; 64
     562:	80 e4       	ldi	r24, 0x40	; 64
     564:	96 e0       	ldi	r25, 0x06	; 6
     566:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
	
	//Enable pullup resistor on MISO
	PORTC.PIN6CTRL |= 0b011000;
     56a:	f8 01       	movw	r30, r16
     56c:	86 89       	ldd	r24, Z+22	; 0x16
     56e:	88 61       	ori	r24, 0x18	; 24
     570:	86 8b       	std	Z+22, r24	; 0x16
	
	pot_high_impedance_sdo(DIGIPOT_AMP_CS_PIN_gm);
     572:	88 e0       	ldi	r24, 0x08	; 8
     574:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	else port->OUTCLR = pin;
     578:	f8 01       	movw	r30, r16
     57a:	e6 82       	std	Z+6, r14	; 0x06
	
	//Write enable, AMPOT
	gpio_set_out(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 0);
	uint16_t writeEnable =  0b0001110000000010;
     57c:	0f 2e       	mov	r0, r31
     57e:	f2 e0       	ldi	r31, 0x02	; 2
     580:	cf 2e       	mov	r12, r31
     582:	fc e1       	ldi	r31, 0x1C	; 28
     584:	df 2e       	mov	r13, r31
     586:	f0 2d       	mov	r31, r0
     588:	c9 82       	std	Y+1, r12	; 0x01
     58a:	da 82       	std	Y+2, r13	; 0x02
	spi_txrx(&SPIC, &writeEnable, NULL, 2);
     58c:	22 e0       	ldi	r18, 0x02	; 2
     58e:	30 e0       	ldi	r19, 0x00	; 0
     590:	40 e0       	ldi	r20, 0x00	; 0
     592:	50 e0       	ldi	r21, 0x00	; 0
     594:	be 01       	movw	r22, r28
     596:	6f 5f       	subi	r22, 0xFF	; 255
     598:	7f 4f       	sbci	r23, 0xFF	; 255
     59a:	80 ec       	ldi	r24, 0xC0	; 192
     59c:	98 e0       	ldi	r25, 0x08	; 8
     59e:	0e 94 85 04 	call	0x90a	; 0x90a <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     5a2:	f8 01       	movw	r30, r16
     5a4:	e5 82       	std	Z+5, r14	; 0x05
	gpio_set_out(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 1);
	pot_high_impedance_sdo(DIGIPOT_AMP_CS_PIN_gm);
     5a6:	88 e0       	ldi	r24, 0x08	; 8
     5a8:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	else port->OUTCLR = pin;
     5ac:	f8 01       	movw	r30, r16
     5ae:	f6 82       	std	Z+6, r15	; 0x06
	
	//Write enable, FILPOT
	gpio_set_out(&PORTC, DIGIPOT_FIL_CS_PIN_gm, 0);
	writeEnable =  0b0001110000000010;
     5b0:	c9 82       	std	Y+1, r12	; 0x01
     5b2:	da 82       	std	Y+2, r13	; 0x02
	spi_txrx(&SPIC, &writeEnable, NULL, 2);
     5b4:	22 e0       	ldi	r18, 0x02	; 2
     5b6:	30 e0       	ldi	r19, 0x00	; 0
     5b8:	40 e0       	ldi	r20, 0x00	; 0
     5ba:	50 e0       	ldi	r21, 0x00	; 0
     5bc:	be 01       	movw	r22, r28
     5be:	6f 5f       	subi	r22, 0xFF	; 255
     5c0:	7f 4f       	sbci	r23, 0xFF	; 255
     5c2:	80 ec       	ldi	r24, 0xC0	; 192
     5c4:	98 e0       	ldi	r25, 0x08	; 8
     5c6:	0e 94 85 04 	call	0x90a	; 0x90a <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     5ca:	f8 01       	movw	r30, r16
     5cc:	f5 82       	std	Z+5, r15	; 0x05
	gpio_set_out(&PORTC, DIGIPOT_FIL_CS_PIN_gm, 1);
	pot_high_impedance_sdo(DIGIPOT_FIL_CS_PIN_gm);
     5ce:	80 e1       	ldi	r24, 0x10	; 16
     5d0:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	
}
     5d4:	0f 90       	pop	r0
     5d6:	0f 90       	pop	r0
     5d8:	df 91       	pop	r29
     5da:	cf 91       	pop	r28
     5dc:	1f 91       	pop	r17
     5de:	0f 91       	pop	r16
     5e0:	ff 90       	pop	r15
     5e2:	ef 90       	pop	r14
     5e4:	df 90       	pop	r13
     5e6:	cf 90       	pop	r12
     5e8:	08 95       	ret

000005ea <pot_wiperpos_get>:
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
}

//Read the wiper position (0 - 1023) of the potentiometer which has its CS pin connected to pot_cs_pin.
uint16_t pot_wiperpos_get(uint8_t pot_cs_pin){
     5ea:	ef 92       	push	r14
     5ec:	ff 92       	push	r15
     5ee:	1f 93       	push	r17
     5f0:	cf 93       	push	r28
     5f2:	df 93       	push	r29
     5f4:	00 d0       	rcall	.+0      	; 0x5f6 <pot_wiperpos_get+0xc>
     5f6:	00 d0       	rcall	.+0      	; 0x5f8 <pot_wiperpos_get+0xe>
     5f8:	cd b7       	in	r28, 0x3d	; 61
     5fa:	de b7       	in	r29, 0x3e	; 62
     5fc:	18 2f       	mov	r17, r24
	else port->OUTCLR = pin;
     5fe:	0f 2e       	mov	r0, r31
     600:	f0 e4       	ldi	r31, 0x40	; 64
     602:	ef 2e       	mov	r14, r31
     604:	f6 e0       	ldi	r31, 0x06	; 6
     606:	ff 2e       	mov	r15, r31
     608:	f0 2d       	mov	r31, r0
     60a:	f7 01       	movw	r30, r14
     60c:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS

	uint16_t returnable = -1;
     60e:	8f ef       	ldi	r24, 0xFF	; 255
     610:	9f ef       	ldi	r25, 0xFF	; 255
     612:	89 83       	std	Y+1, r24	; 0x01
     614:	9a 83       	std	Y+2, r25	; 0x02
	uint16_t command = 0b00100000000000;
     616:	80 e0       	ldi	r24, 0x00	; 0
     618:	98 e0       	ldi	r25, 0x08	; 8
     61a:	8b 83       	std	Y+3, r24	; 0x03
     61c:	9c 83       	std	Y+4, r25	; 0x04
	//uint16_t command = 0x2000;
	spi_txrx(&SPIC, &command, NULL, 2);
     61e:	22 e0       	ldi	r18, 0x02	; 2
     620:	30 e0       	ldi	r19, 0x00	; 0
     622:	40 e0       	ldi	r20, 0x00	; 0
     624:	50 e0       	ldi	r21, 0x00	; 0
     626:	be 01       	movw	r22, r28
     628:	6d 5f       	subi	r22, 0xFD	; 253
     62a:	7f 4f       	sbci	r23, 0xFF	; 255
     62c:	80 ec       	ldi	r24, 0xC0	; 192
     62e:	98 e0       	ldi	r25, 0x08	; 8
     630:	0e 94 85 04 	call	0x90a	; 0x90a <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     634:	f7 01       	movw	r30, r14
     636:	15 83       	std	Z+5, r17	; 0x05

	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS

	uint16_t zeroes = 0b0000000000000000;
     638:	1d 82       	std	Y+5, r1	; 0x05
     63a:	1e 82       	std	Y+6, r1	; 0x06
	else port->OUTCLR = pin;
     63c:	16 83       	std	Z+6, r17	; 0x06
	
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	spi_txrx(&SPIC, &zeroes, &returnable, 2);
     63e:	22 e0       	ldi	r18, 0x02	; 2
     640:	30 e0       	ldi	r19, 0x00	; 0
     642:	ae 01       	movw	r20, r28
     644:	4f 5f       	subi	r20, 0xFF	; 255
     646:	5f 4f       	sbci	r21, 0xFF	; 255
     648:	be 01       	movw	r22, r28
     64a:	6b 5f       	subi	r22, 0xFB	; 251
     64c:	7f 4f       	sbci	r23, 0xFF	; 255
     64e:	80 ec       	ldi	r24, 0xC0	; 192
     650:	98 e0       	ldi	r25, 0x08	; 8
     652:	0e 94 85 04 	call	0x90a	; 0x90a <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     656:	f7 01       	movw	r30, r14
     658:	15 83       	std	Z+5, r17	; 0x05
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	
	pot_high_impedance_sdo(pot_cs_pin); //Make it happen
     65a:	81 2f       	mov	r24, r17
     65c:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	
	//printf("returnable: %d \n\r", returnable);
	return returnable;
}
     660:	89 81       	ldd	r24, Y+1	; 0x01
     662:	9a 81       	ldd	r25, Y+2	; 0x02
     664:	26 96       	adiw	r28, 0x06	; 6
     666:	cd bf       	out	0x3d, r28	; 61
     668:	de bf       	out	0x3e, r29	; 62
     66a:	df 91       	pop	r29
     66c:	cf 91       	pop	r28
     66e:	1f 91       	pop	r17
     670:	ff 90       	pop	r15
     672:	ef 90       	pop	r14
     674:	08 95       	ret

00000676 <pot_wiperpos_set>:

//Write the wiper position (0 - 1023) of the potentiometer which has its CS pin connected to pot_cs_pin.
void pot_wiperpos_set(uint8_t pot_cs_pin, uint16_t pos){
     676:	ef 92       	push	r14
     678:	ff 92       	push	r15
     67a:	1f 93       	push	r17
     67c:	cf 93       	push	r28
     67e:	df 93       	push	r29
     680:	1f 92       	push	r1
     682:	1f 92       	push	r1
     684:	cd b7       	in	r28, 0x3d	; 61
     686:	de b7       	in	r29, 0x3e	; 62
     688:	18 2f       	mov	r17, r24
	else port->OUTCLR = pin;
     68a:	0f 2e       	mov	r0, r31
     68c:	f0 e4       	ldi	r31, 0x40	; 64
     68e:	ef 2e       	mov	r14, r31
     690:	f6 e0       	ldi	r31, 0x06	; 6
     692:	ff 2e       	mov	r15, r31
     694:	f0 2d       	mov	r31, r0
     696:	f7 01       	movw	r30, r14
     698:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS

	uint16_t command = 0b00010000000000 | pos;
     69a:	74 60       	ori	r23, 0x04	; 4
     69c:	69 83       	std	Y+1, r22	; 0x01
     69e:	7a 83       	std	Y+2, r23	; 0x02
	spi_txrx(&SPIC, &command , NULL, 2);
     6a0:	22 e0       	ldi	r18, 0x02	; 2
     6a2:	30 e0       	ldi	r19, 0x00	; 0
     6a4:	40 e0       	ldi	r20, 0x00	; 0
     6a6:	50 e0       	ldi	r21, 0x00	; 0
     6a8:	be 01       	movw	r22, r28
     6aa:	6f 5f       	subi	r22, 0xFF	; 255
     6ac:	7f 4f       	sbci	r23, 0xFF	; 255
     6ae:	80 ec       	ldi	r24, 0xC0	; 192
     6b0:	98 e0       	ldi	r25, 0x08	; 8
     6b2:	0e 94 85 04 	call	0x90a	; 0x90a <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     6b6:	f7 01       	movw	r30, r14
     6b8:	15 83       	std	Z+5, r17	; 0x05

	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	
	pot_high_impedance_sdo(pot_cs_pin);
     6ba:	81 2f       	mov	r24, r17
     6bc:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	
	//printf("hullo");
}
     6c0:	0f 90       	pop	r0
     6c2:	0f 90       	pop	r0
     6c4:	df 91       	pop	r29
     6c6:	cf 91       	pop	r28
     6c8:	1f 91       	pop	r17
     6ca:	ff 90       	pop	r15
     6cc:	ef 90       	pop	r14
     6ce:	08 95       	ret

000006d0 <gpio_set_mode>:
#include <stdint.h>
#include <avr/io.h>

//Set the specified pin on the specified port to be in output (1) or input (0) mode.
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in){
  if(out_or_in) port->DIRSET = pin;
     6d0:	44 23       	and	r20, r20
     6d2:	19 f0       	breq	.+6      	; 0x6da <gpio_set_mode+0xa>
     6d4:	fc 01       	movw	r30, r24
     6d6:	61 83       	std	Z+1, r22	; 0x01
     6d8:	08 95       	ret
  else port->DIRCLR = pin;
     6da:	fc 01       	movw	r30, r24
     6dc:	62 83       	std	Z+2, r22	; 0x02
     6de:	08 95       	ret

000006e0 <led_init>:
	}
};

//Setup all of the LEDs so they are in output mode and off.
void led_init(){
	gpio_set_mode(&PORTC, LED_GREEN_bm, 1);
     6e0:	41 e0       	ldi	r20, 0x01	; 1
     6e2:	61 e0       	ldi	r22, 0x01	; 1
     6e4:	80 e4       	ldi	r24, 0x40	; 64
     6e6:	96 e0       	ldi	r25, 0x06	; 6
     6e8:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
	gpio_set_mode(&PORTC, LED_YELLOW_bm, 1);
     6ec:	41 e0       	ldi	r20, 0x01	; 1
     6ee:	62 e0       	ldi	r22, 0x02	; 2
     6f0:	80 e4       	ldi	r24, 0x40	; 64
     6f2:	96 e0       	ldi	r25, 0x06	; 6
     6f4:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
	gpio_set_mode(&PORTC, LED_RED_bm, 1);
     6f8:	41 e0       	ldi	r20, 0x01	; 1
     6fa:	64 e0       	ldi	r22, 0x04	; 4
     6fc:	80 e4       	ldi	r24, 0x40	; 64
     6fe:	96 e0       	ldi	r25, 0x06	; 6
     700:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
     704:	e0 e4       	ldi	r30, 0x40	; 64
     706:	f6 e0       	ldi	r31, 0x06	; 6
     708:	81 e0       	ldi	r24, 0x01	; 1
     70a:	85 83       	std	Z+5, r24	; 0x05
     70c:	82 e0       	ldi	r24, 0x02	; 2
     70e:	85 83       	std	Z+5, r24	; 0x05
     710:	84 e0       	ldi	r24, 0x04	; 4
     712:	85 83       	std	Z+5, r24	; 0x05
     714:	08 95       	ret

00000716 <led_on>:
	else port->OUTCLR = pin;
     716:	80 93 46 06 	sts	0x0646, r24
     71a:	08 95       	ret

0000071c <led_toggle>:
}

//If the specified pin on the specified port is in output mode, toggle the pinâ€™s state (if 1 then 0, if 0 then 1).
inline void gpio_toggle_out(PORT_t* port, uint8_t pin){
	port->OUTTGL=pin;
     71c:	80 93 47 06 	sts	0x0647, r24
     720:	08 95       	ret

00000722 <main>:
volatile uint32_t globalTime;
uint32_t lastTime;

int main(void)
{
	sei();
     722:	78 94       	sei
	PMIC.CTRL = PMIC.CTRL | 0b111;
     724:	e0 ea       	ldi	r30, 0xA0	; 160
     726:	f0 e0       	ldi	r31, 0x00	; 0
     728:	82 81       	ldd	r24, Z+2	; 0x02
     72a:	87 60       	ori	r24, 0x07	; 7
     72c:	82 83       	std	Z+2, r24	; 0x02

	led_init();
     72e:	0e 94 70 03 	call	0x6e0	; 0x6e0 <led_init>
	blink_init();	
     732:	0e 94 4f 01 	call	0x29e	; 0x29e <blink_init>
	clock_switch_to_ext_crystal();
     736:	0e 94 33 02 	call	0x466	; 0x466 <clock_switch_to_ext_crystal>
	uart_init();
     73a:	0e 94 0a 05 	call	0xa14	; 0xa14 <uart_init>
	stdinout_init();
     73e:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <stdinout_init>
	digipot_init();
     742:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <digipot_init>
	adc_init();
     746:	0e 94 25 01 	call	0x24a	; 0x24a <adc_init>
	
	blink_set(LED_YELLOW_bm, 200);
     74a:	68 ec       	ldi	r22, 0xC8	; 200
     74c:	70 e0       	ldi	r23, 0x00	; 0
     74e:	82 e0       	ldi	r24, 0x02	; 2
     750:	0e 94 b4 01 	call	0x368	; 0x368 <blink_set>
	
	setupAmplifier();
     754:	0e 94 bb 03 	call	0x776	; 0x776 <setupAmplifier>
	setupAntiAliasingFilter();
     758:	0e 94 38 04 	call	0x870	; 0x870 <setupAntiAliasingFilter>
	
	//Main Loop
	
	blink_set(LED_YELLOW_bm, 0);
     75c:	60 e0       	ldi	r22, 0x00	; 0
     75e:	70 e0       	ldi	r23, 0x00	; 0
     760:	82 e0       	ldi	r24, 0x02	; 2
     762:	0e 94 b4 01 	call	0x368	; 0x368 <blink_set>
	blink_set(LED_GREEN_bm, 200);	
     766:	68 ec       	ldi	r22, 0xC8	; 200
     768:	70 e0       	ldi	r23, 0x00	; 0
     76a:	81 e0       	ldi	r24, 0x01	; 1
     76c:	0e 94 b4 01 	call	0x368	; 0x368 <blink_set>
	while (1) {	
		blinkAndSample();
     770:	0e 94 3e 04 	call	0x87c	; 0x87c <blinkAndSample>
    }
     774:	fd cf       	rjmp	.-6      	; 0x770 <main+0x4e>

00000776 <setupAmplifier>:
volatile uint8_t checkBlink;
volatile uint8_t finishedPrinting;
volatile uint8_t timerFlag;
uint16_t numSamples;

void setupAmplifier(){
     776:	8f 92       	push	r8
     778:	9f 92       	push	r9
     77a:	af 92       	push	r10
     77c:	bf 92       	push	r11
     77e:	cf 92       	push	r12
     780:	df 92       	push	r13
     782:	ef 92       	push	r14
     784:	ff 92       	push	r15
	//pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, 1023);
	//Part 2, inputting desired gain
	printf("Enter your desired amplifier gain:\n");
     786:	8e e0       	ldi	r24, 0x0E	; 14
     788:	90 e2       	ldi	r25, 0x20	; 32
     78a:	0e 94 ef 06 	call	0xdde	; 0xdde <puts>
	//pot_wiperpos_get(DIGIPOT_AMP_CS_PIN_gm);
	//printf("Enter your desired resistance in Ohms... \n");
	char* responseString;
	gets(responseString);
     78e:	e1 2c       	mov	r14, r1
     790:	f1 2c       	mov	r15, r1
     792:	c7 01       	movw	r24, r14
     794:	0e 94 b1 06 	call	0xd62	; 0xd62 <gets>
	long desiredGain = strtol(responseString, NULL, 10);
     798:	4a e0       	ldi	r20, 0x0A	; 10
     79a:	50 e0       	ldi	r21, 0x00	; 0
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	70 e0       	ldi	r23, 0x00	; 0
     7a0:	c7 01       	movw	r24, r14
     7a2:	0e 94 7d 05 	call	0xafa	; 0xafa <strtol>
	long desiredResistance = 100000/(desiredGain - 1);
     7a6:	9b 01       	movw	r18, r22
     7a8:	ac 01       	movw	r20, r24
     7aa:	21 50       	subi	r18, 0x01	; 1
     7ac:	31 09       	sbc	r19, r1
     7ae:	41 09       	sbc	r20, r1
     7b0:	51 09       	sbc	r21, r1
     7b2:	0f 2e       	mov	r0, r31
     7b4:	f0 ea       	ldi	r31, 0xA0	; 160
     7b6:	8f 2e       	mov	r8, r31
     7b8:	f6 e8       	ldi	r31, 0x86	; 134
     7ba:	9f 2e       	mov	r9, r31
     7bc:	aa 24       	eor	r10, r10
     7be:	a3 94       	inc	r10
     7c0:	b1 2c       	mov	r11, r1
     7c2:	f0 2d       	mov	r31, r0
     7c4:	c5 01       	movw	r24, r10
     7c6:	b4 01       	movw	r22, r8
     7c8:	0e 94 22 05 	call	0xa44	; 0xa44 <__divmodsi4>
     7cc:	69 01       	movw	r12, r18
     7ce:	7a 01       	movw	r14, r20
	//long desiredResistance = strtol(responseString, NULL, 10);
	printf("\t You requested %ld ohms.\n",desiredResistance);
     7d0:	ff 92       	push	r15
     7d2:	ef 92       	push	r14
     7d4:	df 92       	push	r13
     7d6:	2f 93       	push	r18
     7d8:	81 e3       	ldi	r24, 0x31	; 49
     7da:	90 e2       	ldi	r25, 0x20	; 32
     7dc:	9f 93       	push	r25
     7de:	8f 93       	push	r24
     7e0:	0e 94 db 06 	call	0xdb6	; 0xdb6 <printf>
	uint16_t toSend = ((desiredResistance*1024)/100000)-1;
     7e4:	c7 01       	movw	r24, r14
     7e6:	b6 01       	movw	r22, r12
     7e8:	05 2e       	mov	r0, r21
     7ea:	5a e0       	ldi	r21, 0x0A	; 10
     7ec:	66 0f       	add	r22, r22
     7ee:	77 1f       	adc	r23, r23
     7f0:	88 1f       	adc	r24, r24
     7f2:	99 1f       	adc	r25, r25
     7f4:	5a 95       	dec	r21
     7f6:	d1 f7       	brne	.-12     	; 0x7ec <setupAmplifier+0x76>
     7f8:	50 2d       	mov	r21, r0
     7fa:	a5 01       	movw	r20, r10
     7fc:	94 01       	movw	r18, r8
     7fe:	0e 94 22 05 	call	0xa44	; 0xa44 <__divmodsi4>
     802:	b9 01       	movw	r22, r18
     804:	61 50       	subi	r22, 0x01	; 1
     806:	71 09       	sbc	r23, r1
	pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, toSend);
     808:	88 e0       	ldi	r24, 0x08	; 8
     80a:	0e 94 3b 03 	call	0x676	; 0x676 <pot_wiperpos_set>
	uint16_t actualValue = pot_wiperpos_get(DIGIPOT_AMP_CS_PIN_gm);
     80e:	88 e0       	ldi	r24, 0x08	; 8
     810:	0e 94 f5 02 	call	0x5ea	; 0x5ea <pot_wiperpos_get>
	printf("\t The best I can give is %ld.\n", (((uint32_t)actualValue)*100000/1024)+100);
     814:	dc 01       	movw	r26, r24
     816:	20 ea       	ldi	r18, 0xA0	; 160
     818:	36 e8       	ldi	r19, 0x86	; 134
     81a:	41 e0       	ldi	r20, 0x01	; 1
     81c:	50 e0       	ldi	r21, 0x00	; 0
     81e:	0e 94 41 05 	call	0xa82	; 0xa82 <__muluhisi3>
     822:	dc 01       	movw	r26, r24
     824:	cb 01       	movw	r24, r22
     826:	07 2e       	mov	r0, r23
     828:	7a e0       	ldi	r23, 0x0A	; 10
     82a:	b6 95       	lsr	r27
     82c:	a7 95       	ror	r26
     82e:	97 95       	ror	r25
     830:	87 95       	ror	r24
     832:	7a 95       	dec	r23
     834:	d1 f7       	brne	.-12     	; 0x82a <setupAmplifier+0xb4>
     836:	70 2d       	mov	r23, r0
     838:	8c 59       	subi	r24, 0x9C	; 156
     83a:	9f 4f       	sbci	r25, 0xFF	; 255
     83c:	af 4f       	sbci	r26, 0xFF	; 255
     83e:	bf 4f       	sbci	r27, 0xFF	; 255
     840:	bf 93       	push	r27
     842:	af 93       	push	r26
     844:	9f 93       	push	r25
     846:	8f 93       	push	r24
     848:	8c e4       	ldi	r24, 0x4C	; 76
     84a:	90 e2       	ldi	r25, 0x20	; 32
     84c:	9f 93       	push	r25
     84e:	8f 93       	push	r24
     850:	0e 94 db 06 	call	0xdb6	; 0xdb6 <printf>
     854:	8d b7       	in	r24, 0x3d	; 61
     856:	9e b7       	in	r25, 0x3e	; 62
     858:	0c 96       	adiw	r24, 0x0c	; 12
     85a:	8d bf       	out	0x3d, r24	; 61
     85c:	9e bf       	out	0x3e, r25	; 62
}
     85e:	ff 90       	pop	r15
     860:	ef 90       	pop	r14
     862:	df 90       	pop	r13
     864:	cf 90       	pop	r12
     866:	bf 90       	pop	r11
     868:	af 90       	pop	r10
     86a:	9f 90       	pop	r9
     86c:	8f 90       	pop	r8
     86e:	08 95       	ret

00000870 <setupAntiAliasingFilter>:
		// This digipot is FILPOT, another digipot soldered onto your board in this project.
		//Omegacutoff = 1/RC = 500Hz; RC = 1/500
		//C = 10uF -> R = 200;
		long desiredResistance = 200;
		uint16_t toSend = ((desiredResistance*1024)/100000)-1;
		pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, toSend);
     870:	61 e0       	ldi	r22, 0x01	; 1
     872:	70 e0       	ldi	r23, 0x00	; 0
     874:	88 e0       	ldi	r24, 0x08	; 8
     876:	0e 94 3b 03 	call	0x676	; 0x676 <pot_wiperpos_set>
     87a:	08 95       	ret

0000087c <blinkAndSample>:
	
	//Set back voltage and current inputs
}

void blinkAndSample(){
	if(timerFlag == 1){
     87c:	80 91 ba 20 	lds	r24, 0x20BA
     880:	81 30       	cpi	r24, 0x01	; 1
     882:	09 f0       	breq	.+2      	; 0x886 <blinkAndSample+0xa>
     884:	41 c0       	rjmp	.+130    	; 0x908 <blinkAndSample+0x8c>
		if(checkBlink >= 5) {
     886:	80 91 b3 20 	lds	r24, 0x20B3
     88a:	85 30       	cpi	r24, 0x05	; 5
     88c:	20 f0       	brcs	.+8      	; 0x896 <blinkAndSample+0x1a>
			blink_ms_timer_update();
     88e:	0e 94 c4 01 	call	0x388	; 0x388 <blink_ms_timer_update>
			checkBlink = 0;
     892:	10 92 b3 20 	sts	0x20B3, r1
		}
		while(ADCB.INTFLAGS != 0b11); // do nothing while still sampling
     896:	e0 e4       	ldi	r30, 0x40	; 64
     898:	f2 e0       	ldi	r31, 0x02	; 2
     89a:	86 81       	ldd	r24, Z+6	; 0x06
     89c:	83 30       	cpi	r24, 0x03	; 3
     89e:	e9 f7       	brne	.-6      	; 0x89a <blinkAndSample+0x1e>
		//Print raw samples over usartRINT
		current = ADCB_CH0_RES;
     8a0:	80 91 64 02 	lds	r24, 0x0264
     8a4:	90 91 65 02 	lds	r25, 0x0265
     8a8:	80 93 bb 20 	sts	0x20BB, r24
     8ac:	90 93 bc 20 	sts	0x20BC, r25
		voltage = ADCB_CH1_RES;
     8b0:	80 91 6c 02 	lds	r24, 0x026C
     8b4:	90 91 6d 02 	lds	r25, 0x026D
     8b8:	80 93 b4 20 	sts	0x20B4, r24
     8bc:	90 93 b5 20 	sts	0x20B5, r25
		printf("text %d %d \n",current, voltage);
     8c0:	20 91 b4 20 	lds	r18, 0x20B4
     8c4:	30 91 b5 20 	lds	r19, 0x20B5
     8c8:	80 91 bb 20 	lds	r24, 0x20BB
     8cc:	90 91 bc 20 	lds	r25, 0x20BC
     8d0:	3f 93       	push	r19
     8d2:	2f 93       	push	r18
     8d4:	9f 93       	push	r25
     8d6:	8f 93       	push	r24
     8d8:	8b e6       	ldi	r24, 0x6B	; 107
     8da:	90 e2       	ldi	r25, 0x20	; 32
     8dc:	9f 93       	push	r25
     8de:	8f 93       	push	r24
     8e0:	0e 94 db 06 	call	0xdb6	; 0xdb6 <printf>
		//printf(" ");
		//printf(voltage);
		//printf("\n");
		finishedPrinting = 0b1;
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	80 93 b2 20 	sts	0x20B2, r24
		numSamples++;
     8ea:	80 91 c2 20 	lds	r24, 0x20C2
     8ee:	90 91 c3 20 	lds	r25, 0x20C3
     8f2:	01 96       	adiw	r24, 0x01	; 1
     8f4:	80 93 c2 20 	sts	0x20C2, r24
     8f8:	90 93 c3 20 	sts	0x20C3, r25
     8fc:	0f 90       	pop	r0
     8fe:	0f 90       	pop	r0
     900:	0f 90       	pop	r0
     902:	0f 90       	pop	r0
     904:	0f 90       	pop	r0
     906:	0f 90       	pop	r0
     908:	08 95       	ret

0000090a <spi_txrx>:
#include <avr/io.h>
#include <stdint.h>
#include <stdio.h>

void spi_txrx(SPI_t* spi, void* txd, void* rxd, uint16_t len){	
     90a:	cf 93       	push	r28
     90c:	df 93       	push	r29
     90e:	fc 01       	movw	r30, r24
	
	// Case, want to both send and receive
	if(rxd != NULL && txd != NULL){
     910:	41 15       	cp	r20, r1
     912:	51 05       	cpc	r21, r1
     914:	c1 f0       	breq	.+48     	; 0x946 <spi_txrx+0x3c>
     916:	61 15       	cp	r22, r1
     918:	71 05       	cpc	r23, r1
     91a:	31 f1       	breq	.+76     	; 0x968 <spi_txrx+0x5e>
		for(int i = len-1; i >= 0; i--){
     91c:	d9 01       	movw	r26, r18
     91e:	11 97       	sbiw	r26, 0x01	; 1
     920:	92 f1       	brmi	.+100    	; 0x986 <spi_txrx+0x7c>
     922:	62 0f       	add	r22, r18
     924:	73 1f       	adc	r23, r19
     926:	24 0f       	add	r18, r20
     928:	35 1f       	adc	r19, r21
			spi->DATA = ((uint8_t*)txd)[i];
     92a:	eb 01       	movw	r28, r22
     92c:	8a 91       	ld	r24, -Y
     92e:	be 01       	movw	r22, r28
     930:	83 83       	std	Z+3, r24	; 0x03
			
			while(spi->STATUS == 0){
     932:	92 81       	ldd	r25, Z+2	; 0x02
     934:	99 23       	and	r25, r25
     936:	e9 f3       	breq	.-6      	; 0x932 <spi_txrx+0x28>
			}
			((uint8_t*)rxd)[i] = spi->DATA;
     938:	83 81       	ldd	r24, Z+3	; 0x03
     93a:	e9 01       	movw	r28, r18
     93c:	8a 93       	st	-Y, r24
     93e:	9e 01       	movw	r18, r28

void spi_txrx(SPI_t* spi, void* txd, void* rxd, uint16_t len){	
	
	// Case, want to both send and receive
	if(rxd != NULL && txd != NULL){
		for(int i = len-1; i >= 0; i--){
     940:	11 97       	sbiw	r26, 0x01	; 1
     942:	9a f7       	brpl	.-26     	; 0x92a <spi_txrx+0x20>
     944:	20 c0       	rjmp	.+64     	; 0x986 <spi_txrx+0x7c>
		}
	}
	
	//Case, just want to send
	else if(rxd == NULL){
		for(int i = len-1; i >= 0; i--){
     946:	a9 01       	movw	r20, r18
     948:	41 50       	subi	r20, 0x01	; 1
     94a:	51 09       	sbc	r21, r1
     94c:	e2 f0       	brmi	.+56     	; 0x986 <spi_txrx+0x7c>
     94e:	eb 01       	movw	r28, r22
     950:	c2 0f       	add	r28, r18
     952:	d3 1f       	adc	r29, r19
			//printf("--> %d \n\r",((uint8_t*)txd)[i]);
			spi->DATA = ((uint8_t*)txd)[i];
     954:	8a 91       	ld	r24, -Y
     956:	83 83       	std	Z+3, r24	; 0x03
			
			while(spi->STATUS == 0){
     958:	82 81       	ldd	r24, Z+2	; 0x02
     95a:	88 23       	and	r24, r24
     95c:	e9 f3       	breq	.-6      	; 0x958 <spi_txrx+0x4e>
			}
			
			spi->DATA;
     95e:	83 81       	ldd	r24, Z+3	; 0x03
		}
	}
	
	//Case, just want to send
	else if(rxd == NULL){
		for(int i = len-1; i >= 0; i--){
     960:	41 50       	subi	r20, 0x01	; 1
     962:	51 09       	sbc	r21, r1
     964:	ba f7       	brpl	.-18     	; 0x954 <spi_txrx+0x4a>
     966:	0f c0       	rjmp	.+30     	; 0x986 <spi_txrx+0x7c>
		}
	}
	
	//Case, just want to receive
	else if(txd == NULL){
		for(int i = 0; i < len; i++){
     968:	21 15       	cp	r18, r1
     96a:	31 05       	cpc	r19, r1
     96c:	61 f0       	breq	.+24     	; 0x986 <spi_txrx+0x7c>
     96e:	da 01       	movw	r26, r20
     970:	24 0f       	add	r18, r20
     972:	35 1f       	adc	r19, r21
			spi->DATA = 0x0;
     974:	13 82       	std	Z+3, r1	; 0x03
			((uint8_t*)rxd)[i] = spi->DATA;
     976:	83 81       	ldd	r24, Z+3	; 0x03
     978:	8d 93       	st	X+, r24
			while(spi->STATUS == 0){
     97a:	82 81       	ldd	r24, Z+2	; 0x02
     97c:	88 23       	and	r24, r24
     97e:	e9 f3       	breq	.-6      	; 0x97a <spi_txrx+0x70>
		}
	}
	
	//Case, just want to receive
	else if(txd == NULL){
		for(int i = 0; i < len; i++){
     980:	a2 17       	cp	r26, r18
     982:	b3 07       	cpc	r27, r19
     984:	b9 f7       	brne	.-18     	; 0x974 <spi_txrx+0x6a>
			while(spi->STATUS == 0){
			}
		}
	}

}
     986:	df 91       	pop	r29
     988:	cf 91       	pop	r28
     98a:	08 95       	ret

0000098c <uart_putchar>:
//Configure the USART D0 peripheral to operate at 1 Mbit/s baud, with 8 bit characters, one start bit and one stop bit, and no parity bits.
void uart_init();

//Transmit the specified byte called data over the UART bus. This function will complete when the byte has been fully transmitted.
inline void uart_tx_byte(uint8_t data){
  while(!(USARTD0.STATUS & USART_DREIF_bm)){} //Pause until ReadyToSend bit goes high
     98c:	e0 ea       	ldi	r30, 0xA0	; 160
     98e:	f9 e0       	ldi	r31, 0x09	; 9
     990:	91 81       	ldd	r25, Z+1	; 0x01
     992:	95 ff       	sbrs	r25, 5
     994:	fd cf       	rjmp	.-6      	; 0x990 <uart_putchar+0x4>
  USARTD0.DATA = data;
     996:	80 93 a0 09 	sts	0x09A0, r24
  while(!(USARTD0.STATUS & USART_TXCIF_bm)){} //Pause until Done Sending bit goes high
     99a:	e0 ea       	ldi	r30, 0xA0	; 160
     99c:	f9 e0       	ldi	r31, 0x09	; 9
     99e:	91 81       	ldd	r25, Z+1	; 0x01
     9a0:	96 ff       	sbrs	r25, 6
     9a2:	fd cf       	rjmp	.-6      	; 0x99e <uart_putchar+0x12>
#include "uart.h"
#include <stdio.h>

int uart_putchar(char c, FILE* stream) {
	uart_tx_byte(c);
	if(c == '\n') uart_tx_byte('\r');
     9a4:	8a 30       	cpi	r24, 0x0A	; 10
     9a6:	69 f4       	brne	.+26     	; 0x9c2 <uart_putchar+0x36>
//Configure the USART D0 peripheral to operate at 1 Mbit/s baud, with 8 bit characters, one start bit and one stop bit, and no parity bits.
void uart_init();

//Transmit the specified byte called data over the UART bus. This function will complete when the byte has been fully transmitted.
inline void uart_tx_byte(uint8_t data){
  while(!(USARTD0.STATUS & USART_DREIF_bm)){} //Pause until ReadyToSend bit goes high
     9a8:	e0 ea       	ldi	r30, 0xA0	; 160
     9aa:	f9 e0       	ldi	r31, 0x09	; 9
     9ac:	81 81       	ldd	r24, Z+1	; 0x01
     9ae:	85 ff       	sbrs	r24, 5
     9b0:	fd cf       	rjmp	.-6      	; 0x9ac <uart_putchar+0x20>
  USARTD0.DATA = data;
     9b2:	8d e0       	ldi	r24, 0x0D	; 13
     9b4:	80 93 a0 09 	sts	0x09A0, r24
  while(!(USARTD0.STATUS & USART_TXCIF_bm)){} //Pause until Done Sending bit goes high
     9b8:	e0 ea       	ldi	r30, 0xA0	; 160
     9ba:	f9 e0       	ldi	r31, 0x09	; 9
     9bc:	81 81       	ldd	r24, Z+1	; 0x01
     9be:	86 ff       	sbrs	r24, 6
     9c0:	fd cf       	rjmp	.-6      	; 0x9bc <uart_putchar+0x30>
	return 0;
}
     9c2:	80 e0       	ldi	r24, 0x00	; 0
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	08 95       	ret

000009c8 <uart_getchar>:
}
  
//Receive the specified byte called data over the UART bus. This function will complete when one byte has been fully received.
inline uint8_t uart_rx_byte(){
  while(!(USARTD0.STATUS & USART_RXCIF_bm)){} //Pause until data ready bit goes high
     9c8:	e0 ea       	ldi	r30, 0xA0	; 160
     9ca:	f9 e0       	ldi	r31, 0x09	; 9
     9cc:	81 81       	ldd	r24, Z+1	; 0x01
     9ce:	88 23       	and	r24, r24
     9d0:	ec f7       	brge	.-6      	; 0x9cc <uart_getchar+0x4>
  return USARTD0.DATA;
     9d2:	80 91 a0 09 	lds	r24, 0x09A0

int uart_getchar(FILE* stream) {
	char c = uart_rx_byte();
	return (c == '\r') ? '\n' : c;
     9d6:	8d 30       	cpi	r24, 0x0D	; 13
     9d8:	11 f0       	breq	.+4      	; 0x9de <uart_getchar+0x16>
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	08 95       	ret
     9de:	8a e0       	ldi	r24, 0x0A	; 10
     9e0:	90 e0       	ldi	r25, 0x00	; 0
}
     9e2:	08 95       	ret

000009e4 <stdinout_init>:

void stdinout_init(){
	uart_init();
     9e4:	0e 94 0a 05 	call	0xa14	; 0xa14 <uart_init>

	static FILE uart_stream = FDEV_SETUP_STREAM(uart_putchar, uart_getchar, _FDEV_SETUP_RW);

	stdout = &uart_stream;
     9e8:	e4 ec       	ldi	r30, 0xC4	; 196
     9ea:	f0 e2       	ldi	r31, 0x20	; 32
     9ec:	80 e0       	ldi	r24, 0x00	; 0
     9ee:	90 e2       	ldi	r25, 0x20	; 32
     9f0:	82 83       	std	Z+2, r24	; 0x02
     9f2:	93 83       	std	Z+3, r25	; 0x03
	stdin = &uart_stream;
     9f4:	80 83       	st	Z, r24
     9f6:	91 83       	std	Z+1, r25	; 0x01
     9f8:	08 95       	ret

000009fa <timer_init>:
#include <stdint.h>
#include <avr/io.h>
#include "gpio.h"

//Setup the specified timer peripheral. Clear out any timer state and reset all counters. Set it to have the specified interrupt_level.
void timer_init(TC0_t* timer, uint8_t int_level){
     9fa:	fc 01       	movw	r30, r24
	timer->CTRLFSET = timer->CTRLFSET | 0b1000; //Executes reset command on CTRLFSet, see p179
     9fc:	81 85       	ldd	r24, Z+9	; 0x09
     9fe:	88 60       	ori	r24, 0x08	; 8
     a00:	81 87       	std	Z+9, r24	; 0x09
	timer->INTCTRLA = 0b1 & int_level; //Enables overflow interrupt. See p134.
     a02:	61 70       	andi	r22, 0x01	; 1
     a04:	66 83       	std	Z+6, r22	; 0x06
     a06:	08 95       	ret

00000a08 <timer_set>:
	setBit(timer->CTRLFSET, 0b1000, 1); //Executes restart command on CTRLFSet, see p179
}

//Takes in period as time in microseconds between every overflow interrupt.
void timer_set(TC0_t* timer, uint8_t prescaler, uint16_t period){
	timer->CTRLA = (0b00000111 & prescaler); //Set prescaler by setting lower 3 bits of CLKSel;
     a08:	67 70       	andi	r22, 0x07	; 7
     a0a:	fc 01       	movw	r30, r24
     a0c:	60 83       	st	Z, r22
	timer->PER = period;
     a0e:	46 a3       	std	Z+38, r20	; 0x26
     a10:	57 a3       	std	Z+39, r21	; 0x27
     a12:	08 95       	ret

00000a14 <uart_init>:
#include "gpio.h"
#include <avr/io.h>
#include <stdio.h>

void uart_init(){
  gpio_set_mode(&PORTD, 0b100, 0);
     a14:	40 e0       	ldi	r20, 0x00	; 0
     a16:	64 e0       	ldi	r22, 0x04	; 4
     a18:	80 e6       	ldi	r24, 0x60	; 96
     a1a:	96 e0       	ldi	r25, 0x06	; 6
     a1c:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
  gpio_set_mode(&PORTD, 0b1000, 1);
     a20:	41 e0       	ldi	r20, 0x01	; 1
     a22:	68 e0       	ldi	r22, 0x08	; 8
     a24:	80 e6       	ldi	r24, 0x60	; 96
     a26:	96 e0       	ldi	r25, 0x06	; 6
     a28:	0e 94 68 03 	call	0x6d0	; 0x6d0 <gpio_set_mode>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     a2c:	88 e0       	ldi	r24, 0x08	; 8
     a2e:	80 93 65 06 	sts	0x0665, r24
  gpio_set_out(&PORTD, 0b1000, 1);
  USARTD0.CTRLB = 0b00011000; //Initialize UART
     a32:	e0 ea       	ldi	r30, 0xA0	; 160
     a34:	f9 e0       	ldi	r31, 0x09	; 9
     a36:	88 e1       	ldi	r24, 0x18	; 24
     a38:	84 83       	std	Z+4, r24	; 0x04
  USARTD0.CTRLC = 0b00000011; //Set UART start, stop, parity, # data bits
     a3a:	83 e0       	ldi	r24, 0x03	; 3
     a3c:	85 83       	std	Z+5, r24	; 0x05
  USARTD0.BAUDCTRLA = 0b00000000; //This and next line set baud rate to f_clk/16, or 1MHz
     a3e:	16 82       	std	Z+6, r1	; 0x06
  USARTD0.BAUDCTRLB = 0b00000000;
     a40:	17 82       	std	Z+7, r1	; 0x07
     a42:	08 95       	ret

00000a44 <__divmodsi4>:
     a44:	05 2e       	mov	r0, r21
     a46:	97 fb       	bst	r25, 7
     a48:	1e f4       	brtc	.+6      	; 0xa50 <__divmodsi4+0xc>
     a4a:	00 94       	com	r0
     a4c:	0e 94 39 05 	call	0xa72	; 0xa72 <__negsi2>
     a50:	57 fd       	sbrc	r21, 7
     a52:	07 d0       	rcall	.+14     	; 0xa62 <__divmodsi4_neg2>
     a54:	0e 94 4c 05 	call	0xa98	; 0xa98 <__udivmodsi4>
     a58:	07 fc       	sbrc	r0, 7
     a5a:	03 d0       	rcall	.+6      	; 0xa62 <__divmodsi4_neg2>
     a5c:	4e f4       	brtc	.+18     	; 0xa70 <__divmodsi4_exit>
     a5e:	0c 94 39 05 	jmp	0xa72	; 0xa72 <__negsi2>

00000a62 <__divmodsi4_neg2>:
     a62:	50 95       	com	r21
     a64:	40 95       	com	r20
     a66:	30 95       	com	r19
     a68:	21 95       	neg	r18
     a6a:	3f 4f       	sbci	r19, 0xFF	; 255
     a6c:	4f 4f       	sbci	r20, 0xFF	; 255
     a6e:	5f 4f       	sbci	r21, 0xFF	; 255

00000a70 <__divmodsi4_exit>:
     a70:	08 95       	ret

00000a72 <__negsi2>:
     a72:	90 95       	com	r25
     a74:	80 95       	com	r24
     a76:	70 95       	com	r23
     a78:	61 95       	neg	r22
     a7a:	7f 4f       	sbci	r23, 0xFF	; 255
     a7c:	8f 4f       	sbci	r24, 0xFF	; 255
     a7e:	9f 4f       	sbci	r25, 0xFF	; 255
     a80:	08 95       	ret

00000a82 <__muluhisi3>:
     a82:	0e 94 6e 05 	call	0xadc	; 0xadc <__umulhisi3>
     a86:	a5 9f       	mul	r26, r21
     a88:	90 0d       	add	r25, r0
     a8a:	b4 9f       	mul	r27, r20
     a8c:	90 0d       	add	r25, r0
     a8e:	a4 9f       	mul	r26, r20
     a90:	80 0d       	add	r24, r0
     a92:	91 1d       	adc	r25, r1
     a94:	11 24       	eor	r1, r1
     a96:	08 95       	ret

00000a98 <__udivmodsi4>:
     a98:	a1 e2       	ldi	r26, 0x21	; 33
     a9a:	1a 2e       	mov	r1, r26
     a9c:	aa 1b       	sub	r26, r26
     a9e:	bb 1b       	sub	r27, r27
     aa0:	fd 01       	movw	r30, r26
     aa2:	0d c0       	rjmp	.+26     	; 0xabe <__udivmodsi4_ep>

00000aa4 <__udivmodsi4_loop>:
     aa4:	aa 1f       	adc	r26, r26
     aa6:	bb 1f       	adc	r27, r27
     aa8:	ee 1f       	adc	r30, r30
     aaa:	ff 1f       	adc	r31, r31
     aac:	a2 17       	cp	r26, r18
     aae:	b3 07       	cpc	r27, r19
     ab0:	e4 07       	cpc	r30, r20
     ab2:	f5 07       	cpc	r31, r21
     ab4:	20 f0       	brcs	.+8      	; 0xabe <__udivmodsi4_ep>
     ab6:	a2 1b       	sub	r26, r18
     ab8:	b3 0b       	sbc	r27, r19
     aba:	e4 0b       	sbc	r30, r20
     abc:	f5 0b       	sbc	r31, r21

00000abe <__udivmodsi4_ep>:
     abe:	66 1f       	adc	r22, r22
     ac0:	77 1f       	adc	r23, r23
     ac2:	88 1f       	adc	r24, r24
     ac4:	99 1f       	adc	r25, r25
     ac6:	1a 94       	dec	r1
     ac8:	69 f7       	brne	.-38     	; 0xaa4 <__udivmodsi4_loop>
     aca:	60 95       	com	r22
     acc:	70 95       	com	r23
     ace:	80 95       	com	r24
     ad0:	90 95       	com	r25
     ad2:	9b 01       	movw	r18, r22
     ad4:	ac 01       	movw	r20, r24
     ad6:	bd 01       	movw	r22, r26
     ad8:	cf 01       	movw	r24, r30
     ada:	08 95       	ret

00000adc <__umulhisi3>:
     adc:	a2 9f       	mul	r26, r18
     ade:	b0 01       	movw	r22, r0
     ae0:	b3 9f       	mul	r27, r19
     ae2:	c0 01       	movw	r24, r0
     ae4:	a3 9f       	mul	r26, r19
     ae6:	70 0d       	add	r23, r0
     ae8:	81 1d       	adc	r24, r1
     aea:	11 24       	eor	r1, r1
     aec:	91 1d       	adc	r25, r1
     aee:	b2 9f       	mul	r27, r18
     af0:	70 0d       	add	r23, r0
     af2:	81 1d       	adc	r24, r1
     af4:	11 24       	eor	r1, r1
     af6:	91 1d       	adc	r25, r1
     af8:	08 95       	ret

00000afa <strtol>:
     afa:	2f 92       	push	r2
     afc:	3f 92       	push	r3
     afe:	4f 92       	push	r4
     b00:	5f 92       	push	r5
     b02:	6f 92       	push	r6
     b04:	7f 92       	push	r7
     b06:	8f 92       	push	r8
     b08:	9f 92       	push	r9
     b0a:	af 92       	push	r10
     b0c:	bf 92       	push	r11
     b0e:	cf 92       	push	r12
     b10:	df 92       	push	r13
     b12:	ef 92       	push	r14
     b14:	ff 92       	push	r15
     b16:	0f 93       	push	r16
     b18:	1f 93       	push	r17
     b1a:	cf 93       	push	r28
     b1c:	df 93       	push	r29
     b1e:	5c 01       	movw	r10, r24
     b20:	6b 01       	movw	r12, r22
     b22:	7a 01       	movw	r14, r20
     b24:	61 15       	cp	r22, r1
     b26:	71 05       	cpc	r23, r1
     b28:	19 f0       	breq	.+6      	; 0xb30 <strtol+0x36>
     b2a:	fb 01       	movw	r30, r22
     b2c:	80 83       	st	Z, r24
     b2e:	91 83       	std	Z+1, r25	; 0x01
     b30:	e1 14       	cp	r14, r1
     b32:	f1 04       	cpc	r15, r1
     b34:	29 f0       	breq	.+10     	; 0xb40 <strtol+0x46>
     b36:	c7 01       	movw	r24, r14
     b38:	02 97       	sbiw	r24, 0x02	; 2
     b3a:	83 97       	sbiw	r24, 0x23	; 35
     b3c:	08 f0       	brcs	.+2      	; 0xb40 <strtol+0x46>
     b3e:	f1 c0       	rjmp	.+482    	; 0xd22 <strtol+0x228>
     b40:	e5 01       	movw	r28, r10
     b42:	21 96       	adiw	r28, 0x01	; 1
     b44:	f5 01       	movw	r30, r10
     b46:	10 81       	ld	r17, Z
     b48:	81 2f       	mov	r24, r17
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	0e 94 a8 06 	call	0xd50	; 0xd50 <isspace>
     b50:	89 2b       	or	r24, r25
     b52:	11 f0       	breq	.+4      	; 0xb58 <strtol+0x5e>
     b54:	5e 01       	movw	r10, r28
     b56:	f4 cf       	rjmp	.-24     	; 0xb40 <strtol+0x46>
     b58:	1d 32       	cpi	r17, 0x2D	; 45
     b5a:	29 f4       	brne	.+10     	; 0xb66 <strtol+0x6c>
     b5c:	21 96       	adiw	r28, 0x01	; 1
     b5e:	f5 01       	movw	r30, r10
     b60:	11 81       	ldd	r17, Z+1	; 0x01
     b62:	01 e0       	ldi	r16, 0x01	; 1
     b64:	07 c0       	rjmp	.+14     	; 0xb74 <strtol+0x7a>
     b66:	1b 32       	cpi	r17, 0x2B	; 43
     b68:	21 f4       	brne	.+8      	; 0xb72 <strtol+0x78>
     b6a:	e5 01       	movw	r28, r10
     b6c:	22 96       	adiw	r28, 0x02	; 2
     b6e:	f5 01       	movw	r30, r10
     b70:	11 81       	ldd	r17, Z+1	; 0x01
     b72:	00 e0       	ldi	r16, 0x00	; 0
     b74:	e1 14       	cp	r14, r1
     b76:	f1 04       	cpc	r15, r1
     b78:	59 f1       	breq	.+86     	; 0xbd0 <strtol+0xd6>
     b7a:	f0 e1       	ldi	r31, 0x10	; 16
     b7c:	ef 16       	cp	r14, r31
     b7e:	f1 04       	cpc	r15, r1
     b80:	61 f4       	brne	.+24     	; 0xb9a <strtol+0xa0>
     b82:	10 33       	cpi	r17, 0x30	; 48
     b84:	e1 f4       	brne	.+56     	; 0xbbe <strtol+0xc4>
     b86:	88 81       	ld	r24, Y
     b88:	8f 7d       	andi	r24, 0xDF	; 223
     b8a:	88 35       	cpi	r24, 0x58	; 88
     b8c:	69 f5       	brne	.+90     	; 0xbe8 <strtol+0xee>
     b8e:	19 81       	ldd	r17, Y+1	; 0x01
     b90:	22 96       	adiw	r28, 0x02	; 2
     b92:	02 60       	ori	r16, 0x02	; 2
     b94:	70 e1       	ldi	r23, 0x10	; 16
     b96:	e7 2e       	mov	r14, r23
     b98:	f1 2c       	mov	r15, r1
     b9a:	88 e0       	ldi	r24, 0x08	; 8
     b9c:	e8 16       	cp	r14, r24
     b9e:	f1 04       	cpc	r15, r1
     ba0:	39 f1       	breq	.+78     	; 0xbf0 <strtol+0xf6>
     ba2:	2c f4       	brge	.+10     	; 0xbae <strtol+0xb4>
     ba4:	f2 e0       	ldi	r31, 0x02	; 2
     ba6:	ef 16       	cp	r14, r31
     ba8:	f1 04       	cpc	r15, r1
     baa:	c9 f1       	breq	.+114    	; 0xc1e <strtol+0x124>
     bac:	2a c0       	rjmp	.+84     	; 0xc02 <strtol+0x108>
     bae:	8a e0       	ldi	r24, 0x0A	; 10
     bb0:	e8 16       	cp	r14, r24
     bb2:	f1 04       	cpc	r15, r1
     bb4:	79 f0       	breq	.+30     	; 0xbd4 <strtol+0xda>
     bb6:	e0 e1       	ldi	r30, 0x10	; 16
     bb8:	ee 16       	cp	r14, r30
     bba:	f1 04       	cpc	r15, r1
     bbc:	11 f5       	brne	.+68     	; 0xc02 <strtol+0x108>
     bbe:	50 e1       	ldi	r21, 0x10	; 16
     bc0:	e5 2e       	mov	r14, r21
     bc2:	f1 2c       	mov	r15, r1
     bc4:	81 2c       	mov	r8, r1
     bc6:	91 2c       	mov	r9, r1
     bc8:	a1 2c       	mov	r10, r1
     bca:	68 e0       	ldi	r22, 0x08	; 8
     bcc:	b6 2e       	mov	r11, r22
     bce:	2c c0       	rjmp	.+88     	; 0xc28 <strtol+0x12e>
     bd0:	10 33       	cpi	r17, 0x30	; 48
     bd2:	c9 f2       	breq	.-78     	; 0xb86 <strtol+0x8c>
     bd4:	3a e0       	ldi	r19, 0x0A	; 10
     bd6:	e3 2e       	mov	r14, r19
     bd8:	f1 2c       	mov	r15, r1
     bda:	4c ec       	ldi	r20, 0xCC	; 204
     bdc:	84 2e       	mov	r8, r20
     bde:	98 2c       	mov	r9, r8
     be0:	a8 2c       	mov	r10, r8
     be2:	4c e0       	ldi	r20, 0x0C	; 12
     be4:	b4 2e       	mov	r11, r20
     be6:	20 c0       	rjmp	.+64     	; 0xc28 <strtol+0x12e>
     be8:	10 e3       	ldi	r17, 0x30	; 48
     bea:	e1 14       	cp	r14, r1
     bec:	f1 04       	cpc	r15, r1
     bee:	a9 f6       	brne	.-86     	; 0xb9a <strtol+0xa0>
     bf0:	98 e0       	ldi	r25, 0x08	; 8
     bf2:	e9 2e       	mov	r14, r25
     bf4:	f1 2c       	mov	r15, r1
     bf6:	81 2c       	mov	r8, r1
     bf8:	91 2c       	mov	r9, r1
     bfa:	a1 2c       	mov	r10, r1
     bfc:	20 e1       	ldi	r18, 0x10	; 16
     bfe:	b2 2e       	mov	r11, r18
     c00:	13 c0       	rjmp	.+38     	; 0xc28 <strtol+0x12e>
     c02:	60 e0       	ldi	r22, 0x00	; 0
     c04:	70 e0       	ldi	r23, 0x00	; 0
     c06:	80 e0       	ldi	r24, 0x00	; 0
     c08:	90 e8       	ldi	r25, 0x80	; 128
     c0a:	97 01       	movw	r18, r14
     c0c:	0f 2c       	mov	r0, r15
     c0e:	00 0c       	add	r0, r0
     c10:	44 0b       	sbc	r20, r20
     c12:	55 0b       	sbc	r21, r21
     c14:	0e 94 4c 05 	call	0xa98	; 0xa98 <__udivmodsi4>
     c18:	49 01       	movw	r8, r18
     c1a:	5a 01       	movw	r10, r20
     c1c:	05 c0       	rjmp	.+10     	; 0xc28 <strtol+0x12e>
     c1e:	81 2c       	mov	r8, r1
     c20:	91 2c       	mov	r9, r1
     c22:	a1 2c       	mov	r10, r1
     c24:	80 e4       	ldi	r24, 0x40	; 64
     c26:	b8 2e       	mov	r11, r24
     c28:	60 e0       	ldi	r22, 0x00	; 0
     c2a:	20 e0       	ldi	r18, 0x00	; 0
     c2c:	30 e0       	ldi	r19, 0x00	; 0
     c2e:	a9 01       	movw	r20, r18
     c30:	27 01       	movw	r4, r14
     c32:	0f 2c       	mov	r0, r15
     c34:	00 0c       	add	r0, r0
     c36:	66 08       	sbc	r6, r6
     c38:	77 08       	sbc	r7, r7
     c3a:	1e 01       	movw	r2, r28
     c3c:	e0 ed       	ldi	r30, 0xD0	; 208
     c3e:	e1 0f       	add	r30, r17
     c40:	ea 30       	cpi	r30, 0x0A	; 10
     c42:	60 f0       	brcs	.+24     	; 0xc5c <strtol+0x162>
     c44:	8f eb       	ldi	r24, 0xBF	; 191
     c46:	81 0f       	add	r24, r17
     c48:	8a 31       	cpi	r24, 0x1A	; 26
     c4a:	10 f4       	brcc	.+4      	; 0xc50 <strtol+0x156>
     c4c:	e9 ec       	ldi	r30, 0xC9	; 201
     c4e:	05 c0       	rjmp	.+10     	; 0xc5a <strtol+0x160>
     c50:	8f e9       	ldi	r24, 0x9F	; 159
     c52:	81 0f       	add	r24, r17
     c54:	8a 31       	cpi	r24, 0x1A	; 26
     c56:	28 f5       	brcc	.+74     	; 0xca2 <strtol+0x1a8>
     c58:	e9 ea       	ldi	r30, 0xA9	; 169
     c5a:	e1 0f       	add	r30, r17
     c5c:	8e 2f       	mov	r24, r30
     c5e:	90 e0       	ldi	r25, 0x00	; 0
     c60:	8e 15       	cp	r24, r14
     c62:	9f 05       	cpc	r25, r15
     c64:	f4 f4       	brge	.+60     	; 0xca2 <strtol+0x1a8>
     c66:	67 fd       	sbrc	r22, 7
     c68:	18 c0       	rjmp	.+48     	; 0xc9a <strtol+0x1a0>
     c6a:	82 16       	cp	r8, r18
     c6c:	93 06       	cpc	r9, r19
     c6e:	a4 06       	cpc	r10, r20
     c70:	b5 06       	cpc	r11, r21
     c72:	90 f0       	brcs	.+36     	; 0xc98 <strtol+0x19e>
     c74:	c3 01       	movw	r24, r6
     c76:	b2 01       	movw	r22, r4
     c78:	0e 94 01 0a 	call	0x1402	; 0x1402 <__mulsi3>
     c7c:	9b 01       	movw	r18, r22
     c7e:	ac 01       	movw	r20, r24
     c80:	2e 0f       	add	r18, r30
     c82:	31 1d       	adc	r19, r1
     c84:	41 1d       	adc	r20, r1
     c86:	51 1d       	adc	r21, r1
     c88:	21 30       	cpi	r18, 0x01	; 1
     c8a:	31 05       	cpc	r19, r1
     c8c:	41 05       	cpc	r20, r1
     c8e:	f0 e8       	ldi	r31, 0x80	; 128
     c90:	5f 07       	cpc	r21, r31
     c92:	10 f4       	brcc	.+4      	; 0xc98 <strtol+0x19e>
     c94:	61 e0       	ldi	r22, 0x01	; 1
     c96:	01 c0       	rjmp	.+2      	; 0xc9a <strtol+0x1a0>
     c98:	6f ef       	ldi	r22, 0xFF	; 255
     c9a:	21 96       	adiw	r28, 0x01	; 1
     c9c:	f1 01       	movw	r30, r2
     c9e:	10 81       	ld	r17, Z
     ca0:	cc cf       	rjmp	.-104    	; 0xc3a <strtol+0x140>
     ca2:	80 2f       	mov	r24, r16
     ca4:	81 70       	andi	r24, 0x01	; 1
     ca6:	c1 14       	cp	r12, r1
     ca8:	d1 04       	cpc	r13, r1
     caa:	71 f0       	breq	.+28     	; 0xcc8 <strtol+0x1ce>
     cac:	66 23       	and	r22, r22
     cae:	29 f0       	breq	.+10     	; 0xcba <strtol+0x1c0>
     cb0:	21 97       	sbiw	r28, 0x01	; 1
     cb2:	f6 01       	movw	r30, r12
     cb4:	c0 83       	st	Z, r28
     cb6:	d1 83       	std	Z+1, r29	; 0x01
     cb8:	07 c0       	rjmp	.+14     	; 0xcc8 <strtol+0x1ce>
     cba:	01 ff       	sbrs	r16, 1
     cbc:	19 c0       	rjmp	.+50     	; 0xcf0 <strtol+0x1f6>
     cbe:	22 97       	sbiw	r28, 0x02	; 2
     cc0:	f6 01       	movw	r30, r12
     cc2:	c0 83       	st	Z, r28
     cc4:	d1 83       	std	Z+1, r29	; 0x01
     cc6:	14 c0       	rjmp	.+40     	; 0xcf0 <strtol+0x1f6>
     cc8:	67 ff       	sbrs	r22, 7
     cca:	12 c0       	rjmp	.+36     	; 0xcf0 <strtol+0x1f6>
     ccc:	81 11       	cpse	r24, r1
     cce:	05 c0       	rjmp	.+10     	; 0xcda <strtol+0x1e0>
     cd0:	2f ef       	ldi	r18, 0xFF	; 255
     cd2:	3f ef       	ldi	r19, 0xFF	; 255
     cd4:	4f ef       	ldi	r20, 0xFF	; 255
     cd6:	5f e7       	ldi	r21, 0x7F	; 127
     cd8:	04 c0       	rjmp	.+8      	; 0xce2 <strtol+0x1e8>
     cda:	20 e0       	ldi	r18, 0x00	; 0
     cdc:	30 e0       	ldi	r19, 0x00	; 0
     cde:	40 e0       	ldi	r20, 0x00	; 0
     ce0:	50 e8       	ldi	r21, 0x80	; 128
     ce2:	82 e2       	ldi	r24, 0x22	; 34
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	80 93 ca 20 	sts	0x20CA, r24
     cea:	90 93 cb 20 	sts	0x20CB, r25
     cee:	16 c0       	rjmp	.+44     	; 0xd1c <strtol+0x222>
     cf0:	88 23       	and	r24, r24
     cf2:	41 f0       	breq	.+16     	; 0xd04 <strtol+0x20a>
     cf4:	50 95       	com	r21
     cf6:	40 95       	com	r20
     cf8:	30 95       	com	r19
     cfa:	21 95       	neg	r18
     cfc:	3f 4f       	sbci	r19, 0xFF	; 255
     cfe:	4f 4f       	sbci	r20, 0xFF	; 255
     d00:	5f 4f       	sbci	r21, 0xFF	; 255
     d02:	0c c0       	rjmp	.+24     	; 0xd1c <strtol+0x222>
     d04:	57 ff       	sbrs	r21, 7
     d06:	0a c0       	rjmp	.+20     	; 0xd1c <strtol+0x222>
     d08:	82 e2       	ldi	r24, 0x22	; 34
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	80 93 ca 20 	sts	0x20CA, r24
     d10:	90 93 cb 20 	sts	0x20CB, r25
     d14:	2f ef       	ldi	r18, 0xFF	; 255
     d16:	3f ef       	ldi	r19, 0xFF	; 255
     d18:	4f ef       	ldi	r20, 0xFF	; 255
     d1a:	5f e7       	ldi	r21, 0x7F	; 127
     d1c:	b9 01       	movw	r22, r18
     d1e:	ca 01       	movw	r24, r20
     d20:	04 c0       	rjmp	.+8      	; 0xd2a <strtol+0x230>
     d22:	60 e0       	ldi	r22, 0x00	; 0
     d24:	70 e0       	ldi	r23, 0x00	; 0
     d26:	80 e0       	ldi	r24, 0x00	; 0
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	df 91       	pop	r29
     d2c:	cf 91       	pop	r28
     d2e:	1f 91       	pop	r17
     d30:	0f 91       	pop	r16
     d32:	ff 90       	pop	r15
     d34:	ef 90       	pop	r14
     d36:	df 90       	pop	r13
     d38:	cf 90       	pop	r12
     d3a:	bf 90       	pop	r11
     d3c:	af 90       	pop	r10
     d3e:	9f 90       	pop	r9
     d40:	8f 90       	pop	r8
     d42:	7f 90       	pop	r7
     d44:	6f 90       	pop	r6
     d46:	5f 90       	pop	r5
     d48:	4f 90       	pop	r4
     d4a:	3f 90       	pop	r3
     d4c:	2f 90       	pop	r2
     d4e:	08 95       	ret

00000d50 <isspace>:
     d50:	91 11       	cpse	r25, r1
     d52:	0c 94 14 09 	jmp	0x1228	; 0x1228 <__ctype_isfalse>
     d56:	80 32       	cpi	r24, 0x20	; 32
     d58:	19 f0       	breq	.+6      	; 0xd60 <isspace+0x10>
     d5a:	89 50       	subi	r24, 0x09	; 9
     d5c:	85 50       	subi	r24, 0x05	; 5
     d5e:	c8 f7       	brcc	.-14     	; 0xd52 <isspace+0x2>
     d60:	08 95       	ret

00000d62 <gets>:
     d62:	0f 93       	push	r16
     d64:	1f 93       	push	r17
     d66:	cf 93       	push	r28
     d68:	df 93       	push	r29
     d6a:	e0 91 c4 20 	lds	r30, 0x20C4
     d6e:	f0 91 c5 20 	lds	r31, 0x20C5
     d72:	23 81       	ldd	r18, Z+3	; 0x03
     d74:	20 fd       	sbrc	r18, 0
     d76:	03 c0       	rjmp	.+6      	; 0xd7e <gets+0x1c>
     d78:	80 e0       	ldi	r24, 0x00	; 0
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	17 c0       	rjmp	.+46     	; 0xdac <gets+0x4a>
     d7e:	c9 2f       	mov	r28, r25
     d80:	d8 2f       	mov	r29, r24
     d82:	08 2f       	mov	r16, r24
     d84:	19 2f       	mov	r17, r25
     d86:	80 91 c4 20 	lds	r24, 0x20C4
     d8a:	90 91 c5 20 	lds	r25, 0x20C5
     d8e:	0e 94 2d 09 	call	0x125a	; 0x125a <fgetc>
     d92:	8f 3f       	cpi	r24, 0xFF	; 255
     d94:	2f ef       	ldi	r18, 0xFF	; 255
     d96:	92 07       	cpc	r25, r18
     d98:	79 f3       	breq	.-34     	; 0xd78 <gets+0x16>
     d9a:	f8 01       	movw	r30, r16
     d9c:	81 93       	st	Z+, r24
     d9e:	8f 01       	movw	r16, r30
     da0:	0a 97       	sbiw	r24, 0x0a	; 10
     da2:	89 f7       	brne	.-30     	; 0xd86 <gets+0x24>
     da4:	31 97       	sbiw	r30, 0x01	; 1
     da6:	10 82       	st	Z, r1
     da8:	8d 2f       	mov	r24, r29
     daa:	9c 2f       	mov	r25, r28
     dac:	df 91       	pop	r29
     dae:	cf 91       	pop	r28
     db0:	1f 91       	pop	r17
     db2:	0f 91       	pop	r16
     db4:	08 95       	ret

00000db6 <printf>:
     db6:	cf 93       	push	r28
     db8:	df 93       	push	r29
     dba:	cd b7       	in	r28, 0x3d	; 61
     dbc:	de b7       	in	r29, 0x3e	; 62
     dbe:	ae 01       	movw	r20, r28
     dc0:	4a 5f       	subi	r20, 0xFA	; 250
     dc2:	5f 4f       	sbci	r21, 0xFF	; 255
     dc4:	fa 01       	movw	r30, r20
     dc6:	61 91       	ld	r22, Z+
     dc8:	71 91       	ld	r23, Z+
     dca:	af 01       	movw	r20, r30
     dcc:	80 91 c6 20 	lds	r24, 0x20C6
     dd0:	90 91 c7 20 	lds	r25, 0x20C7
     dd4:	0e 94 1f 07 	call	0xe3e	; 0xe3e <vfprintf>
     dd8:	df 91       	pop	r29
     dda:	cf 91       	pop	r28
     ddc:	08 95       	ret

00000dde <puts>:
     dde:	0f 93       	push	r16
     de0:	1f 93       	push	r17
     de2:	cf 93       	push	r28
     de4:	df 93       	push	r29
     de6:	e0 91 c6 20 	lds	r30, 0x20C6
     dea:	f0 91 c7 20 	lds	r31, 0x20C7
     dee:	23 81       	ldd	r18, Z+3	; 0x03
     df0:	21 ff       	sbrs	r18, 1
     df2:	1b c0       	rjmp	.+54     	; 0xe2a <puts+0x4c>
     df4:	8c 01       	movw	r16, r24
     df6:	d0 e0       	ldi	r29, 0x00	; 0
     df8:	c0 e0       	ldi	r28, 0x00	; 0
     dfa:	f8 01       	movw	r30, r16
     dfc:	81 91       	ld	r24, Z+
     dfe:	8f 01       	movw	r16, r30
     e00:	60 91 c6 20 	lds	r22, 0x20C6
     e04:	70 91 c7 20 	lds	r23, 0x20C7
     e08:	db 01       	movw	r26, r22
     e0a:	18 96       	adiw	r26, 0x08	; 8
     e0c:	ed 91       	ld	r30, X+
     e0e:	fc 91       	ld	r31, X
     e10:	19 97       	sbiw	r26, 0x09	; 9
     e12:	88 23       	and	r24, r24
     e14:	31 f0       	breq	.+12     	; 0xe22 <puts+0x44>
     e16:	19 95       	eicall
     e18:	89 2b       	or	r24, r25
     e1a:	79 f3       	breq	.-34     	; 0xdfa <puts+0x1c>
     e1c:	df ef       	ldi	r29, 0xFF	; 255
     e1e:	cf ef       	ldi	r28, 0xFF	; 255
     e20:	ec cf       	rjmp	.-40     	; 0xdfa <puts+0x1c>
     e22:	8a e0       	ldi	r24, 0x0A	; 10
     e24:	19 95       	eicall
     e26:	89 2b       	or	r24, r25
     e28:	19 f0       	breq	.+6      	; 0xe30 <puts+0x52>
     e2a:	8f ef       	ldi	r24, 0xFF	; 255
     e2c:	9f ef       	ldi	r25, 0xFF	; 255
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <puts+0x56>
     e30:	8d 2f       	mov	r24, r29
     e32:	9c 2f       	mov	r25, r28
     e34:	df 91       	pop	r29
     e36:	cf 91       	pop	r28
     e38:	1f 91       	pop	r17
     e3a:	0f 91       	pop	r16
     e3c:	08 95       	ret

00000e3e <vfprintf>:
     e3e:	2f 92       	push	r2
     e40:	3f 92       	push	r3
     e42:	4f 92       	push	r4
     e44:	5f 92       	push	r5
     e46:	6f 92       	push	r6
     e48:	7f 92       	push	r7
     e4a:	8f 92       	push	r8
     e4c:	9f 92       	push	r9
     e4e:	af 92       	push	r10
     e50:	bf 92       	push	r11
     e52:	cf 92       	push	r12
     e54:	df 92       	push	r13
     e56:	ef 92       	push	r14
     e58:	ff 92       	push	r15
     e5a:	0f 93       	push	r16
     e5c:	1f 93       	push	r17
     e5e:	cf 93       	push	r28
     e60:	df 93       	push	r29
     e62:	cd b7       	in	r28, 0x3d	; 61
     e64:	de b7       	in	r29, 0x3e	; 62
     e66:	2c 97       	sbiw	r28, 0x0c	; 12
     e68:	cd bf       	out	0x3d, r28	; 61
     e6a:	de bf       	out	0x3e, r29	; 62
     e6c:	7c 01       	movw	r14, r24
     e6e:	6b 01       	movw	r12, r22
     e70:	8a 01       	movw	r16, r20
     e72:	fc 01       	movw	r30, r24
     e74:	16 82       	std	Z+6, r1	; 0x06
     e76:	17 82       	std	Z+7, r1	; 0x07
     e78:	83 81       	ldd	r24, Z+3	; 0x03
     e7a:	81 ff       	sbrs	r24, 1
     e7c:	bd c1       	rjmp	.+890    	; 0x11f8 <vfprintf+0x3ba>
     e7e:	ce 01       	movw	r24, r28
     e80:	01 96       	adiw	r24, 0x01	; 1
     e82:	4c 01       	movw	r8, r24
     e84:	f7 01       	movw	r30, r14
     e86:	93 81       	ldd	r25, Z+3	; 0x03
     e88:	f6 01       	movw	r30, r12
     e8a:	93 fd       	sbrc	r25, 3
     e8c:	85 91       	lpm	r24, Z+
     e8e:	93 ff       	sbrs	r25, 3
     e90:	81 91       	ld	r24, Z+
     e92:	6f 01       	movw	r12, r30
     e94:	88 23       	and	r24, r24
     e96:	09 f4       	brne	.+2      	; 0xe9a <vfprintf+0x5c>
     e98:	ab c1       	rjmp	.+854    	; 0x11f0 <vfprintf+0x3b2>
     e9a:	85 32       	cpi	r24, 0x25	; 37
     e9c:	39 f4       	brne	.+14     	; 0xeac <vfprintf+0x6e>
     e9e:	93 fd       	sbrc	r25, 3
     ea0:	85 91       	lpm	r24, Z+
     ea2:	93 ff       	sbrs	r25, 3
     ea4:	81 91       	ld	r24, Z+
     ea6:	6f 01       	movw	r12, r30
     ea8:	85 32       	cpi	r24, 0x25	; 37
     eaa:	29 f4       	brne	.+10     	; 0xeb6 <vfprintf+0x78>
     eac:	b7 01       	movw	r22, r14
     eae:	90 e0       	ldi	r25, 0x00	; 0
     eb0:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
     eb4:	e7 cf       	rjmp	.-50     	; 0xe84 <vfprintf+0x46>
     eb6:	51 2c       	mov	r5, r1
     eb8:	31 2c       	mov	r3, r1
     eba:	20 e0       	ldi	r18, 0x00	; 0
     ebc:	20 32       	cpi	r18, 0x20	; 32
     ebe:	a0 f4       	brcc	.+40     	; 0xee8 <vfprintf+0xaa>
     ec0:	8b 32       	cpi	r24, 0x2B	; 43
     ec2:	69 f0       	breq	.+26     	; 0xede <vfprintf+0xa0>
     ec4:	30 f4       	brcc	.+12     	; 0xed2 <vfprintf+0x94>
     ec6:	80 32       	cpi	r24, 0x20	; 32
     ec8:	59 f0       	breq	.+22     	; 0xee0 <vfprintf+0xa2>
     eca:	83 32       	cpi	r24, 0x23	; 35
     ecc:	69 f4       	brne	.+26     	; 0xee8 <vfprintf+0xaa>
     ece:	20 61       	ori	r18, 0x10	; 16
     ed0:	2c c0       	rjmp	.+88     	; 0xf2a <vfprintf+0xec>
     ed2:	8d 32       	cpi	r24, 0x2D	; 45
     ed4:	39 f0       	breq	.+14     	; 0xee4 <vfprintf+0xa6>
     ed6:	80 33       	cpi	r24, 0x30	; 48
     ed8:	39 f4       	brne	.+14     	; 0xee8 <vfprintf+0xaa>
     eda:	21 60       	ori	r18, 0x01	; 1
     edc:	26 c0       	rjmp	.+76     	; 0xf2a <vfprintf+0xec>
     ede:	22 60       	ori	r18, 0x02	; 2
     ee0:	24 60       	ori	r18, 0x04	; 4
     ee2:	23 c0       	rjmp	.+70     	; 0xf2a <vfprintf+0xec>
     ee4:	28 60       	ori	r18, 0x08	; 8
     ee6:	21 c0       	rjmp	.+66     	; 0xf2a <vfprintf+0xec>
     ee8:	27 fd       	sbrc	r18, 7
     eea:	27 c0       	rjmp	.+78     	; 0xf3a <vfprintf+0xfc>
     eec:	30 ed       	ldi	r19, 0xD0	; 208
     eee:	38 0f       	add	r19, r24
     ef0:	3a 30       	cpi	r19, 0x0A	; 10
     ef2:	78 f4       	brcc	.+30     	; 0xf12 <vfprintf+0xd4>
     ef4:	26 ff       	sbrs	r18, 6
     ef6:	06 c0       	rjmp	.+12     	; 0xf04 <vfprintf+0xc6>
     ef8:	fa e0       	ldi	r31, 0x0A	; 10
     efa:	5f 9e       	mul	r5, r31
     efc:	30 0d       	add	r19, r0
     efe:	11 24       	eor	r1, r1
     f00:	53 2e       	mov	r5, r19
     f02:	13 c0       	rjmp	.+38     	; 0xf2a <vfprintf+0xec>
     f04:	8a e0       	ldi	r24, 0x0A	; 10
     f06:	38 9e       	mul	r3, r24
     f08:	30 0d       	add	r19, r0
     f0a:	11 24       	eor	r1, r1
     f0c:	33 2e       	mov	r3, r19
     f0e:	20 62       	ori	r18, 0x20	; 32
     f10:	0c c0       	rjmp	.+24     	; 0xf2a <vfprintf+0xec>
     f12:	8e 32       	cpi	r24, 0x2E	; 46
     f14:	21 f4       	brne	.+8      	; 0xf1e <vfprintf+0xe0>
     f16:	26 fd       	sbrc	r18, 6
     f18:	6b c1       	rjmp	.+726    	; 0x11f0 <vfprintf+0x3b2>
     f1a:	20 64       	ori	r18, 0x40	; 64
     f1c:	06 c0       	rjmp	.+12     	; 0xf2a <vfprintf+0xec>
     f1e:	8c 36       	cpi	r24, 0x6C	; 108
     f20:	11 f4       	brne	.+4      	; 0xf26 <vfprintf+0xe8>
     f22:	20 68       	ori	r18, 0x80	; 128
     f24:	02 c0       	rjmp	.+4      	; 0xf2a <vfprintf+0xec>
     f26:	88 36       	cpi	r24, 0x68	; 104
     f28:	41 f4       	brne	.+16     	; 0xf3a <vfprintf+0xfc>
     f2a:	f6 01       	movw	r30, r12
     f2c:	93 fd       	sbrc	r25, 3
     f2e:	85 91       	lpm	r24, Z+
     f30:	93 ff       	sbrs	r25, 3
     f32:	81 91       	ld	r24, Z+
     f34:	6f 01       	movw	r12, r30
     f36:	81 11       	cpse	r24, r1
     f38:	c1 cf       	rjmp	.-126    	; 0xebc <vfprintf+0x7e>
     f3a:	98 2f       	mov	r25, r24
     f3c:	9f 7d       	andi	r25, 0xDF	; 223
     f3e:	95 54       	subi	r25, 0x45	; 69
     f40:	93 30       	cpi	r25, 0x03	; 3
     f42:	28 f4       	brcc	.+10     	; 0xf4e <vfprintf+0x110>
     f44:	0c 5f       	subi	r16, 0xFC	; 252
     f46:	1f 4f       	sbci	r17, 0xFF	; 255
     f48:	ff e3       	ldi	r31, 0x3F	; 63
     f4a:	f9 83       	std	Y+1, r31	; 0x01
     f4c:	0d c0       	rjmp	.+26     	; 0xf68 <vfprintf+0x12a>
     f4e:	83 36       	cpi	r24, 0x63	; 99
     f50:	31 f0       	breq	.+12     	; 0xf5e <vfprintf+0x120>
     f52:	83 37       	cpi	r24, 0x73	; 115
     f54:	71 f0       	breq	.+28     	; 0xf72 <vfprintf+0x134>
     f56:	83 35       	cpi	r24, 0x53	; 83
     f58:	09 f0       	breq	.+2      	; 0xf5c <vfprintf+0x11e>
     f5a:	5b c0       	rjmp	.+182    	; 0x1012 <vfprintf+0x1d4>
     f5c:	22 c0       	rjmp	.+68     	; 0xfa2 <vfprintf+0x164>
     f5e:	f8 01       	movw	r30, r16
     f60:	80 81       	ld	r24, Z
     f62:	89 83       	std	Y+1, r24	; 0x01
     f64:	0e 5f       	subi	r16, 0xFE	; 254
     f66:	1f 4f       	sbci	r17, 0xFF	; 255
     f68:	44 24       	eor	r4, r4
     f6a:	43 94       	inc	r4
     f6c:	51 2c       	mov	r5, r1
     f6e:	54 01       	movw	r10, r8
     f70:	15 c0       	rjmp	.+42     	; 0xf9c <vfprintf+0x15e>
     f72:	38 01       	movw	r6, r16
     f74:	f2 e0       	ldi	r31, 0x02	; 2
     f76:	6f 0e       	add	r6, r31
     f78:	71 1c       	adc	r7, r1
     f7a:	f8 01       	movw	r30, r16
     f7c:	a0 80       	ld	r10, Z
     f7e:	b1 80       	ldd	r11, Z+1	; 0x01
     f80:	26 ff       	sbrs	r18, 6
     f82:	03 c0       	rjmp	.+6      	; 0xf8a <vfprintf+0x14c>
     f84:	65 2d       	mov	r22, r5
     f86:	70 e0       	ldi	r23, 0x00	; 0
     f88:	02 c0       	rjmp	.+4      	; 0xf8e <vfprintf+0x150>
     f8a:	6f ef       	ldi	r22, 0xFF	; 255
     f8c:	7f ef       	ldi	r23, 0xFF	; 255
     f8e:	c5 01       	movw	r24, r10
     f90:	2c 87       	std	Y+12, r18	; 0x0c
     f92:	0e 94 22 09 	call	0x1244	; 0x1244 <strnlen>
     f96:	2c 01       	movw	r4, r24
     f98:	83 01       	movw	r16, r6
     f9a:	2c 85       	ldd	r18, Y+12	; 0x0c
     f9c:	2f 77       	andi	r18, 0x7F	; 127
     f9e:	22 2e       	mov	r2, r18
     fa0:	17 c0       	rjmp	.+46     	; 0xfd0 <vfprintf+0x192>
     fa2:	38 01       	movw	r6, r16
     fa4:	f2 e0       	ldi	r31, 0x02	; 2
     fa6:	6f 0e       	add	r6, r31
     fa8:	71 1c       	adc	r7, r1
     faa:	f8 01       	movw	r30, r16
     fac:	a0 80       	ld	r10, Z
     fae:	b1 80       	ldd	r11, Z+1	; 0x01
     fb0:	26 ff       	sbrs	r18, 6
     fb2:	03 c0       	rjmp	.+6      	; 0xfba <vfprintf+0x17c>
     fb4:	65 2d       	mov	r22, r5
     fb6:	70 e0       	ldi	r23, 0x00	; 0
     fb8:	02 c0       	rjmp	.+4      	; 0xfbe <vfprintf+0x180>
     fba:	6f ef       	ldi	r22, 0xFF	; 255
     fbc:	7f ef       	ldi	r23, 0xFF	; 255
     fbe:	c5 01       	movw	r24, r10
     fc0:	2c 87       	std	Y+12, r18	; 0x0c
     fc2:	0e 94 17 09 	call	0x122e	; 0x122e <strnlen_P>
     fc6:	2c 01       	movw	r4, r24
     fc8:	2c 85       	ldd	r18, Y+12	; 0x0c
     fca:	20 68       	ori	r18, 0x80	; 128
     fcc:	22 2e       	mov	r2, r18
     fce:	83 01       	movw	r16, r6
     fd0:	23 fc       	sbrc	r2, 3
     fd2:	1b c0       	rjmp	.+54     	; 0x100a <vfprintf+0x1cc>
     fd4:	83 2d       	mov	r24, r3
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	48 16       	cp	r4, r24
     fda:	59 06       	cpc	r5, r25
     fdc:	b0 f4       	brcc	.+44     	; 0x100a <vfprintf+0x1cc>
     fde:	b7 01       	movw	r22, r14
     fe0:	80 e2       	ldi	r24, 0x20	; 32
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
     fe8:	3a 94       	dec	r3
     fea:	f4 cf       	rjmp	.-24     	; 0xfd4 <vfprintf+0x196>
     fec:	f5 01       	movw	r30, r10
     fee:	27 fc       	sbrc	r2, 7
     ff0:	85 91       	lpm	r24, Z+
     ff2:	27 fe       	sbrs	r2, 7
     ff4:	81 91       	ld	r24, Z+
     ff6:	5f 01       	movw	r10, r30
     ff8:	b7 01       	movw	r22, r14
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
    1000:	31 10       	cpse	r3, r1
    1002:	3a 94       	dec	r3
    1004:	f1 e0       	ldi	r31, 0x01	; 1
    1006:	4f 1a       	sub	r4, r31
    1008:	51 08       	sbc	r5, r1
    100a:	41 14       	cp	r4, r1
    100c:	51 04       	cpc	r5, r1
    100e:	71 f7       	brne	.-36     	; 0xfec <vfprintf+0x1ae>
    1010:	e5 c0       	rjmp	.+458    	; 0x11dc <vfprintf+0x39e>
    1012:	84 36       	cpi	r24, 0x64	; 100
    1014:	11 f0       	breq	.+4      	; 0x101a <vfprintf+0x1dc>
    1016:	89 36       	cpi	r24, 0x69	; 105
    1018:	39 f5       	brne	.+78     	; 0x1068 <vfprintf+0x22a>
    101a:	f8 01       	movw	r30, r16
    101c:	27 ff       	sbrs	r18, 7
    101e:	07 c0       	rjmp	.+14     	; 0x102e <vfprintf+0x1f0>
    1020:	60 81       	ld	r22, Z
    1022:	71 81       	ldd	r23, Z+1	; 0x01
    1024:	82 81       	ldd	r24, Z+2	; 0x02
    1026:	93 81       	ldd	r25, Z+3	; 0x03
    1028:	0c 5f       	subi	r16, 0xFC	; 252
    102a:	1f 4f       	sbci	r17, 0xFF	; 255
    102c:	08 c0       	rjmp	.+16     	; 0x103e <vfprintf+0x200>
    102e:	60 81       	ld	r22, Z
    1030:	71 81       	ldd	r23, Z+1	; 0x01
    1032:	07 2e       	mov	r0, r23
    1034:	00 0c       	add	r0, r0
    1036:	88 0b       	sbc	r24, r24
    1038:	99 0b       	sbc	r25, r25
    103a:	0e 5f       	subi	r16, 0xFE	; 254
    103c:	1f 4f       	sbci	r17, 0xFF	; 255
    103e:	2f 76       	andi	r18, 0x6F	; 111
    1040:	72 2e       	mov	r7, r18
    1042:	97 ff       	sbrs	r25, 7
    1044:	09 c0       	rjmp	.+18     	; 0x1058 <vfprintf+0x21a>
    1046:	90 95       	com	r25
    1048:	80 95       	com	r24
    104a:	70 95       	com	r23
    104c:	61 95       	neg	r22
    104e:	7f 4f       	sbci	r23, 0xFF	; 255
    1050:	8f 4f       	sbci	r24, 0xFF	; 255
    1052:	9f 4f       	sbci	r25, 0xFF	; 255
    1054:	20 68       	ori	r18, 0x80	; 128
    1056:	72 2e       	mov	r7, r18
    1058:	2a e0       	ldi	r18, 0x0A	; 10
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	a4 01       	movw	r20, r8
    105e:	0e 94 a3 09 	call	0x1346	; 0x1346 <__ultoa_invert>
    1062:	a8 2e       	mov	r10, r24
    1064:	a8 18       	sub	r10, r8
    1066:	44 c0       	rjmp	.+136    	; 0x10f0 <vfprintf+0x2b2>
    1068:	85 37       	cpi	r24, 0x75	; 117
    106a:	29 f4       	brne	.+10     	; 0x1076 <vfprintf+0x238>
    106c:	2f 7e       	andi	r18, 0xEF	; 239
    106e:	b2 2e       	mov	r11, r18
    1070:	2a e0       	ldi	r18, 0x0A	; 10
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	25 c0       	rjmp	.+74     	; 0x10c0 <vfprintf+0x282>
    1076:	f2 2f       	mov	r31, r18
    1078:	f9 7f       	andi	r31, 0xF9	; 249
    107a:	bf 2e       	mov	r11, r31
    107c:	8f 36       	cpi	r24, 0x6F	; 111
    107e:	c1 f0       	breq	.+48     	; 0x10b0 <vfprintf+0x272>
    1080:	18 f4       	brcc	.+6      	; 0x1088 <vfprintf+0x24a>
    1082:	88 35       	cpi	r24, 0x58	; 88
    1084:	79 f0       	breq	.+30     	; 0x10a4 <vfprintf+0x266>
    1086:	b4 c0       	rjmp	.+360    	; 0x11f0 <vfprintf+0x3b2>
    1088:	80 37       	cpi	r24, 0x70	; 112
    108a:	19 f0       	breq	.+6      	; 0x1092 <vfprintf+0x254>
    108c:	88 37       	cpi	r24, 0x78	; 120
    108e:	21 f0       	breq	.+8      	; 0x1098 <vfprintf+0x25a>
    1090:	af c0       	rjmp	.+350    	; 0x11f0 <vfprintf+0x3b2>
    1092:	2f 2f       	mov	r18, r31
    1094:	20 61       	ori	r18, 0x10	; 16
    1096:	b2 2e       	mov	r11, r18
    1098:	b4 fe       	sbrs	r11, 4
    109a:	0d c0       	rjmp	.+26     	; 0x10b6 <vfprintf+0x278>
    109c:	8b 2d       	mov	r24, r11
    109e:	84 60       	ori	r24, 0x04	; 4
    10a0:	b8 2e       	mov	r11, r24
    10a2:	09 c0       	rjmp	.+18     	; 0x10b6 <vfprintf+0x278>
    10a4:	24 ff       	sbrs	r18, 4
    10a6:	0a c0       	rjmp	.+20     	; 0x10bc <vfprintf+0x27e>
    10a8:	9f 2f       	mov	r25, r31
    10aa:	96 60       	ori	r25, 0x06	; 6
    10ac:	b9 2e       	mov	r11, r25
    10ae:	06 c0       	rjmp	.+12     	; 0x10bc <vfprintf+0x27e>
    10b0:	28 e0       	ldi	r18, 0x08	; 8
    10b2:	30 e0       	ldi	r19, 0x00	; 0
    10b4:	05 c0       	rjmp	.+10     	; 0x10c0 <vfprintf+0x282>
    10b6:	20 e1       	ldi	r18, 0x10	; 16
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	02 c0       	rjmp	.+4      	; 0x10c0 <vfprintf+0x282>
    10bc:	20 e1       	ldi	r18, 0x10	; 16
    10be:	32 e0       	ldi	r19, 0x02	; 2
    10c0:	f8 01       	movw	r30, r16
    10c2:	b7 fe       	sbrs	r11, 7
    10c4:	07 c0       	rjmp	.+14     	; 0x10d4 <vfprintf+0x296>
    10c6:	60 81       	ld	r22, Z
    10c8:	71 81       	ldd	r23, Z+1	; 0x01
    10ca:	82 81       	ldd	r24, Z+2	; 0x02
    10cc:	93 81       	ldd	r25, Z+3	; 0x03
    10ce:	0c 5f       	subi	r16, 0xFC	; 252
    10d0:	1f 4f       	sbci	r17, 0xFF	; 255
    10d2:	06 c0       	rjmp	.+12     	; 0x10e0 <vfprintf+0x2a2>
    10d4:	60 81       	ld	r22, Z
    10d6:	71 81       	ldd	r23, Z+1	; 0x01
    10d8:	80 e0       	ldi	r24, 0x00	; 0
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	0e 5f       	subi	r16, 0xFE	; 254
    10de:	1f 4f       	sbci	r17, 0xFF	; 255
    10e0:	a4 01       	movw	r20, r8
    10e2:	0e 94 a3 09 	call	0x1346	; 0x1346 <__ultoa_invert>
    10e6:	a8 2e       	mov	r10, r24
    10e8:	a8 18       	sub	r10, r8
    10ea:	fb 2d       	mov	r31, r11
    10ec:	ff 77       	andi	r31, 0x7F	; 127
    10ee:	7f 2e       	mov	r7, r31
    10f0:	76 fe       	sbrs	r7, 6
    10f2:	0b c0       	rjmp	.+22     	; 0x110a <vfprintf+0x2cc>
    10f4:	37 2d       	mov	r19, r7
    10f6:	3e 7f       	andi	r19, 0xFE	; 254
    10f8:	a5 14       	cp	r10, r5
    10fa:	50 f4       	brcc	.+20     	; 0x1110 <vfprintf+0x2d2>
    10fc:	74 fe       	sbrs	r7, 4
    10fe:	0a c0       	rjmp	.+20     	; 0x1114 <vfprintf+0x2d6>
    1100:	72 fc       	sbrc	r7, 2
    1102:	08 c0       	rjmp	.+16     	; 0x1114 <vfprintf+0x2d6>
    1104:	37 2d       	mov	r19, r7
    1106:	3e 7e       	andi	r19, 0xEE	; 238
    1108:	05 c0       	rjmp	.+10     	; 0x1114 <vfprintf+0x2d6>
    110a:	ba 2c       	mov	r11, r10
    110c:	37 2d       	mov	r19, r7
    110e:	03 c0       	rjmp	.+6      	; 0x1116 <vfprintf+0x2d8>
    1110:	ba 2c       	mov	r11, r10
    1112:	01 c0       	rjmp	.+2      	; 0x1116 <vfprintf+0x2d8>
    1114:	b5 2c       	mov	r11, r5
    1116:	34 ff       	sbrs	r19, 4
    1118:	0d c0       	rjmp	.+26     	; 0x1134 <vfprintf+0x2f6>
    111a:	fe 01       	movw	r30, r28
    111c:	ea 0d       	add	r30, r10
    111e:	f1 1d       	adc	r31, r1
    1120:	80 81       	ld	r24, Z
    1122:	80 33       	cpi	r24, 0x30	; 48
    1124:	11 f4       	brne	.+4      	; 0x112a <vfprintf+0x2ec>
    1126:	39 7e       	andi	r19, 0xE9	; 233
    1128:	09 c0       	rjmp	.+18     	; 0x113c <vfprintf+0x2fe>
    112a:	32 ff       	sbrs	r19, 2
    112c:	06 c0       	rjmp	.+12     	; 0x113a <vfprintf+0x2fc>
    112e:	b3 94       	inc	r11
    1130:	b3 94       	inc	r11
    1132:	04 c0       	rjmp	.+8      	; 0x113c <vfprintf+0x2fe>
    1134:	83 2f       	mov	r24, r19
    1136:	86 78       	andi	r24, 0x86	; 134
    1138:	09 f0       	breq	.+2      	; 0x113c <vfprintf+0x2fe>
    113a:	b3 94       	inc	r11
    113c:	33 fd       	sbrc	r19, 3
    113e:	13 c0       	rjmp	.+38     	; 0x1166 <vfprintf+0x328>
    1140:	30 ff       	sbrs	r19, 0
    1142:	06 c0       	rjmp	.+12     	; 0x1150 <vfprintf+0x312>
    1144:	5a 2c       	mov	r5, r10
    1146:	b3 14       	cp	r11, r3
    1148:	18 f4       	brcc	.+6      	; 0x1150 <vfprintf+0x312>
    114a:	53 0c       	add	r5, r3
    114c:	5b 18       	sub	r5, r11
    114e:	b3 2c       	mov	r11, r3
    1150:	b3 14       	cp	r11, r3
    1152:	68 f4       	brcc	.+26     	; 0x116e <vfprintf+0x330>
    1154:	b7 01       	movw	r22, r14
    1156:	80 e2       	ldi	r24, 0x20	; 32
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	3c 87       	std	Y+12, r19	; 0x0c
    115c:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
    1160:	b3 94       	inc	r11
    1162:	3c 85       	ldd	r19, Y+12	; 0x0c
    1164:	f5 cf       	rjmp	.-22     	; 0x1150 <vfprintf+0x312>
    1166:	b3 14       	cp	r11, r3
    1168:	10 f4       	brcc	.+4      	; 0x116e <vfprintf+0x330>
    116a:	3b 18       	sub	r3, r11
    116c:	01 c0       	rjmp	.+2      	; 0x1170 <vfprintf+0x332>
    116e:	31 2c       	mov	r3, r1
    1170:	34 ff       	sbrs	r19, 4
    1172:	12 c0       	rjmp	.+36     	; 0x1198 <vfprintf+0x35a>
    1174:	b7 01       	movw	r22, r14
    1176:	80 e3       	ldi	r24, 0x30	; 48
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	3c 87       	std	Y+12, r19	; 0x0c
    117c:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
    1180:	3c 85       	ldd	r19, Y+12	; 0x0c
    1182:	32 ff       	sbrs	r19, 2
    1184:	17 c0       	rjmp	.+46     	; 0x11b4 <vfprintf+0x376>
    1186:	31 fd       	sbrc	r19, 1
    1188:	03 c0       	rjmp	.+6      	; 0x1190 <vfprintf+0x352>
    118a:	88 e7       	ldi	r24, 0x78	; 120
    118c:	90 e0       	ldi	r25, 0x00	; 0
    118e:	02 c0       	rjmp	.+4      	; 0x1194 <vfprintf+0x356>
    1190:	88 e5       	ldi	r24, 0x58	; 88
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	b7 01       	movw	r22, r14
    1196:	0c c0       	rjmp	.+24     	; 0x11b0 <vfprintf+0x372>
    1198:	83 2f       	mov	r24, r19
    119a:	86 78       	andi	r24, 0x86	; 134
    119c:	59 f0       	breq	.+22     	; 0x11b4 <vfprintf+0x376>
    119e:	31 ff       	sbrs	r19, 1
    11a0:	02 c0       	rjmp	.+4      	; 0x11a6 <vfprintf+0x368>
    11a2:	8b e2       	ldi	r24, 0x2B	; 43
    11a4:	01 c0       	rjmp	.+2      	; 0x11a8 <vfprintf+0x36a>
    11a6:	80 e2       	ldi	r24, 0x20	; 32
    11a8:	37 fd       	sbrc	r19, 7
    11aa:	8d e2       	ldi	r24, 0x2D	; 45
    11ac:	b7 01       	movw	r22, r14
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
    11b4:	a5 14       	cp	r10, r5
    11b6:	38 f4       	brcc	.+14     	; 0x11c6 <vfprintf+0x388>
    11b8:	b7 01       	movw	r22, r14
    11ba:	80 e3       	ldi	r24, 0x30	; 48
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
    11c2:	5a 94       	dec	r5
    11c4:	f7 cf       	rjmp	.-18     	; 0x11b4 <vfprintf+0x376>
    11c6:	aa 94       	dec	r10
    11c8:	f4 01       	movw	r30, r8
    11ca:	ea 0d       	add	r30, r10
    11cc:	f1 1d       	adc	r31, r1
    11ce:	80 81       	ld	r24, Z
    11d0:	b7 01       	movw	r22, r14
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
    11d8:	a1 10       	cpse	r10, r1
    11da:	f5 cf       	rjmp	.-22     	; 0x11c6 <vfprintf+0x388>
    11dc:	33 20       	and	r3, r3
    11de:	09 f4       	brne	.+2      	; 0x11e2 <vfprintf+0x3a4>
    11e0:	51 ce       	rjmp	.-862    	; 0xe84 <vfprintf+0x46>
    11e2:	b7 01       	movw	r22, r14
    11e4:	80 e2       	ldi	r24, 0x20	; 32
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	0e 94 6b 09 	call	0x12d6	; 0x12d6 <fputc>
    11ec:	3a 94       	dec	r3
    11ee:	f6 cf       	rjmp	.-20     	; 0x11dc <vfprintf+0x39e>
    11f0:	f7 01       	movw	r30, r14
    11f2:	86 81       	ldd	r24, Z+6	; 0x06
    11f4:	97 81       	ldd	r25, Z+7	; 0x07
    11f6:	02 c0       	rjmp	.+4      	; 0x11fc <vfprintf+0x3be>
    11f8:	8f ef       	ldi	r24, 0xFF	; 255
    11fa:	9f ef       	ldi	r25, 0xFF	; 255
    11fc:	2c 96       	adiw	r28, 0x0c	; 12
    11fe:	cd bf       	out	0x3d, r28	; 61
    1200:	de bf       	out	0x3e, r29	; 62
    1202:	df 91       	pop	r29
    1204:	cf 91       	pop	r28
    1206:	1f 91       	pop	r17
    1208:	0f 91       	pop	r16
    120a:	ff 90       	pop	r15
    120c:	ef 90       	pop	r14
    120e:	df 90       	pop	r13
    1210:	cf 90       	pop	r12
    1212:	bf 90       	pop	r11
    1214:	af 90       	pop	r10
    1216:	9f 90       	pop	r9
    1218:	8f 90       	pop	r8
    121a:	7f 90       	pop	r7
    121c:	6f 90       	pop	r6
    121e:	5f 90       	pop	r5
    1220:	4f 90       	pop	r4
    1222:	3f 90       	pop	r3
    1224:	2f 90       	pop	r2
    1226:	08 95       	ret

00001228 <__ctype_isfalse>:
    1228:	99 27       	eor	r25, r25
    122a:	88 27       	eor	r24, r24

0000122c <__ctype_istrue>:
    122c:	08 95       	ret

0000122e <strnlen_P>:
    122e:	fc 01       	movw	r30, r24
    1230:	05 90       	lpm	r0, Z+
    1232:	61 50       	subi	r22, 0x01	; 1
    1234:	70 40       	sbci	r23, 0x00	; 0
    1236:	01 10       	cpse	r0, r1
    1238:	d8 f7       	brcc	.-10     	; 0x1230 <strnlen_P+0x2>
    123a:	80 95       	com	r24
    123c:	90 95       	com	r25
    123e:	8e 0f       	add	r24, r30
    1240:	9f 1f       	adc	r25, r31
    1242:	08 95       	ret

00001244 <strnlen>:
    1244:	fc 01       	movw	r30, r24
    1246:	61 50       	subi	r22, 0x01	; 1
    1248:	70 40       	sbci	r23, 0x00	; 0
    124a:	01 90       	ld	r0, Z+
    124c:	01 10       	cpse	r0, r1
    124e:	d8 f7       	brcc	.-10     	; 0x1246 <strnlen+0x2>
    1250:	80 95       	com	r24
    1252:	90 95       	com	r25
    1254:	8e 0f       	add	r24, r30
    1256:	9f 1f       	adc	r25, r31
    1258:	08 95       	ret

0000125a <fgetc>:
    125a:	cf 93       	push	r28
    125c:	df 93       	push	r29
    125e:	ec 01       	movw	r28, r24
    1260:	2b 81       	ldd	r18, Y+3	; 0x03
    1262:	20 ff       	sbrs	r18, 0
    1264:	33 c0       	rjmp	.+102    	; 0x12cc <fgetc+0x72>
    1266:	26 ff       	sbrs	r18, 6
    1268:	0a c0       	rjmp	.+20     	; 0x127e <fgetc+0x24>
    126a:	2f 7b       	andi	r18, 0xBF	; 191
    126c:	2b 83       	std	Y+3, r18	; 0x03
    126e:	8e 81       	ldd	r24, Y+6	; 0x06
    1270:	9f 81       	ldd	r25, Y+7	; 0x07
    1272:	01 96       	adiw	r24, 0x01	; 1
    1274:	8e 83       	std	Y+6, r24	; 0x06
    1276:	9f 83       	std	Y+7, r25	; 0x07
    1278:	8a 81       	ldd	r24, Y+2	; 0x02
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	29 c0       	rjmp	.+82     	; 0x12d0 <fgetc+0x76>
    127e:	22 ff       	sbrs	r18, 2
    1280:	0f c0       	rjmp	.+30     	; 0x12a0 <fgetc+0x46>
    1282:	e8 81       	ld	r30, Y
    1284:	f9 81       	ldd	r31, Y+1	; 0x01
    1286:	80 81       	ld	r24, Z
    1288:	08 2e       	mov	r0, r24
    128a:	00 0c       	add	r0, r0
    128c:	99 0b       	sbc	r25, r25
    128e:	00 97       	sbiw	r24, 0x00	; 0
    1290:	19 f4       	brne	.+6      	; 0x1298 <fgetc+0x3e>
    1292:	20 62       	ori	r18, 0x20	; 32
    1294:	2b 83       	std	Y+3, r18	; 0x03
    1296:	1a c0       	rjmp	.+52     	; 0x12cc <fgetc+0x72>
    1298:	31 96       	adiw	r30, 0x01	; 1
    129a:	e8 83       	st	Y, r30
    129c:	f9 83       	std	Y+1, r31	; 0x01
    129e:	0e c0       	rjmp	.+28     	; 0x12bc <fgetc+0x62>
    12a0:	ea 85       	ldd	r30, Y+10	; 0x0a
    12a2:	fb 85       	ldd	r31, Y+11	; 0x0b
    12a4:	19 95       	eicall
    12a6:	97 ff       	sbrs	r25, 7
    12a8:	09 c0       	rjmp	.+18     	; 0x12bc <fgetc+0x62>
    12aa:	2b 81       	ldd	r18, Y+3	; 0x03
    12ac:	01 96       	adiw	r24, 0x01	; 1
    12ae:	11 f0       	breq	.+4      	; 0x12b4 <fgetc+0x5a>
    12b0:	80 e2       	ldi	r24, 0x20	; 32
    12b2:	01 c0       	rjmp	.+2      	; 0x12b6 <fgetc+0x5c>
    12b4:	80 e1       	ldi	r24, 0x10	; 16
    12b6:	82 2b       	or	r24, r18
    12b8:	8b 83       	std	Y+3, r24	; 0x03
    12ba:	08 c0       	rjmp	.+16     	; 0x12cc <fgetc+0x72>
    12bc:	2e 81       	ldd	r18, Y+6	; 0x06
    12be:	3f 81       	ldd	r19, Y+7	; 0x07
    12c0:	2f 5f       	subi	r18, 0xFF	; 255
    12c2:	3f 4f       	sbci	r19, 0xFF	; 255
    12c4:	2e 83       	std	Y+6, r18	; 0x06
    12c6:	3f 83       	std	Y+7, r19	; 0x07
    12c8:	99 27       	eor	r25, r25
    12ca:	02 c0       	rjmp	.+4      	; 0x12d0 <fgetc+0x76>
    12cc:	8f ef       	ldi	r24, 0xFF	; 255
    12ce:	9f ef       	ldi	r25, 0xFF	; 255
    12d0:	df 91       	pop	r29
    12d2:	cf 91       	pop	r28
    12d4:	08 95       	ret

000012d6 <fputc>:
    12d6:	0f 93       	push	r16
    12d8:	1f 93       	push	r17
    12da:	cf 93       	push	r28
    12dc:	df 93       	push	r29
    12de:	fb 01       	movw	r30, r22
    12e0:	23 81       	ldd	r18, Z+3	; 0x03
    12e2:	21 fd       	sbrc	r18, 1
    12e4:	03 c0       	rjmp	.+6      	; 0x12ec <fputc+0x16>
    12e6:	8f ef       	ldi	r24, 0xFF	; 255
    12e8:	9f ef       	ldi	r25, 0xFF	; 255
    12ea:	28 c0       	rjmp	.+80     	; 0x133c <fputc+0x66>
    12ec:	22 ff       	sbrs	r18, 2
    12ee:	16 c0       	rjmp	.+44     	; 0x131c <fputc+0x46>
    12f0:	46 81       	ldd	r20, Z+6	; 0x06
    12f2:	57 81       	ldd	r21, Z+7	; 0x07
    12f4:	24 81       	ldd	r18, Z+4	; 0x04
    12f6:	35 81       	ldd	r19, Z+5	; 0x05
    12f8:	42 17       	cp	r20, r18
    12fa:	53 07       	cpc	r21, r19
    12fc:	44 f4       	brge	.+16     	; 0x130e <fputc+0x38>
    12fe:	a0 81       	ld	r26, Z
    1300:	b1 81       	ldd	r27, Z+1	; 0x01
    1302:	9d 01       	movw	r18, r26
    1304:	2f 5f       	subi	r18, 0xFF	; 255
    1306:	3f 4f       	sbci	r19, 0xFF	; 255
    1308:	20 83       	st	Z, r18
    130a:	31 83       	std	Z+1, r19	; 0x01
    130c:	8c 93       	st	X, r24
    130e:	26 81       	ldd	r18, Z+6	; 0x06
    1310:	37 81       	ldd	r19, Z+7	; 0x07
    1312:	2f 5f       	subi	r18, 0xFF	; 255
    1314:	3f 4f       	sbci	r19, 0xFF	; 255
    1316:	26 83       	std	Z+6, r18	; 0x06
    1318:	37 83       	std	Z+7, r19	; 0x07
    131a:	10 c0       	rjmp	.+32     	; 0x133c <fputc+0x66>
    131c:	eb 01       	movw	r28, r22
    131e:	09 2f       	mov	r16, r25
    1320:	18 2f       	mov	r17, r24
    1322:	00 84       	ldd	r0, Z+8	; 0x08
    1324:	f1 85       	ldd	r31, Z+9	; 0x09
    1326:	e0 2d       	mov	r30, r0
    1328:	19 95       	eicall
    132a:	89 2b       	or	r24, r25
    132c:	e1 f6       	brne	.-72     	; 0x12e6 <fputc+0x10>
    132e:	8e 81       	ldd	r24, Y+6	; 0x06
    1330:	9f 81       	ldd	r25, Y+7	; 0x07
    1332:	01 96       	adiw	r24, 0x01	; 1
    1334:	8e 83       	std	Y+6, r24	; 0x06
    1336:	9f 83       	std	Y+7, r25	; 0x07
    1338:	81 2f       	mov	r24, r17
    133a:	90 2f       	mov	r25, r16
    133c:	df 91       	pop	r29
    133e:	cf 91       	pop	r28
    1340:	1f 91       	pop	r17
    1342:	0f 91       	pop	r16
    1344:	08 95       	ret

00001346 <__ultoa_invert>:
    1346:	fa 01       	movw	r30, r20
    1348:	aa 27       	eor	r26, r26
    134a:	28 30       	cpi	r18, 0x08	; 8
    134c:	51 f1       	breq	.+84     	; 0x13a2 <__ultoa_invert+0x5c>
    134e:	20 31       	cpi	r18, 0x10	; 16
    1350:	81 f1       	breq	.+96     	; 0x13b2 <__ultoa_invert+0x6c>
    1352:	e8 94       	clt
    1354:	6f 93       	push	r22
    1356:	6e 7f       	andi	r22, 0xFE	; 254
    1358:	6e 5f       	subi	r22, 0xFE	; 254
    135a:	7f 4f       	sbci	r23, 0xFF	; 255
    135c:	8f 4f       	sbci	r24, 0xFF	; 255
    135e:	9f 4f       	sbci	r25, 0xFF	; 255
    1360:	af 4f       	sbci	r26, 0xFF	; 255
    1362:	b1 e0       	ldi	r27, 0x01	; 1
    1364:	3e d0       	rcall	.+124    	; 0x13e2 <__ultoa_invert+0x9c>
    1366:	b4 e0       	ldi	r27, 0x04	; 4
    1368:	3c d0       	rcall	.+120    	; 0x13e2 <__ultoa_invert+0x9c>
    136a:	67 0f       	add	r22, r23
    136c:	78 1f       	adc	r23, r24
    136e:	89 1f       	adc	r24, r25
    1370:	9a 1f       	adc	r25, r26
    1372:	a1 1d       	adc	r26, r1
    1374:	68 0f       	add	r22, r24
    1376:	79 1f       	adc	r23, r25
    1378:	8a 1f       	adc	r24, r26
    137a:	91 1d       	adc	r25, r1
    137c:	a1 1d       	adc	r26, r1
    137e:	6a 0f       	add	r22, r26
    1380:	71 1d       	adc	r23, r1
    1382:	81 1d       	adc	r24, r1
    1384:	91 1d       	adc	r25, r1
    1386:	a1 1d       	adc	r26, r1
    1388:	20 d0       	rcall	.+64     	; 0x13ca <__ultoa_invert+0x84>
    138a:	09 f4       	brne	.+2      	; 0x138e <__ultoa_invert+0x48>
    138c:	68 94       	set
    138e:	3f 91       	pop	r19
    1390:	2a e0       	ldi	r18, 0x0A	; 10
    1392:	26 9f       	mul	r18, r22
    1394:	11 24       	eor	r1, r1
    1396:	30 19       	sub	r19, r0
    1398:	30 5d       	subi	r19, 0xD0	; 208
    139a:	31 93       	st	Z+, r19
    139c:	de f6       	brtc	.-74     	; 0x1354 <__ultoa_invert+0xe>
    139e:	cf 01       	movw	r24, r30
    13a0:	08 95       	ret
    13a2:	46 2f       	mov	r20, r22
    13a4:	47 70       	andi	r20, 0x07	; 7
    13a6:	40 5d       	subi	r20, 0xD0	; 208
    13a8:	41 93       	st	Z+, r20
    13aa:	b3 e0       	ldi	r27, 0x03	; 3
    13ac:	0f d0       	rcall	.+30     	; 0x13cc <__ultoa_invert+0x86>
    13ae:	c9 f7       	brne	.-14     	; 0x13a2 <__ultoa_invert+0x5c>
    13b0:	f6 cf       	rjmp	.-20     	; 0x139e <__ultoa_invert+0x58>
    13b2:	46 2f       	mov	r20, r22
    13b4:	4f 70       	andi	r20, 0x0F	; 15
    13b6:	40 5d       	subi	r20, 0xD0	; 208
    13b8:	4a 33       	cpi	r20, 0x3A	; 58
    13ba:	18 f0       	brcs	.+6      	; 0x13c2 <__ultoa_invert+0x7c>
    13bc:	49 5d       	subi	r20, 0xD9	; 217
    13be:	31 fd       	sbrc	r19, 1
    13c0:	40 52       	subi	r20, 0x20	; 32
    13c2:	41 93       	st	Z+, r20
    13c4:	02 d0       	rcall	.+4      	; 0x13ca <__ultoa_invert+0x84>
    13c6:	a9 f7       	brne	.-22     	; 0x13b2 <__ultoa_invert+0x6c>
    13c8:	ea cf       	rjmp	.-44     	; 0x139e <__ultoa_invert+0x58>
    13ca:	b4 e0       	ldi	r27, 0x04	; 4
    13cc:	a6 95       	lsr	r26
    13ce:	97 95       	ror	r25
    13d0:	87 95       	ror	r24
    13d2:	77 95       	ror	r23
    13d4:	67 95       	ror	r22
    13d6:	ba 95       	dec	r27
    13d8:	c9 f7       	brne	.-14     	; 0x13cc <__ultoa_invert+0x86>
    13da:	00 97       	sbiw	r24, 0x00	; 0
    13dc:	61 05       	cpc	r22, r1
    13de:	71 05       	cpc	r23, r1
    13e0:	08 95       	ret
    13e2:	9b 01       	movw	r18, r22
    13e4:	ac 01       	movw	r20, r24
    13e6:	0a 2e       	mov	r0, r26
    13e8:	06 94       	lsr	r0
    13ea:	57 95       	ror	r21
    13ec:	47 95       	ror	r20
    13ee:	37 95       	ror	r19
    13f0:	27 95       	ror	r18
    13f2:	ba 95       	dec	r27
    13f4:	c9 f7       	brne	.-14     	; 0x13e8 <__ultoa_invert+0xa2>
    13f6:	62 0f       	add	r22, r18
    13f8:	73 1f       	adc	r23, r19
    13fa:	84 1f       	adc	r24, r20
    13fc:	95 1f       	adc	r25, r21
    13fe:	a0 1d       	adc	r26, r0
    1400:	08 95       	ret

00001402 <__mulsi3>:
    1402:	db 01       	movw	r26, r22
    1404:	8f 93       	push	r24
    1406:	9f 93       	push	r25
    1408:	0e 94 41 05 	call	0xa82	; 0xa82 <__muluhisi3>
    140c:	bf 91       	pop	r27
    140e:	af 91       	pop	r26
    1410:	a2 9f       	mul	r26, r18
    1412:	80 0d       	add	r24, r0
    1414:	91 1d       	adc	r25, r1
    1416:	a3 9f       	mul	r26, r19
    1418:	90 0d       	add	r25, r0
    141a:	b2 9f       	mul	r27, r18
    141c:	90 0d       	add	r25, r0
    141e:	11 24       	eor	r1, r1
    1420:	08 95       	ret

00001422 <_exit>:
    1422:	f8 94       	cli

00001424 <__stop_program>:
    1424:	ff cf       	rjmp	.-2      	; 0x1424 <__stop_program>
