

================================================================
== Vitis HLS Report for 'Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4'
================================================================
* Date:           Fri Nov 25 21:03:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  3.580 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    49154|  13.326 ns|  0.328 ms|    2|  49154|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1302_4  |        0|    49152|         7|          6|          6|  0 ~ 8192|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cmp226_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp226"   --->   Operation 11 'read' 'cmp226_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub222_cast17_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub222_cast17"   --->   Operation 12 'read' 'sub222_cast17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp226_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp226_1"   --->   Operation 13 'read' 'cmp226_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cmp226_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp226_2"   --->   Operation 14 'read' 'cmp226_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp226_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp226_3"   --->   Operation 15 'read' 'cmp226_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp226_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp226_4"   --->   Operation 16 'read' 'cmp226_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%icmp_ln1292_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1292"   --->   Operation 17 'read' 'icmp_ln1292_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln"   --->   Operation 18 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub222_cast17_cast = sext i13 %sub222_cast17_read"   --->   Operation 19 'sext' 'sub222_cast17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %img, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %x"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc219"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_1 = load i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 25 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 0"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%icmp_ln1302 = icmp_eq  i13 %x_1, i13 %trunc_ln_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 27 'icmp' 'icmp_ln1302' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.82ns)   --->   "%x_2 = add i13 %x_1, i13 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 28 'add' 'x_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1302 = br i1 %icmp_ln1302, void %for.inc219.split, void %for.inc235.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 29 'br' 'br_ln1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1302 = zext i13 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 30 'zext' 'zext_ln1302' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%cmp223 = icmp_slt  i14 %zext_ln1302, i14 %sub222_cast17_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 31 'icmp' 'cmp223' <Predicate = (!icmp_ln1302)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.28ns)   --->   "%or_ln1323 = or i1 %cmp223, i1 %cmp226_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 32 'or' 'or_ln1323' <Predicate = (!icmp_ln1302)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1323 = br i1 %or_ln1323, void %for.inc219.1, void %if.then227" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 33 'br' 'br_ln1323' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln1323_1 = or i1 %cmp223, i1 %cmp226_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 34 'or' 'or_ln1323_1' <Predicate = (!icmp_ln1302)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1323 = br i1 %or_ln1323_1, void %for.inc219.2, void %if.then227.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 35 'br' 'br_ln1323' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%or_ln1323_2 = or i1 %cmp223, i1 %cmp226_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 36 'or' 'or_ln1323_2' <Predicate = (!icmp_ln1302)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1323 = br i1 %or_ln1323_2, void %for.inc219.3, void %if.then227.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 37 'br' 'br_ln1323' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%or_ln1323_3 = or i1 %cmp223, i1 %cmp226_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 38 'or' 'or_ln1323_3' <Predicate = (!icmp_ln1302)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1323 = br i1 %or_ln1323_3, void %for.inc219.4, void %if.then227.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 39 'br' 'br_ln1323' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln1323_4 = or i1 %cmp223, i1 %cmp226_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 40 'or' 'or_ln1323_4' <Predicate = (!icmp_ln1302)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1323 = br i1 %or_ln1323_4, void %for.inc219.5, void %if.then227.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 41 'br' 'br_ln1323' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.28ns)   --->   "%or_ln1323_5 = or i1 %cmp223, i1 %icmp_ln1292_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 42 'or' 'or_ln1323_5' <Predicate = (!icmp_ln1302)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1323 = br i1 %or_ln1323_5, void %for.inc229.5, void %if.then227.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1323]   --->   Operation 43 'br' 'br_ln1323' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln1302 = store i13 %x_2, i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 44 'store' 'store_ln1302' <Predicate = (!icmp_ln1302)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln1302 = br void %for.inc219" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 45 'br' 'br_ln1302' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln1302)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln1304 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1304]   --->   Operation 46 'specpipeline' 'specpipeline_ln1304' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln1302 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1302]   --->   Operation 47 'specloopname' 'specloopname_ln1302' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.74ns)   --->   "%rd_raw_V = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %bytePlanes1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'rd_raw_V' <Predicate = (!icmp_ln1302)> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %rd_raw_V"   --->   Operation 49 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i10, i20 524800, i10 %trunc_ln674" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln1302 & or_ln1323)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = (!icmp_ln1302 & or_ln1323)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %for.inc219.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1324]   --->   Operation 52 'br' 'br_ln1324' <Predicate = (!icmp_ln1302 & or_ln1323)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %rd_raw_V, i32 10, i32 19"   --->   Operation 53 'partselect' 'tmp_6' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %rd_raw_V, i32 20, i32 29"   --->   Operation 54 'partselect' 'tmp_3' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %rd_raw_V, i32 32, i32 41"   --->   Operation 55 'partselect' 'tmp_5' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %rd_raw_V, i32 42, i32 51"   --->   Operation 56 'partselect' 'tmp_8' <Predicate = (!icmp_ln1302)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %rd_raw_V, i32 52, i32 61"   --->   Operation 57 'partselect' 'tmp_s' <Predicate = (!icmp_ln1302)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i10, i20 524800, i10 %tmp_6" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitconcatenate' 'p_1' <Predicate = (!icmp_ln1302 & or_ln1323_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (!icmp_ln1302 & or_ln1323_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %for.inc219.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1324]   --->   Operation 60 'br' 'br_ln1324' <Predicate = (!icmp_ln1302 & or_ln1323_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i10, i20 524800, i10 %tmp_3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'bitconcatenate' 'p_2' <Predicate = (!icmp_ln1302 & or_ln1323_2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_2" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = (!icmp_ln1302 & or_ln1323_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %for.inc219.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1324]   --->   Operation 63 'br' 'br_ln1324' <Predicate = (!icmp_ln1302 & or_ln1323_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i10, i20 524800, i10 %tmp_5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'bitconcatenate' 'p_3' <Predicate = (!icmp_ln1302 & or_ln1323_3)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (!icmp_ln1302 & or_ln1323_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %for.inc219.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1324]   --->   Operation 66 'br' 'br_ln1324' <Predicate = (!icmp_ln1302 & or_ln1323_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i10, i20 524800, i10 %tmp_8" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'bitconcatenate' 'p_4' <Predicate = (!icmp_ln1302 & or_ln1323_4)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_4" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = (!icmp_ln1302 & or_ln1323_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %for.inc219.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1324]   --->   Operation 69 'br' 'br_ln1324' <Predicate = (!icmp_ln1302 & or_ln1323_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i10, i20 524800, i10 %tmp_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'bitconcatenate' 'p_0' <Predicate = (or_ln1323_5)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (or_ln1323_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln1324 = br void %for.inc229.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1324]   --->   Operation 72 'br' 'br_ln1324' <Predicate = (or_ln1323_5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1292]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp226_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp226_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp226_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp226_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub222_cast17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp226]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 01000000]
cmp226_read           (read             ) [ 00000000]
sub222_cast17_read    (read             ) [ 00000000]
cmp226_1_read         (read             ) [ 00000000]
cmp226_2_read         (read             ) [ 00000000]
cmp226_3_read         (read             ) [ 00000000]
cmp226_4_read         (read             ) [ 00000000]
icmp_ln1292_read      (read             ) [ 00000000]
trunc_ln_read         (read             ) [ 00000000]
sub222_cast17_cast    (sext             ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
x_1                   (load             ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
icmp_ln1302           (icmp             ) [ 01111110]
x_2                   (add              ) [ 00000000]
br_ln1302             (br               ) [ 00000000]
zext_ln1302           (zext             ) [ 00000000]
cmp223                (icmp             ) [ 00000000]
or_ln1323             (or               ) [ 00100000]
br_ln1323             (br               ) [ 00000000]
or_ln1323_1           (or               ) [ 00110000]
br_ln1323             (br               ) [ 00000000]
or_ln1323_2           (or               ) [ 00111000]
br_ln1323             (br               ) [ 00000000]
or_ln1323_3           (or               ) [ 00111100]
br_ln1323             (br               ) [ 00000000]
or_ln1323_4           (or               ) [ 00111110]
br_ln1323             (br               ) [ 00000000]
or_ln1323_5           (or               ) [ 01111111]
br_ln1323             (br               ) [ 00000000]
store_ln1302          (store            ) [ 00000000]
br_ln1302             (br               ) [ 00000000]
specpipeline_ln1304   (specpipeline     ) [ 00000000]
specloopname_ln1302   (specloopname     ) [ 00000000]
rd_raw_V              (read             ) [ 00000000]
trunc_ln674           (trunc            ) [ 00000000]
p_s                   (bitconcatenate   ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln1324             (br               ) [ 00000000]
tmp_6                 (partselect       ) [ 00010000]
tmp_3                 (partselect       ) [ 00011000]
tmp_5                 (partselect       ) [ 00011100]
tmp_8                 (partselect       ) [ 00011110]
tmp_s                 (partselect       ) [ 01011111]
p_1                   (bitconcatenate   ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln1324             (br               ) [ 00000000]
p_2                   (bitconcatenate   ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln1324             (br               ) [ 00000000]
p_3                   (bitconcatenate   ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln1324             (br               ) [ 00000000]
p_4                   (bitconcatenate   ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln1324             (br               ) [ 00000000]
p_0                   (bitconcatenate   ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln1324             (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icmp_ln1292">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1292"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmp226_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp226_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp226_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp226_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp226_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp226_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp226_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp226_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bytePlanes1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sub222_cast17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub222_cast17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp226">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp226"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i20.i10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="x_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cmp226_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp226_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub222_cast17_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="13" slack="0"/>
<pin id="104" dir="0" index="1" bw="13" slack="0"/>
<pin id="105" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub222_cast17_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cmp226_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp226_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cmp226_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp226_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cmp226_3_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp226_3_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp226_4_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp226_4_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln1292_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1292_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="rd_raw_V_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_raw_V/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="30" slack="0"/>
<pin id="153" dir="0" index="2" bw="30" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/3 write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub222_cast17_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub222_cast17_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="13" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_1_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln1302_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="0"/>
<pin id="171" dir="0" index="1" bw="13" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1302/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="13" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln1302_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1302/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="cmp223_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="13" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp223/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln1323_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1323/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_ln1323_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1323_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln1323_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1323_2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="or_ln1323_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1323_3/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_ln1323_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1323_4/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln1323_5_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1323_5/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln1302_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="0" index="1" bw="13" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1302/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln674_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="30" slack="0"/>
<pin id="238" dir="0" index="1" bw="20" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_6_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="0" index="3" bw="7" slack="0"/>
<pin id="270" dir="1" index="4" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="30" slack="0"/>
<pin id="297" dir="0" index="1" bw="20" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="1"/>
<pin id="299" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="30" slack="0"/>
<pin id="305" dir="0" index="1" bw="20" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="2"/>
<pin id="307" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_2/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="30" slack="0"/>
<pin id="313" dir="0" index="1" bw="20" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="3"/>
<pin id="315" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_3/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="30" slack="0"/>
<pin id="321" dir="0" index="1" bw="20" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="4"/>
<pin id="323" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_4/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_0_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="30" slack="0"/>
<pin id="329" dir="0" index="1" bw="20" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="5"/>
<pin id="331" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/7 "/>
</bind>
</comp>

<comp id="335" class="1005" name="x_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="0"/>
<pin id="337" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln1302_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1302 "/>
</bind>
</comp>

<comp id="346" class="1005" name="or_ln1323_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1323 "/>
</bind>
</comp>

<comp id="350" class="1005" name="or_ln1323_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="2"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1323_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="or_ln1323_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="3"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1323_2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="or_ln1323_3_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="4"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1323_3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="or_ln1323_4_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="5"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1323_4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="or_ln1323_5_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="6"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1323_5 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_6_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_3_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="2"/>
<pin id="377" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_5_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="3"/>
<pin id="382" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_8_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="4"/>
<pin id="387" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_s_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="5"/>
<pin id="392" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="102" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="138" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="157" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="96" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="108" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="185" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="114" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="185" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="120" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="185" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="126" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="185" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="132" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="175" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="144" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="144" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="72" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="74" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="144" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="76" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="78" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="144" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="80" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="82" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="144" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="84" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="86" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="144" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="90" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="295" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="66" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="327" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="338"><net_src comp="92" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="345"><net_src comp="169" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="191" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="197" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="203" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="209" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="215" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="221" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="245" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="378"><net_src comp="255" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="383"><net_src comp="265" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="388"><net_src comp="275" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="393"><net_src comp="285" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="327" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img | {2 3 4 5 6 7 }
 - Input state : 
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : trunc_ln | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : icmp_ln1292 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : cmp226_4 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : cmp226_3 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : cmp226_2 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : cmp226_1 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : bytePlanes1 | {2 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : sub222_cast17 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1302_4 : cmp226 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln1302 : 2
		x_2 : 2
		br_ln1302 : 3
		zext_ln1302 : 2
		cmp223 : 3
		or_ln1323 : 4
		br_ln1323 : 4
		or_ln1323_1 : 4
		br_ln1323 : 4
		or_ln1323_2 : 4
		br_ln1323 : 4
		or_ln1323_3 : 4
		br_ln1323 : 4
		or_ln1323_4 : 4
		br_ln1323 : 4
		or_ln1323_5 : 4
		br_ln1323 : 4
		store_ln1302 : 3
	State 2
		p_s : 1
		write_ln174 : 2
	State 3
		write_ln174 : 1
	State 4
		write_ln174 : 1
	State 5
		write_ln174 : 1
	State 6
		write_ln174 : 1
	State 7
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |       icmp_ln1302_fu_169       |    0    |    12   |
|          |          cmp223_fu_185         |    0    |    12   |
|----------|--------------------------------|---------|---------|
|    add   |           x_2_fu_175           |    0    |    20   |
|----------|--------------------------------|---------|---------|
|          |        or_ln1323_fu_191        |    0    |    2    |
|          |       or_ln1323_1_fu_197       |    0    |    2    |
|    or    |       or_ln1323_2_fu_203       |    0    |    2    |
|          |       or_ln1323_3_fu_209       |    0    |    2    |
|          |       or_ln1323_4_fu_215       |    0    |    2    |
|          |       or_ln1323_5_fu_221       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     cmp226_read_read_fu_96     |    0    |    0    |
|          | sub222_cast17_read_read_fu_102 |    0    |    0    |
|          |    cmp226_1_read_read_fu_108   |    0    |    0    |
|          |    cmp226_2_read_read_fu_114   |    0    |    0    |
|   read   |    cmp226_3_read_read_fu_120   |    0    |    0    |
|          |    cmp226_4_read_read_fu_126   |    0    |    0    |
|          |  icmp_ln1292_read_read_fu_132  |    0    |    0    |
|          |    trunc_ln_read_read_fu_138   |    0    |    0    |
|          |      rd_raw_V_read_fu_144      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |        grp_write_fu_150        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |    sub222_cast17_cast_fu_157   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |       zext_ln1302_fu_181       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln674_fu_232       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           p_s_fu_236           |    0    |    0    |
|          |           p_1_fu_295           |    0    |    0    |
|bitconcatenate|           p_2_fu_303           |    0    |    0    |
|          |           p_3_fu_311           |    0    |    0    |
|          |           p_4_fu_319           |    0    |    0    |
|          |           p_0_fu_327           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_6_fu_245          |    0    |    0    |
|          |          tmp_3_fu_255          |    0    |    0    |
|partselect|          tmp_5_fu_265          |    0    |    0    |
|          |          tmp_8_fu_275          |    0    |    0    |
|          |          tmp_s_fu_285          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    56   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|icmp_ln1302_reg_342|    1   |
|or_ln1323_1_reg_350|    1   |
|or_ln1323_2_reg_354|    1   |
|or_ln1323_3_reg_358|    1   |
|or_ln1323_4_reg_362|    1   |
|or_ln1323_5_reg_366|    1   |
| or_ln1323_reg_346 |    1   |
|   tmp_3_reg_375   |   10   |
|   tmp_5_reg_380   |   10   |
|   tmp_6_reg_370   |   10   |
|   tmp_8_reg_385   |   10   |
|   tmp_s_reg_390   |   10   |
|     x_reg_335     |   13   |
+-------------------+--------+
|       Total       |   70   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_150 |  p2  |   6  |  30  |   180  ||    31   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   180  ||  0.623  ||    31   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   31   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   70   |   87   |
+-----------+--------+--------+--------+
