Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 23 18:03:12 2024
| Host         : LAPTOP-N2GI50R2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             201 |           83 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | receiver_data_1/data[4]_i_1_n_0                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | receiver_data_1/data[1]_i_1_n_0                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | receiver_data_1/data[0]_i_1_n_0                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | receiver_data_1/data[5]_i_1_n_0                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | receiver_data_1/data[7]_i_1__0_n_0             | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | receiver_data_1/data[6]_i_1_n_0                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | receiver_data_1/data[2]_i_1_n_0                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | receiver_data_1/data[3]_i_1_n_0                | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | sender_data/TxD_i_1_n_0                        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG |                                                |                  |                2 |              4 |
|  clk_IBUF_BUFG | receiver_data_1/tempData[7]_i_1_n_0            | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | sender_data/data[7]_i_1_n_0                    | reset_IBUF       |                7 |              8 |
|  clk_IBUF_BUFG | receiver_data_1/RxData[15]_i_1_n_0             | reset_IBUF       |                8 |             16 |
|  clk_IBUF_BUFG | receiver_data_1/E[0]                           | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG | receiver_data_1/isNewData_reg_1[0]             | reset_IBUF       |                4 |             16 |
|  clk_IBUF_BUFG | receiver_data_1/sequenceCounter[31]_i_1__0_n_0 | reset_IBUF       |               13 |             32 |
|  clk_IBUF_BUFG | receiver_data_1/state[31]_i_1__0_n_0           | reset_IBUF       |                9 |             32 |
|  clk_IBUF_BUFG | sender_data/sequenceCounter[31]_i_1_n_0        | reset_IBUF       |               13 |             32 |
|  clk_IBUF_BUFG | sender_data/state[31]_i_1_n_0                  | reset_IBUF       |               14 |             32 |
+----------------+------------------------------------------------+------------------+------------------+----------------+


