

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Wed Feb 28 12:04:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        XOR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.779 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%training_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 6 'read' 'training_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%delta_k_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_1_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 7 'read' 'delta_k_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%delta_k_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_k_0_0_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 8 'read' 'delta_k_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_kmin1_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_1_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 9 'read' 'output_kmin1_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_kmin1_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_kmin1_0_0_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 10 'read' 'output_kmin1_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%biases_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_1_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 11 'read' 'biases_0_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%biases_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %biases_0_0_val" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 12 'read' 'biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 13 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read101 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 16 'read' 'p_read101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %delta_k_0_0_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 17 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %output_kmin1_0_0_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 18 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (4.45ns)   --->   "%mul_ln14 = mul i32 %sext_ln12, i32 %sext_ln13" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 19 'mul' 'mul_ln14' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %p_read_1" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 20 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %output_kmin1_0_1_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 21 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %output_kmin1_0_1_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 22 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.09ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_5, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 23 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (4.45ns)   --->   "%mul_ln14_2 = mul i32 %sext_ln12, i32 %sext_ln13_1" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 24 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %delta_k_0_1_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 25 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (4.45ns)   --->   "%mul_ln14_4 = mul i32 %sext_ln12_3, i32 %sext_ln13" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 26 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln12_9 = sext i16 %p_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 27 'sext' 'sext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (1.09ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 28 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (4.45ns)   --->   "%mul_ln14_6 = mul i32 %sext_ln12_3, i32 %sext_ln13_1" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 29 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.48ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_val_read, i16 0" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 30 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%icmp_ln19_1 = icmp_sgt  i16 %output_kmin1_0_1_val_read, i16 0" [error_pe.cpp:19->array.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %delta_k_0_0_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 32 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %p_read101" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 33 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %delta_k_0_0_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 34 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (4.45ns)   --->   "%mul_ln12 = mul i28 %sext_ln12_2, i28 %sext_ln12_4" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 35 'mul' 'mul_ln12' <Predicate = (!cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %output_kmin1_0_0_val_read" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 36 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (4.45ns)   --->   "%mul_ln13 = mul i28 %sext_ln12_2, i28 %sext_ln13_2" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 37 'mul' 'mul_ln13' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %mul_ln14" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 38 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 39 '%mul_ln14_1 = mul i40 %sext_ln14, i40 1099511627367'
ST_2 : Operation 39 [1/1] (5.51ns)   --->   "%mul_ln14_1 = mul i40 %sext_ln14, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 39 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (4.45ns)   --->   "%mul_ln12_1 = mul i28 %sext_ln12_5, i28 %sext_ln12_4" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 40 'mul' 'mul_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/3] (1.09ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_5, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 42 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %mul_ln14_2" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 43 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 44 '%mul_ln14_3 = mul i40 %sext_ln14_1, i40 1099511627367'
ST_2 : Operation 44 [1/1] (5.51ns)   --->   "%mul_ln14_3 = mul i40 %sext_ln14_1, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 44 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [3/3] (1.09ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i26 %sext_ln12_1, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 45 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %delta_k_0_1_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 46 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i16 %p_read_2" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 47 'sext' 'sext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln12_8 = sext i16 %delta_k_0_1_val_read" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 48 'sext' 'sext_ln12_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln12, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (1.09ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 50 'mul' 'mul_ln12_2' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (4.45ns)   --->   "%mul_ln13_2 = mul i28 %sext_ln12_7, i28 %sext_ln13_2" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 51 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i32 %mul_ln14_4" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 52 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 53 '%mul_ln14_5 = mul i40 %sext_ln14_2, i40 1099511627367'
ST_2 : Operation 53 [1/1] (5.51ns)   --->   "%mul_ln14_5 = mul i40 %sext_ln14_2, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 53 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln12_1, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 55 [3/3] (1.09ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 55 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13_2, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 56 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/3] (1.09ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 57 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln14_3 = sext i32 %mul_ln14_6" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 58 'sext' 'sext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.06ns)   --->   Input mux for Operation 59 '%mul_ln14_7 = mul i40 %sext_ln14_3, i40 1099511627367'
ST_2 : Operation 59 [1/1] (5.51ns)   --->   "%mul_ln14_7 = mul i40 %sext_ln14_3, i40 1099511627367" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 59 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 5.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [3/3] (1.09ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i26 %sext_ln12_6, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 60 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %output_kmin1_0_0_val_read, i16 0" [error_pe.cpp:19->array.cpp:47]   --->   Operation 61 'icmp' 'icmp_ln19' <Predicate = (!cmp_i_i)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read101, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.69ns)   --->   "%add_ln14 = add i40 %shl_ln, i40 %mul_ln14_1" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 63 'add' 'add_ln14' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 64 'partselect' 'weight_out_weight_change' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp, i12 0" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 65 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln12_5, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 66 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln1, i28 %mul_ln13_1" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 67 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read_1, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 68 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.69ns)   --->   "%add_ln14_1 = add i40 %shl_ln14_1, i40 %mul_ln14_3" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 69 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_1, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 70 'partselect' 'weight_out_weight_change_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/3] (1.09ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i26 %sext_ln12_1, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 71 'mul' 'mul_ln15' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [2/3] (1.09ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 72 'mul' 'mul_ln12_2' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read_2, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 73 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.69ns)   --->   "%add_ln14_3 = add i40 %shl_ln14_2, i40 %mul_ln14_5" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 74 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_3, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 75 'partselect' 'weight_out_weight_change_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/3] (1.09ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 76 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i)> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_3, i12 0" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 77 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i28 %sext_ln12_9, i28 %sext_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 78 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13_1 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 79 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln14_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i16.i24, i16 %p_read, i24 0" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 80 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.69ns)   --->   "%add_ln14_4 = add i40 %shl_ln14_3, i40 %mul_ln14_7" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 81 'add' 'add_ln14_4' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %add_ln14_4, i32 24, i32 39" [weight_pe.cpp:14->array.cpp:29]   --->   Operation 82 'partselect' 'weight_out_weight_change_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [2/3] (1.09ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i26 %sext_ln12_6, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 83 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 1.09> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 84 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln1, i28 %mul_ln13_1" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 84 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 85 'partselect' 'weight_out_sum_output_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.48ns)   --->   "%bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %biases_0_0_val_read" [bias_pe.cpp:14->array.cpp:37]   --->   Operation 86 'add' 'bias_out_net_sum' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%mul_ln15 = mul i26 %sext_ln12_1, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 87 'mul' 'mul_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %biases_0_0_val_read, i12 0" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 88 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15)   --->   "%sext_ln15 = sext i26 %mul_ln15" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 89 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15 = sub i28 %shl_ln2, i28 %sext_ln15" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 90 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum, i32 15" [act_pe.cpp:18->array.cpp:39]   --->   Operation 91 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_1, i12 0" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 92 'bitconcatenate' 'shl_ln3' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i28 %sext_ln12_7, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 93 'mul' 'mul_ln12_2' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12 = add i28 %shl_ln3, i28 %mul_ln12_2" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 94 'add' 'add_ln12' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 95 'bitconcatenate' 'shl_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i28 %sext_ln12_9, i28 %sext_ln12_8" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 96 'mul' 'mul_ln12_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12_1 = add i28 %shl_ln12_1, i28 %mul_ln12_3" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 97 'add' 'add_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln13_1 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 98 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13_1, i32 12, i32 27" [weight_pe.cpp:13->array.cpp:29]   --->   Operation 99 'partselect' 'weight_out_sum_output_out_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.48ns)   --->   "%bias_out_net_sum_1 = add i16 %weight_out_sum_output_out_1, i16 %biases_0_1_val_read" [bias_pe.cpp:14->array.cpp:37]   --->   Operation 100 'add' 'bias_out_net_sum_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%mul_ln15_1 = mul i26 %sext_ln12_6, i26 409" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 101 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln15_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %biases_0_1_val_read, i12 0" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 102 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into DSP with root node sub_ln15_1)   --->   "%sext_ln15_1 = sext i26 %mul_ln15_1" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 103 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i28 %shl_ln15_1, i28 %sext_ln15_1" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 104 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum_1, i32 15" [act_pe.cpp:18->array.cpp:39]   --->   Operation 105 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 106 [1/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15 = sub i28 %shl_ln2, i28 %sext_ln15" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 106 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%bias_out_bias_change = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln15, i32 12, i32 27" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 107 'partselect' 'bias_out_bias_change' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %bias_out_net_sum" [act_pe.cpp:22->array.cpp:39]   --->   Operation 108 'sext' 'sext_ln22' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (4.45ns)   --->   "%mul_ln22 = mul i26 %sext_ln22, i26 409" [act_pe.cpp:22->array.cpp:39]   --->   Operation 109 'mul' 'mul_ln22' <Predicate = (tmp_4)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%output = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22, i32 12, i32 25" [act_pe.cpp:22->array.cpp:39]   --->   Operation 110 'partselect' 'output' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i14 %output" [act_pe.cpp:22->array.cpp:39]   --->   Operation 111 'sext' 'sext_ln22_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.54ns)   --->   "%output_1 = select i1 %tmp_4, i16 %sext_ln22_1, i16 %bias_out_net_sum" [act_pe.cpp:18->array.cpp:39]   --->   Operation 112 'select' 'output_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12 = add i28 %shl_ln3, i28 %mul_ln12_2" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 113 'add' 'add_ln12' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln12, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 114 'partselect' 'weight_out_sum_delta_out' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (1.78ns) (root node of the DSP)   --->   "%add_ln12_1 = add i28 %shl_ln12_1, i28 %mul_ln12_3" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 115 'add' 'add_ln12_1' <Predicate = (!cmp_i_i)> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln12_1, i32 12, i32 27" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 116 'partselect' 'weight_out_sum_delta_out_1' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 117 [1/2] (1.78ns) (root node of the DSP)   --->   "%sub_ln15_1 = sub i28 %shl_ln15_1, i28 %sext_ln15_1" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 117 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 1.78> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%bias_out_bias_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln15_1, i32 12, i32 27" [bias_pe.cpp:15->array.cpp:37]   --->   Operation 118 'partselect' 'bias_out_bias_change_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %bias_out_net_sum_1" [act_pe.cpp:22->array.cpp:39]   --->   Operation 119 'sext' 'sext_ln22_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (4.45ns)   --->   "%mul_ln22_1 = mul i26 %sext_ln22_2, i26 409" [act_pe.cpp:22->array.cpp:39]   --->   Operation 120 'mul' 'mul_ln22_1' <Predicate = (tmp_5)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%output_2 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22_1, i32 12, i32 25" [act_pe.cpp:22->array.cpp:39]   --->   Operation 121 'partselect' 'output_2' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i14 %output_2" [act_pe.cpp:22->array.cpp:39]   --->   Operation 122 'sext' 'sext_ln22_3' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.54ns)   --->   "%output_3 = select i1 %tmp_5, i16 %sext_ln22_3, i16 %bias_out_net_sum_1" [act_pe.cpp:18->array.cpp:39]   --->   Operation 123 'select' 'output_3' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %weight_out_sum_delta_out" [error_pe.cpp:23->array.cpp:47]   --->   Operation 124 'sext' 'sext_ln23' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (4.45ns)   --->   "%mul_ln23 = mul i26 %sext_ln23, i26 409" [error_pe.cpp:23->array.cpp:47]   --->   Operation 125 'mul' 'mul_ln23' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln23, i32 12, i32 25" [error_pe.cpp:23->array.cpp:47]   --->   Operation 126 'partselect' 'error' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%sext_ln23_1 = sext i14 %error" [error_pe.cpp:23->array.cpp:47]   --->   Operation 127 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln19 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error_1 = select i1 %icmp_ln19, i16 %weight_out_sum_delta_out, i16 %sext_ln23_1" [error_pe.cpp:19->array.cpp:47]   --->   Operation 128 'select' 'error_1' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i16 %weight_out_sum_delta_out_1" [error_pe.cpp:23->array.cpp:47]   --->   Operation 129 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (4.45ns)   --->   "%mul_ln23_1 = mul i26 %sext_ln23_2, i26 409" [error_pe.cpp:23->array.cpp:47]   --->   Operation 130 'mul' 'mul_ln23_1' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 4.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_2 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln23_1, i32 12, i32 25" [error_pe.cpp:23->array.cpp:47]   --->   Operation 131 'partselect' 'error_2' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%sext_ln23_3 = sext i14 %error_2" [error_pe.cpp:23->array.cpp:47]   --->   Operation 132 'sext' 'sext_ln23_3' <Predicate = (!icmp_ln19_1 & !cmp_i_i)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_3 = select i1 %icmp_ln19_1, i16 %weight_out_sum_delta_out_1, i16 %sext_ln23_3" [error_pe.cpp:19->array.cpp:47]   --->   Operation 133 'select' 'error_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.54ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 134 'select' 'agg_result_delta_kmin1_0_0' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.54ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3" [weight_pe.cpp:12->array.cpp:29]   --->   Operation 135 'select' 'agg_result_delta_kmin1_1_0' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %output_1" [array.cpp:51]   --->   Operation 136 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %output_3" [array.cpp:51]   --->   Operation 137 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0" [array.cpp:51]   --->   Operation 138 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0" [array.cpp:51]   --->   Operation 139 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change" [array.cpp:51]   --->   Operation 140 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1" [array.cpp:51]   --->   Operation 141 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2" [array.cpp:51]   --->   Operation 142 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3" [array.cpp:51]   --->   Operation 143 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %bias_out_bias_change" [array.cpp:51]   --->   Operation 144 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %bias_out_bias_change_1" [array.cpp:51]   --->   Operation 145 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln51 = ret i160 %mrv_9" [array.cpp:51]   --->   Operation 146 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.450ns
The critical path consists of the following:
	wire read operation ('delta_k_0_0_val_read', weight_pe.cpp:12->array.cpp:29) on port 'delta_k_0_0_val' (weight_pe.cpp:12->array.cpp:29) [14]  (0.000 ns)
	'mul' operation ('mul_ln14', weight_pe.cpp:14->array.cpp:29) [31]  (4.450 ns)

 <State 2>: 6.580ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.066 ns)
'mul' operation ('mul_ln14_1', weight_pe.cpp:14->array.cpp:29) [34]  (5.514 ns)

 <State 3>: 1.780ns
The critical path consists of the following:
	'add' operation of DSP[44] ('add_ln13', weight_pe.cpp:13->array.cpp:29) [44]  (1.780 ns)

 <State 4>: 3.268ns
The critical path consists of the following:
	'add' operation of DSP[44] ('add_ln13', weight_pe.cpp:13->array.cpp:29) [44]  (1.780 ns)
	'add' operation ('bias_out.net_sum', bias_pe.cpp:14->array.cpp:37) [52]  (1.488 ns)

 <State 5>: 6.779ns
The critical path consists of the following:
	'add' operation of DSP[71] ('add_ln12', weight_pe.cpp:12->array.cpp:29) [71]  (1.780 ns)
	'mul' operation ('mul_ln23', error_pe.cpp:23->array.cpp:47) [112]  (4.450 ns)
	'select' operation ('error', error_pe.cpp:19->array.cpp:47) [115]  (0.000 ns)
	'select' operation ('agg_result_delta_kmin1_0_0', weight_pe.cpp:12->array.cpp:29) [122]  (0.549 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
