#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: LAPTOP-393KSRV8
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Feb 26 15:08:26 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 1)] Analyzing module i2s_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Analyzing module dac_out (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 1)] Analyzing module key_check (library work)
W: Verilog-2015: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 13)] Key_R_Flag is already declared in this scope
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v successfully.
Executing : .rtl_analyze -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0001: Analyzing file E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v
I: Verilog-0002: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Analyzing module dac_pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/A_university_study_E/FPGA/PDS/PDS_project/I2S} E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.432s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 24)] Elaborating instance dac_pll_u
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 20)] Elaborating module dac_pll
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 241)] Elaborating instance u_pll_e1
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 118)] Net clkfb in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 121)] Net pfden in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 122)] Net clkout0_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 123)] Net clkout0_2pad_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 124)] Net clkout1_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 125)] Net clkout2_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 126)] Net clkout3_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 127)] Net clkout4_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 128)] Net clkout5_gate in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 129)] Net dyn_idiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 130)] Net dyn_odiv0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 131)] Net dyn_odiv1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 132)] Net dyn_odiv2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 133)] Net dyn_odiv3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 134)] Net dyn_odiv4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 135)] Net dyn_fdiv in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 136)] Net dyn_duty0 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 137)] Net dyn_duty1 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 138)] Net dyn_duty2 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 139)] Net dyn_duty3 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2021: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 140)] Net dyn_duty4 in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 141)] Net dyn_phase0[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 142)] Net dyn_phase1[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 143)] Net dyn_phase2[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 144)] Net dyn_phase3[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[0] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[1] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[2] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[3] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[4] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[5] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[6] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[7] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[8] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[9] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[10] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[11] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
W: Verilog-2020: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/ipcore/dac_pll/dac_pll.v(line number: 145)] Net dyn_phase4[12] in dac_pll(original module dac_pll) does not have a driver, tie it to 0
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 31)] Elaborating instance i2s_u
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 1)] Elaborating module i2s_top
I: Module instance {top.i2s_u} parameter value:
    div_clk = 32'b00000000000000000000000000011100
    div_ws = 32'b00000000000000000000011100000000
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/i2s_top.v(line number: 118)] Elaborating instance key_Relise_posedge
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/keyfilter.v(line number: 1)] Elaborating module key_check
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 43)] Elaborating instance dac_u_l
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u_l} parameter value:
    COUNT_MAX = 12'b111111111111
I: Verilog-0004: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/top.v(line number: 49)] Elaborating instance dac_u_r
I: Verilog-0003: [E:/A_university_study_E/FPGA/PDS/PDS_project/I2S/source/dac_out.v(line number: 1)] Elaborating module dac_out
I: Module instance {top.dac_u_r} parameter value:
    COUNT_MAX = 12'b111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.000s user + 0.016s system = 0.016s CPU (148.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.058s wall, 0.047s user + 0.016s system = 0.062s CPU (108.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (138.6%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (118.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun Feb 26 15:08:28 2023
Action compile: Peak memory pool usage is 139 MB
